
*** Running vivado
    with args -log design_1_rocket_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rocket_wrapper_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_rocket_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/extend-sda/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rocket_wrapper_0_0
Command: synth_design -top design_1_rocket_wrapper_0_0 -part xcku040-ffva1156-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 96262
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3120.695 ; gain = 398.668 ; free physical = 8350 ; free virtual = 9683
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_rocket_wrapper_0_0' [/home/porterlu/block_design/block_design.gen/sources_1/bd/design_1/ip/design_1_rocket_wrapper_0_0/synth/design_1_rocket_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rocket_wrapper' [/home/porterlu/block_design/block_design.srcs/sources_1/new/rocket_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'ExampleRocketSystem' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:172259]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'IntSyncAsyncCrossingSink' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:108]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w2_d3' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:79]
INFO: [Synth 8-6157] synthesizing module 'NonSyncResetSynchronizerPrimitiveShiftReg_d3' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NonSyncResetSynchronizerPrimitiveShiftReg_d3' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w2_d3' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:79]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncAsyncCrossingSink' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:108]
INFO: [Synth 8-6157] synthesizing module 'SimpleClockGroupSource' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:129]
INFO: [Synth 8-6155] done synthesizing module 'SimpleClockGroupSource' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:129]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:20579]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:150]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:150]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:4833]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:5588]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:171]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/freechips.rocketchip.system.DefaultConfig/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/freechips.rocketchip.system.DefaultConfig/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:171]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:5626]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:4833]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:11269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:11493]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:6607]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:6607]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:11531]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:11269]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_5' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:19388]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12542]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:11716]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:11716]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12035]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12035]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12204]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12204]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12348]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12348]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12542]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:13007]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12883]
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:12883]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:13007]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:13962]
INFO: [Synth 8-6157] synthesizing module 'Queue_17' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:13714]
INFO: [Synth 8-6155] done synthesizing module 'Queue_17' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:13714]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:13962]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:15246]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:15246]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:18605]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:18844]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:15384]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:15384]
INFO: [Synth 8-6157] synthesizing module 'Queue_23' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:18085]
INFO: [Synth 8-6155] done synthesizing module 'Queue_23' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:18085]
INFO: [Synth 8-6157] synthesizing module 'Queue_24' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:18234]
INFO: [Synth 8-6155] done synthesizing module 'Queue_24' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:18234]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:18605]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_5' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:19388]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:20579]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:64801]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:25906]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:25970]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:22937]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:22937]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:25906]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:29002]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:29428]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:26033]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:26033]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:29002]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:33344]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:33452]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:29758]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:29758]
INFO: [Synth 8-6157] synthesizing module 'Queue_25' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:32756]
INFO: [Synth 8-6155] done synthesizing module 'Queue_25' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:32756]
INFO: [Synth 8-6157] synthesizing module 'Queue_26' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:33050]
INFO: [Synth 8-6155] done synthesizing module 'Queue_26' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:33050]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:33344]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:36586]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:37037]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:33587]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:33587]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:36586]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:43864]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:40184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:40264]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:37370]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:37370]
INFO: [Synth 8-6157] synthesizing module 'Queue_27' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:40035]
INFO: [Synth 8-6155] done synthesizing module 'Queue_27' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:40035]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:40184]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:43633]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:43733]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:40403]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:40403]
INFO: [Synth 8-6157] synthesizing module 'Queue_28' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:43364]
INFO: [Synth 8-6155] done synthesizing module 'Queue_28' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:43364]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:43633]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:43864]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_7' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:47023]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:46663]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:46805]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:44036]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:44036]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:46518]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:46518]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:46663]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_7' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:47023]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_8' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:50122]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:49762]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:49904]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:47164]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:47164]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:49617]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:49617]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:49762]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_8' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:50122]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_9' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:53076]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:52716]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:52858]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:50263]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:50263]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:52716]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_9' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:53076]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_10' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:56030]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:55670]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:55812]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:53217]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:53217]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:55670]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_10' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:56030]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_11' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:58984]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:58624]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:58766]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:56171]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:56171]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:58624]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_11' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:58984]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_13' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:62082]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_5' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:61722]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:61864]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:59125]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:59125]
INFO: [Synth 8-6157] synthesizing module 'Repeater_5' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:61577]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_5' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:61577]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_5' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:61722]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_13' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:62082]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_15' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:64676]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_6' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:64357]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:64485]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:62223]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:62223]
INFO: [Synth 8-6157] synthesizing module 'Repeater_6' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:64212]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_6' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:64212]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_6' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:64357]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_15' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:64676]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:64801]
INFO: [Synth 8-6157] synthesizing module 'MemoryBus' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:78961]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:68792]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:68847]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:66587]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:66587]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:68792]
INFO: [Synth 8-6157] synthesizing module 'ProbePicker' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:71106]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:71161]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:68901]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:68901]
INFO: [Synth 8-6155] done synthesizing module 'ProbePicker' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:71106]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_16' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:78133]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_1' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:71384]
INFO: [Synth 8-6157] synthesizing module 'Queue_30' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:71215]
INFO: [Synth 8-6155] done synthesizing module 'Queue_30' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:71215]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:71384]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_1' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:72997]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:72997]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4_1' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:75717]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:76213]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:73141]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:73141]
INFO: [Synth 8-6157] synthesizing module 'Queue_63' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:75346]
INFO: [Synth 8-6155] done synthesizing module 'Queue_63' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:75346]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:75717]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_16' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:78133]
INFO: [Synth 8-6155] done synthesizing module 'MemoryBus' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:78961]
INFO: [Synth 8-6157] synthesizing module 'CoherenceManagerWrapper' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:89251]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcast' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:85606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:86235]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:79732]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:79732]
INFO: [Synth 8-6157] synthesizing module 'BroadcastFilter' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:84271]
INFO: [Synth 8-6155] done synthesizing module 'BroadcastFilter' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:84271]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:84438]
INFO: [Synth 8-6157] synthesizing module 'Queue_64' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:84292]
INFO: [Synth 8-6155] done synthesizing module 'Queue_64' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:84292]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:84438]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_1' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:84730]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:84730]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_2' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:85022]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_2' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:85022]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_3' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:85314]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_3' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:85314]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcast' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:85606]
INFO: [Synth 8-6157] synthesizing module 'BankBinder' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:89142]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:89197]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:86937]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:86937]
INFO: [Synth 8-6155] done synthesizing module 'BankBinder' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:89142]
INFO: [Synth 8-6155] done synthesizing module 'CoherenceManagerWrapper' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:89251]
INFO: [Synth 8-6157] synthesizing module 'TilePRCIDomain' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:134851]
INFO: [Synth 8-6157] synthesizing module 'RocketTile' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:125169]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_8' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:96587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:96784]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:89967]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:89967]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:96824]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:95289]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_8' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:96587]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_1' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:97085]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:97106]
INFO: [Synth 8-6155] done synthesizing module 'PMPChecker' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:97160]
INFO: [Synth 8-6155] done synthesizing module 'TLB' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:97543]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124156]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:134462]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:138478]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:141473]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:146613]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:146631]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:149239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:151205]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:152688]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:154988]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:156611]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:159797]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:166657]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:166675]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:172152]
WARNING: [Synth 8-7071] port 'resetctrl_hartIsInReset_0' of module 'ExampleRocketSystem' is unconnected for instance 'rocket_inst' [/home/porterlu/block_design/block_design.srcs/sources_1/new/rocket_wrapper.v:140]
WARNING: [Synth 8-7071] port 'resetctrl_hartIsInReset_1' of module 'ExampleRocketSystem' is unconnected for instance 'rocket_inst' [/home/porterlu/block_design/block_design.srcs/sources_1/new/rocket_wrapper.v:140]
WARNING: [Synth 8-7071] port 'debug_clock' of module 'ExampleRocketSystem' is unconnected for instance 'rocket_inst' [/home/porterlu/block_design/block_design.srcs/sources_1/new/rocket_wrapper.v:140]
WARNING: [Synth 8-7071] port 'debug_reset' of module 'ExampleRocketSystem' is unconnected for instance 'rocket_inst' [/home/porterlu/block_design/block_design.srcs/sources_1/new/rocket_wrapper.v:140]
WARNING: [Synth 8-7071] port 'debug_dmactiveAck' of module 'ExampleRocketSystem' is unconnected for instance 'rocket_inst' [/home/porterlu/block_design/block_design.srcs/sources_1/new/rocket_wrapper.v:140]
WARNING: [Synth 8-7023] instance 'rocket_inst' of module 'ExampleRocketSystem' has 95 connections declared, but only 90 given [/home/porterlu/block_design/block_design.srcs/sources_1/new/rocket_wrapper.v:140]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.behav_srams.v:78]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.behav_srams.v:26]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.behav_srams.v:130]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.behav_srams.v:182]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124374]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124431]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124434]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_wfd_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124437]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124487]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124492]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124502]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124507]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_wfd_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124512]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:123925]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:123922]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:123922]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:123925]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_wfd_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:123920]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124819]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_1_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:123924]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:124833]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_1_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:123927]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_tlrr_extra_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_tlrr_extra_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_size_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:156600]
WARNING: [Synth 8-7129] Port clock in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_ready in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_valid in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[2] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[1] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[0] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[2] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[1] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[0] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[1] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[0] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[6] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[5] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[4] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[3] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[2] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[1] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[0] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[16] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[15] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[14] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[13] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[12] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[11] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[10] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[9] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[8] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[7] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[6] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[5] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[4] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[3] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[2] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[1] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[0] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[7] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[6] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[5] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[4] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[3] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[2] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[1] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[0] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_corrupt in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_ready in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_valid in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_size[1] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_size[0] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[6] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[5] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[4] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[3] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[2] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[1] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_source[0] in module TLMonitor_41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_ready in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_valid in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[2] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[1] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_opcode[0] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[2] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[1] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_param[0] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[1] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_size[0] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[6] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[5] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[4] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[3] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[2] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[1] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_source[0] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[11] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[10] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[9] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[8] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[7] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[6] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[5] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[4] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[3] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[2] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[1] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_address[0] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[7] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[6] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[5] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[4] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[3] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[2] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[1] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_mask[0] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_a_bits_corrupt in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_ready in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_valid in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_opcode[2] in module TLMonitor_40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_d_bits_opcode[1] in module TLMonitor_40 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3547.758 ; gain = 825.730 ; free physical = 7465 ; free virtual = 8816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3547.758 ; gain = 825.730 ; free physical = 7397 ; free virtual = 8748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3547.758 ; gain = 825.730 ; free physical = 7397 ; free virtual = 8748
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3547.758 ; gain = 0.000 ; free physical = 7358 ; free virtual = 8710
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3703.422 ; gain = 0.000 ; free physical = 7273 ; free virtual = 8625
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3769.234 ; gain = 65.812 ; free physical = 7236 ; free virtual = 8588
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3769.234 ; gain = 1047.207 ; free physical = 7167 ; free virtual = 8526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3769.234 ; gain = 1047.207 ; free physical = 1235 ; free virtual = 2605
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'TLMonitor:/plusarg_reader' (plusarg_reader) to 'TLMonitor:/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'TLMonitor_2:/plusarg_reader' (plusarg_reader) to 'TLMonitor_2:/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/fixer/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/out_xbar/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/out_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/atomics/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/wrapped_error_device/error/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/wrapped_error_device/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/wrapped_error_device/buffer/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/wrapped_error_device/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/coupler_to_mswi/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/coupler_to_mswi/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/coupler_to_mtimecmp/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/coupler_to_mtimecmp/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/coupler_to_mtime/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/coupler_to_mtime/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/coupler_to_sswi/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/coupler_to_sswi/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_mbus/fixer/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_mbus/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_mbus/picker/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_mbus/picker/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_l2_wrapper/broadcast_1/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_l2_wrapper/broadcast_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/subsystem_l2_wrapper/binder/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/subsystem_l2_wrapper/binder/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/tlMasterXbar/monitor/plusarg_reader' (plusarg_reader) to 'TilePRCIDomain:/tile_reset_domain_tile/tlMasterXbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/tlMasterXbar/monitor_1/plusarg_reader' (plusarg_reader) to 'TilePRCIDomain:/tile_reset_domain_tile/tlMasterXbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_6'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_7'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_8'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_9'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_10'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_11'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'TilePRCIDomain:/tile_reset_domain_tile/frontend/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/buffer/monitor/plusarg_reader' (plusarg_reader) to 'TilePRCIDomain:/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'TilePRCIDomain:/intsource_1' (IntSyncCrossingSource_1) to 'TilePRCIDomain:/intsource_3'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/plicDomainWrapper/plic/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/plicDomainWrapper/plic/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/mswi/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/mswi/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/mtimer/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/mtimer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/mtimer/monitor_1/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/mtimer/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/sswi/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/sswi/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/tlDM/dmOuter/dmiXbar/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/tlDM/dmOuter/dmiXbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/tlDM/dmOuter/dmOuter/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/tlDM/dmOuter/dmOuter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/tlDM/dmOuter/dmiBypass/bar/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/tlDM/dmOuter/dmiBypass/bar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/tlDM/dmOuter/dmiBypass/error/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/tlDM/dmOuter/dmiBypass/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/tlDM/dmOuter/asource/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/tlDM/dmOuter/asource/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/tlDM/dmInner/dmInner/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/tlDM/dmInner/dmInner/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/tlDM/dmInner/dmInner/monitor_1/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/tlDM/dmInner/dmInner/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_inst/bootROMDomainWrapper/bootrom/monitor/plusarg_reader' (plusarg_reader) to 'inst/rocket_inst/bootROMDomainWrapper/bootrom/monitor/plusarg_reader_1'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   73 Bit       Adders := 2     
	   3 Input   65 Bit       Adders := 2     
	   2 Input   65 Bit       Adders := 2     
	   3 Input   64 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 4     
	   2 Input   58 Bit       Adders := 4     
	   2 Input   40 Bit       Adders := 6     
	   3 Input   40 Bit       Adders := 4     
	   2 Input   39 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   30 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 17    
	   3 Input    9 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 8     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   4 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 47    
	   3 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 15    
	   3 Input    2 Bit       Adders := 11    
	   4 Input    2 Bit       Adders := 4     
	   5 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 111   
	   4 Input    1 Bit       Adders := 38    
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
	   2 Input     56 Bit         XORs := 34    
	   2 Input     40 Bit         XORs := 44    
	   2 Input     32 Bit         XORs := 20    
	   2 Input     29 Bit         XORs := 32    
	   2 Input     28 Bit         XORs := 8     
	   2 Input     27 Bit         XORs := 52    
	   2 Input     21 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 11    
	   3 Input      9 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 32    
	   4 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	              256 Bit    Registers := 2     
	              130 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 46    
	               62 Bit    Registers := 4     
	               58 Bit    Registers := 4     
	               55 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               43 Bit    Registers := 1     
	               41 Bit    Registers := 148   
	               40 Bit    Registers := 36    
	               39 Bit    Registers := 18    
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 68    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 16    
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 60    
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 12    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 18    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               13 Bit    Registers := 112   
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 28    
	                8 Bit    Registers := 131   
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 35    
	                4 Bit    Registers := 45    
	                3 Bit    Registers := 247   
	                2 Bit    Registers := 175   
	                1 Bit    Registers := 1206  
+---Multipliers : 
	               9x65  Multipliers := 2     
+---RAMs : 
	             128K Bit	(512 X 256 bit)          RAMs := 2     
	              64K Bit	(512 X 128 bit)          RAMs := 4     
	               5K Bit	(64 X 84 bit)          RAMs := 2     
	               5K Bit	(64 X 88 bit)          RAMs := 2     
	               1K Bit	(31 X 64 bit)          RAMs := 2     
	              512 Bit	(8 X 64 bit)          RAMs := 10    
	              128 Bit	(2 X 64 bit)          RAMs := 11    
	               64 Bit	(2 X 32 bit)          RAMs := 6     
	               64 Bit	(8 X 8 bit)          RAMs := 4     
	               62 Bit	(2 X 31 bit)          RAMs := 2     
	               56 Bit	(2 X 28 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 12    
	               28 Bit	(2 X 14 bit)          RAMs := 1     
	               24 Bit	(8 X 3 bit)          RAMs := 6     
	               16 Bit	(2 X 8 bit)          RAMs := 9     
	               16 Bit	(8 X 2 bit)          RAMs := 6     
	               10 Bit	(2 X 5 bit)          RAMs := 32    
	                8 Bit	(2 X 4 bit)          RAMs := 52    
	                8 Bit	(8 X 1 bit)          RAMs := 6     
	                6 Bit	(2 X 3 bit)          RAMs := 26    
	                4 Bit	(2 X 2 bit)          RAMs := 22    
	                2 Bit	(2 X 1 bit)          RAMs := 54    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 126   
	   2 Input  130 Bit        Muxes := 6     
	   2 Input  129 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 24    
	   2 Input   88 Bit        Muxes := 12    
	   2 Input   84 Bit        Muxes := 12    
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 210   
	   4 Input   64 Bit        Muxes := 8     
	   3 Input   64 Bit        Muxes := 2     
	  10 Input   64 Bit        Muxes := 2     
	  16 Input   64 Bit        Muxes := 1     
	  25 Input   64 Bit        Muxes := 1     
	 511 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 8     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 2     
	   2 Input   44 Bit        Muxes := 10    
	   4 Input   41 Bit        Muxes := 32    
	   2 Input   40 Bit        Muxes := 108   
	   4 Input   40 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 12    
	  12 Input   34 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 128   
	  10 Input   32 Bit        Muxes := 2     
	  25 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 6     
	   2 Input   30 Bit        Muxes := 32    
	   2 Input   28 Bit        Muxes := 23    
	   2 Input   27 Bit        Muxes := 4     
	   2 Input   26 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 22    
	   2 Input   22 Bit        Muxes := 6     
	   2 Input   21 Bit        Muxes := 8     
	   2 Input   20 Bit        Muxes := 82    
	   2 Input   18 Bit        Muxes := 16    
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 18    
	   2 Input   13 Bit        Muxes := 64    
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 9     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 4     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 43    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 152   
	  10 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 44    
	   6 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 34    
	   2 Input    5 Bit        Muxes := 79    
	   5 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 71    
	  47 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 468   
	   3 Input    3 Bit        Muxes := 24    
	   8 Input    3 Bit        Muxes := 4     
	  25 Input    3 Bit        Muxes := 2     
	  32 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 400   
	   7 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 13    
	  19 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 2     
	  16 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2513  
	   4 Input    1 Bit        Muxes := 72    
	   5 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '64' to '10' bits. [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:118225]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '64' to '24' bits. [/home/porterlu/block_design/block_design.srcs/sources_1/imports/generated-src/freechips.rocketchip.system.DefaultConfig.v:118228]
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
INFO: [Synth 8-6904] The RAM "RocketTile__GB1:/core/rf_reg" of size (depth=31 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/x1_a_q/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/x1_a_q/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/x1_a_q/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/x1_a_q/ram_source_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/x1_a_q/ram_address_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/x1_a_q/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/x1_a_q/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/x1_a_q/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/bundleIn_0_d_q/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/bundleIn_0_d_q/ram_param_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/bundleIn_0_d_q/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/bundleIn_0_d_q/ram_source_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/bundleIn_0_d_q/ram_sink_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/bundleIn_0_d_q/ram_denied_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_rocket_wrapper_0_0/buffer/bundleIn_0_d_q/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element buffer/x1_a_q/ram_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/x1_a_q/ram_address_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/x1_a_q/ram_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/x1_a_q/ram_corrupt_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'plic/out_back_q/ram_data_reg' and it is trimmed from '64' to '34' bits.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "RocketTile__GB0:/\frontend/icache /tag_array/tag_array_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array/tag_array_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "RocketTile__GB0:/\frontend/icache /data_arrays_0/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "RocketTile__GB0:/\frontend/icache /data_arrays_1/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "RocketTile__GB2:/dcache/tag_array/tag_array_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (22) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "RocketTile__GB2:/dcache/data/\data_arrays_0/data_arrays_0_ext /ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:15 ; elapsed = 00:07:33 . Memory (MB): peak = 4676.453 ; gain = 1954.426 ; free physical = 1694 ; free virtual = 2089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                    | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|RocketTile__GB0:/\frontend/icache                              | tag_array/tag_array_0_ext/ram_reg         | 64 x 84(READ_FIRST)    | W |   | 64 x 84(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      |                 | 
|RocketTile__GB0:/\frontend/icache                              | data_arrays_0/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|RocketTile__GB0:/\frontend/icache                              | data_arrays_1/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|RocketTile__GB2:/dcache/tag_array                              | tag_array_ext/ram_reg                     | 64 x 88(READ_FIRST)    | W |   | 64 x 88(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      |                 | 
|RocketTile__GB2:/dcache/data/\data_arrays_0/data_arrays_0_ext  | ram_reg                                   | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
+---------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                        | RTL Object                                                                             | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|RocketTile__GB0:/\frontend/btb                     | table__reg                                                                             | Implied   | 512 x 1              | RAM256X1D x 2  | 
|RocketTile__GB1:/core                              | rf_reg                                                                                 | Implied   | 32 x 64              | RAM32M16 x 10  | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_opcode_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_param_reg                                                            | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_size_reg                                                             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_source_reg                                                           | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_address_reg                                                          | Implied   | 2 x 32               | RAM32M16 x 3   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_mask_reg                                                             | Implied   | 2 x 8                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_data_reg                                                             | Implied   | 2 x 64               | RAM32M16 x 5   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_opcode_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_param_reg                                                    | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_size_reg                                                     | Implied   | 2 x 4                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_source_reg                                                   | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_sink_reg                                                     | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_denied_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_data_reg                                                     | Implied   | 2 x 64               | RAM32M16 x 5   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_b_q/ram_param_reg                                                    | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_b_q/ram_size_reg                                                     | Implied   | 2 x 4                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_b_q/ram_address_reg                                                  | Implied   | 2 x 32               | RAM32M16 x 3   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_opcode_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_param_reg                                                            | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_size_reg                                                             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_source_reg                                                           | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_address_reg                                                          | Implied   | 2 x 32               | RAM32M16 x 3   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_data_reg                                                             | Implied   | 2 x 64               | RAM32M16 x 5   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_e_q/ram_sink_reg                                                             | Implied   | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB1:/core                              | rf_reg                                                                                 | Implied   | 32 x 64              | RAM32M16 x 10  | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_id_reg                    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_addr_reg                  | Implied   | 2 x 31               | RAM32M16 x 3   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_len_reg                   | Implied   | 2 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_size_reg                  | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_prot_reg                  | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_data_reg                   | Implied   | 2 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_strb_reg                   | Implied   | 2 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_last_reg                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_id_reg                    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_addr_reg                  | Implied   | 2 x 31               | RAM32M16 x 3   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_len_reg                   | Implied   | 2 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_size_reg                  | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_prot_reg                  | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_last_reg           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq_q/ram_id_reg             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_id_reg             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_data_reg           | Implied   | 2 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_resp_reg           | Implied   | 2 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq_q/ram_resp_reg           | Implied   | 2 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_opcode_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_size_reg                                                             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_source_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_address_reg                                                          | Implied   | 2 x 28               | RAM32M16 x 2   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_mask_reg                                                             | Implied   | 2 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_data_reg                                                             | Implied   | 2 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_opcode_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_size_reg                                                     | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_source_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_denied_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_data_reg                                                     | Implied   | 2 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/x1_a_q/ram_opcode_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/x1_a_q/ram_size_reg                                                             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_opcode_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_size_reg                                                     | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/x1_a_q/ram_source_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_source_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_size_reg      | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_source_reg    | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_extra_id_reg           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker/o_data_q/ram_mask_reg                                               | Implied   | 8 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker/o_data_q/ram_data_reg                                               | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_1/o_data_q/ram_mask_reg                                             | Implied   | 8 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_1/o_data_q/ram_data_reg                                             | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_2/o_data_q/ram_mask_reg                                             | Implied   | 8 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_2/o_data_q/ram_data_reg                                             | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_3/o_data_q/ram_mask_reg                                             | Implied   | 8 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_3/o_data_q/ram_data_reg                                             | Implied   | 8 x 64               | RAM32M16 x 5   | 
+---------------------------------------------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv      | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:18 ; elapsed = 00:07:36 . Memory (MB): peak = 4687.055 ; gain = 1965.027 ; free physical = 1662 ; free virtual = 2099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:19 ; elapsed = 00:07:37 . Memory (MB): peak = 4687.055 ; gain = 1965.027 ; free physical = 1662 ; free virtual = 2099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                    | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|RocketTile__GB0:/\frontend/icache                              | tag_array/tag_array_0_ext/ram_reg         | 64 x 84(READ_FIRST)    | W |   | 64 x 84(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      |                 | 
|RocketTile__GB0:/\frontend/icache                              | data_arrays_0/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|RocketTile__GB0:/\frontend/icache                              | data_arrays_1/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|RocketTile__GB2:/dcache/tag_array                              | tag_array_ext/ram_reg                     | 64 x 88(READ_FIRST)    | W |   | 64 x 88(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      |                 | 
|RocketTile__GB2:/dcache/data/\data_arrays_0/data_arrays_0_ext  | ram_reg                                   | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
+---------------------------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                        | RTL Object                                                                             | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|RocketTile__GB0:/\frontend/btb                     | table__reg                                                                             | Implied   | 512 x 1              | RAM256X1D x 2  | 
|RocketTile__GB1:/core                              | rf_reg                                                                                 | Implied   | 32 x 64              | RAM32M16 x 10  | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_opcode_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_param_reg                                                            | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_size_reg                                                             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_source_reg                                                           | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_address_reg                                                          | Implied   | 2 x 32               | RAM32M16 x 3   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_mask_reg                                                             | Implied   | 2 x 8                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_a_q/ram_data_reg                                                             | Implied   | 2 x 64               | RAM32M16 x 5   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_opcode_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_param_reg                                                    | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_size_reg                                                     | Implied   | 2 x 4                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_source_reg                                                   | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_sink_reg                                                     | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_denied_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_data_reg                                                     | Implied   | 2 x 64               | RAM32M16 x 5   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_b_q/ram_param_reg                                                    | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_b_q/ram_size_reg                                                     | Implied   | 2 x 4                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/bundleIn_0_b_q/ram_address_reg                                                  | Implied   | 2 x 32               | RAM32M16 x 3   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_opcode_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_param_reg                                                            | Implied   | 2 x 3                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_size_reg                                                             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_source_reg                                                           | Implied   | 2 x 2                | RAM16X1D x 2   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_address_reg                                                          | Implied   | 2 x 32               | RAM32M16 x 3   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_c_q/ram_data_reg                                                             | Implied   | 2 x 64               | RAM32M16 x 5   | 
|design_1_rocket_wrapper_0_0                        | buffer/x1_e_q/ram_sink_reg                                                             | Implied   | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB1:/core                              | rf_reg                                                                                 | Implied   | 32 x 64              | RAM32M16 x 10  | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_id_reg                    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_addr_reg                  | Implied   | 2 x 31               | RAM32M16 x 3   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_len_reg                   | Implied   | 2 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_size_reg                  | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_aw_deq_q/ram_prot_reg                  | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_data_reg                   | Implied   | 2 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_strb_reg                   | Implied   | 2 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_w_deq_q/ram_last_reg                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_id_reg                    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_addr_reg                  | Implied   | 2 x 31               | RAM32M16 x 3   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_len_reg                   | Implied   | 2 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_size_reg                  | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/x1_ar_deq_q/ram_prot_reg                  | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_last_reg           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq_q/ram_id_reg             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_id_reg             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_data_reg           | Implied   | 2 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_data_reg                 | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq_q/ram_resp_reg           | Implied   | 2 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_source_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_id_reg                   | Implied   | 8 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_sbus                      | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq_q/ram_resp_reg           | Implied   | 2 x 2                | RAM16X1D x 2   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_opcode_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_size_reg                                                             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_source_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_address_reg                                                          | Implied   | 2 x 28               | RAM32M16 x 2   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_mask_reg                                                             | Implied   | 2 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/x1_a_q/ram_data_reg                                                             | Implied   | 2 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_opcode_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_size_reg                                                     | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_source_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_denied_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_data_reg                                                     | Implied   | 2 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/x1_a_q/ram_opcode_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/x1_a_q/ram_size_reg                                                             | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_opcode_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_size_reg                                                     | Implied   | 2 x 4                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/x1_a_q/ram_source_reg                                                           | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_source_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                  | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_size_reg   | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_size_reg    | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_size_reg      | Implied   | 2 x 3                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_tl_state_source_reg | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_tl_state_source_reg  | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_tl_state_source_reg    | Implied   | 2 x 5                | RAM32M16 x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/ram_extra_id_reg        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/ram_extra_id_reg         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/subsystem_mbus                      | coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/ram_extra_id_reg           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker/o_data_q/ram_mask_reg                                               | Implied   | 8 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker/o_data_q/ram_data_reg                                               | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_1/o_data_q/ram_mask_reg                                             | Implied   | 8 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_1/o_data_q/ram_data_reg                                             | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_2/o_data_q/ram_mask_reg                                             | Implied   | 8 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_2/o_data_q/ram_data_reg                                             | Implied   | 8 x 64               | RAM32M16 x 5   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_3/o_data_q/ram_mask_reg                                             | Implied   | 8 x 8                | RAM32M16 x 1   | 
|rocket_insti_8/\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_3/o_data_q/ram_data_reg                                             | Implied   | 8 x 64               | RAM32M16 x 5   | 
+---------------------------------------------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_0/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_0/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_0/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_0/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_0/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_0/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_0/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_0/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_2/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_2/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_2/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_2/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_2/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_2/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_2/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tile_reset_domain_tilei_2/inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3886] merging instance 'rocket_insti_8/inst/rocket_inst/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_echo_tl_state_source_reg[0]' (FDE) to 'rocket_insti_8/inst/rocket_inst/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'rocket_insti_8/inst/rocket_inst/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_echo_tl_state_source_reg[1]' (FDE) to 'rocket_insti_8/inst/rocket_inst/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:20 ; elapsed = 00:07:42 . Memory (MB): peak = 4690.977 ; gain = 1968.949 ; free physical = 162 ; free virtual = 417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_inst/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:24 ; elapsed = 00:07:45 . Memory (MB): peak = 4710.164 ; gain = 1988.137 ; free physical = 149 ; free virtual = 405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:24 ; elapsed = 00:07:45 . Memory (MB): peak = 4710.164 ; gain = 1988.137 ; free physical = 149 ; free virtual = 405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:26 ; elapsed = 00:07:48 . Memory (MB): peak = 4710.164 ; gain = 1988.137 ; free physical = 148 ; free virtual = 405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:26 ; elapsed = 00:07:48 . Memory (MB): peak = 4710.164 ; gain = 1988.137 ; free physical = 148 ; free virtual = 405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:27 ; elapsed = 00:07:48 . Memory (MB): peak = 4710.164 ; gain = 1988.137 ; free physical = 148 ; free virtual = 405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:27 ; elapsed = 00:07:48 . Memory (MB): peak = 4710.164 ; gain = 1988.137 ; free physical = 148 ; free virtual = 405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_rocket_wrapper_0_0 | inst/rocket_inst/ibus_intsink/chain/output_chain/sync_0_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_rocket_wrapper_0_0 | inst/rocket_inst/ibus_intsink/chain/output_chain_1/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv      | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN>>17+A'*B' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN>>17+A'*B' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN>>17+A'*B' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN>>17+A'*B' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   660|
|2     |DSP_ALU         |     8|
|3     |DSP_A_B_DATA    |     8|
|4     |DSP_C_DATA      |     8|
|5     |DSP_MULTIPLIER  |     8|
|6     |DSP_M_DATA      |     8|
|7     |DSP_OUTPUT      |     8|
|8     |DSP_PREADD      |     8|
|9     |DSP_PREADD_DATA |     8|
|10    |LUT1            |   281|
|11    |LUT2            |  2630|
|12    |LUT3            |  4654|
|13    |LUT4            |  6580|
|14    |LUT5            |  6328|
|15    |LUT6            | 13083|
|16    |MUXF7           |   572|
|17    |MUXF8           |    40|
|18    |RAM16X1D        |    85|
|19    |RAM256X1D       |     4|
|20    |RAM32M          |     8|
|21    |RAM32M16        |   193|
|22    |RAMB18E2        |    16|
|23    |RAMB36E2        |    16|
|24    |SRL16E          |     2|
|25    |FDCE            |    12|
|26    |FDRE            | 19126|
|27    |FDSE            |    95|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:27 ; elapsed = 00:07:49 . Memory (MB): peak = 4710.164 ; gain = 1988.137 ; free physical = 148 ; free virtual = 405
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:21 ; elapsed = 00:07:44 . Memory (MB): peak = 4714.074 ; gain = 1770.570 ; free physical = 10700 ; free virtual = 10974
Synthesis Optimization Complete : Time (s): cpu = 00:07:29 ; elapsed = 00:07:50 . Memory (MB): peak = 4714.074 ; gain = 1992.047 ; free physical = 10700 ; free virtual = 10971
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4714.074 ; gain = 0.000 ; free physical = 10694 ; free virtual = 10973
INFO: [Netlist 29-17] Analyzing 1570 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4758.188 ; gain = 0.000 ; free physical = 10667 ; free virtual = 10975
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 298 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 85 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 193 instances

Synth Design complete | Checksum: 177636fc
INFO: [Common 17-83] Releasing license: Synthesis
427 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:34 ; elapsed = 00:07:55 . Memory (MB): peak = 4758.188 ; gain = 2614.367 ; free physical = 10651 ; free virtual = 10975
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 14326.601; main = 3789.791; forked = 10607.838
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 19880.453; main = 4758.191; forked = 15170.285
INFO: [Common 17-1381] The checkpoint '/home/porterlu/block_design/block_design.runs/design_1_rocket_wrapper_0_0_synth_1/design_1_rocket_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_rocket_wrapper_0_0, cache-ID = 877bb820c452e8d0
INFO: [Coretcl 2-1174] Renamed 219 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/porterlu/block_design/block_design.runs/design_1_rocket_wrapper_0_0_synth_1/design_1_rocket_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_rocket_wrapper_0_0_utilization_synth.rpt -pb design_1_rocket_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 05:50:05 2023...
