// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_resize_mat_data_dout,
        out_resize_mat_data_num_data_valid,
        out_resize_mat_data_fifo_cap,
        out_resize_mat_data_empty_n,
        out_resize_mat_data_read,
        p_dstgx_data_din,
        p_dstgx_data_num_data_valid,
        p_dstgx_data_fifo_cap,
        p_dstgx_data_full_n,
        p_dstgx_data_write,
        p_dstgy_data_din,
        p_dstgy_data_num_data_valid,
        p_dstgy_data_fifo_cap,
        p_dstgy_data_full_n,
        p_dstgy_data_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] out_resize_mat_data_dout;
input  [2:0] out_resize_mat_data_num_data_valid;
input  [2:0] out_resize_mat_data_fifo_cap;
input   out_resize_mat_data_empty_n;
output   out_resize_mat_data_read;
output  [7:0] p_dstgx_data_din;
input  [2:0] p_dstgx_data_num_data_valid;
input  [2:0] p_dstgx_data_fifo_cap;
input   p_dstgx_data_full_n;
output   p_dstgx_data_write;
output  [7:0] p_dstgy_data_din;
input  [2:0] p_dstgy_data_num_data_valid;
input  [2:0] p_dstgy_data_fifo_cap;
input   p_dstgy_data_full_n;
output   p_dstgy_data_write;
input  [15:0] img_height;
input  [15:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_resize_mat_data_read;
reg[7:0] p_dstgx_data_din;
reg p_dstgx_data_write;
reg[7:0] p_dstgy_data_din;
reg p_dstgy_data_write;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_dstgx_data_blk_n;
wire    ap_CS_fsm_state9;
reg    p_dstgy_data_blk_n;
wire   [1:0] trunc_ln311_fu_242_p1;
reg   [1:0] trunc_ln311_reg_466;
wire    ap_CS_fsm_state5;
wire   [1:0] bottom_1_fu_247_p9;
reg   [1:0] bottom_1_reg_471;
wire   [1:0] mid_1_fu_268_p9;
reg   [1:0] mid_1_reg_476;
wire   [1:0] tp_1_fu_289_p9;
reg   [1:0] tp_1_reg_481;
wire   [0:0] cmp_i_i603_i_fu_310_p2;
reg   [0:0] cmp_i_i603_i_reg_486;
wire   [7:0] grp_xFGradientX3x3_0_0_s_fu_183_ap_return;
reg   [7:0] ref_tmp_reg_491;
wire    ap_CS_fsm_state8;
wire   [7:0] grp_xFGradientY3x3_0_0_s_fu_196_ap_return;
reg   [7:0] ref_tmp1_reg_496;
reg    buf_ce0;
wire   [7:0] buf_q0;
reg   [5:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [7:0] buf_d1;
reg    buf_1_ce0;
wire   [7:0] buf_1_q0;
reg   [5:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [7:0] buf_1_d1;
wire   [7:0] buf_2_q0;
wire    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start;
wire    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done;
wire    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_idle;
wire    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_ready;
wire    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_out_resize_mat_data_read;
wire   [5:0] grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_address1;
wire    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_ce1;
wire    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_we1;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_d1;
wire   [5:0] grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_address1;
wire    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_ce1;
wire    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_we1;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_d1;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_idle;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_ready;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_out_resize_mat_data_read;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_din;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_write;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_din;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_write;
wire   [5:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address0;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce0;
wire   [5:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address1;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce1;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_we1;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_d1;
wire   [5:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address0;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce0;
wire   [5:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address1;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce1;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_we1;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_d1;
wire   [5:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address0;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce0;
wire   [5:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address1;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce1;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_we1;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_d1;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out_ap_vld;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out_ap_vld;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out_ap_vld;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out_ap_vld;
wire   [7:0] grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out;
wire    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out_ap_vld;
reg    grp_xFGradientX3x3_0_0_s_fu_183_ap_ce;
wire    ap_CS_fsm_state7;
reg    grp_xFGradientY3x3_0_0_s_fu_196_ap_ce;
reg    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg;
wire   [0:0] icmp_ln366_fu_225_p2;
wire    ap_CS_fsm_state6;
reg   [12:0] row_ind_fu_72;
wire   [12:0] row_ind_2_fu_328_p3;
reg   [12:0] row_fu_76;
wire   [12:0] row_3_fu_336_p2;
reg   [1:0] tp_fu_80;
reg   [1:0] mid_fu_84;
reg   [1:0] bottom_fu_88;
reg    ap_block_state9;
wire   [15:0] zext_ln366_fu_221_p1;
wire   [12:0] row_ind_1_fu_316_p2;
wire   [0:0] icmp_ln458_fu_322_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire   [12:0] bottom_1_fu_247_p1;
wire   [12:0] bottom_1_fu_247_p3;
wire   [12:0] bottom_1_fu_247_p5;
wire   [12:0] mid_1_fu_268_p1;
wire   [12:0] mid_1_fu_268_p3;
wire   [12:0] mid_1_fu_268_p5;
wire   [12:0] tp_1_fu_289_p1;
wire   [12:0] tp_1_fu_289_p3;
wire   [12:0] tp_1_fu_289_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg = 1'b0;
#0 grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg = 1'b0;
#0 row_ind_fu_72 = 13'd0;
#0 row_fu_76 = 13'd0;
#0 tp_fu_80 = 2'd0;
#0 mid_fu_84 = 2'd0;
#0 bottom_fu_88 = 2'd0;
end

sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address0),
    .ce0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce0),
    .q0(buf_2_q0),
    .address1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address1),
    .ce1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce1),
    .we1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_we1),
    .d1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_d1)
);

sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start),
    .ap_done(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done),
    .ap_idle(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_idle),
    .ap_ready(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_ready),
    .out_resize_mat_data_dout(out_resize_mat_data_dout),
    .out_resize_mat_data_num_data_valid(3'd0),
    .out_resize_mat_data_fifo_cap(3'd0),
    .out_resize_mat_data_empty_n(out_resize_mat_data_empty_n),
    .out_resize_mat_data_read(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_out_resize_mat_data_read),
    .img_width(img_width),
    .buf_1_address1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_address1),
    .buf_1_ce1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_ce1),
    .buf_1_we1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_we1),
    .buf_1_d1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_d1),
    .buf_r_address1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_address1),
    .buf_r_ce1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_ce1),
    .buf_r_we1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_we1),
    .buf_r_d1(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_d1)
);

sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start),
    .ap_done(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done),
    .ap_idle(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_idle),
    .ap_ready(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_ready),
    .out_resize_mat_data_dout(out_resize_mat_data_dout),
    .out_resize_mat_data_num_data_valid(3'd0),
    .out_resize_mat_data_fifo_cap(3'd0),
    .out_resize_mat_data_empty_n(out_resize_mat_data_empty_n),
    .out_resize_mat_data_read(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_out_resize_mat_data_read),
    .p_dstgx_data_din(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_din),
    .p_dstgx_data_num_data_valid(3'd0),
    .p_dstgx_data_fifo_cap(3'd0),
    .p_dstgx_data_full_n(p_dstgx_data_full_n),
    .p_dstgx_data_write(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_write),
    .p_dstgy_data_din(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_din),
    .p_dstgy_data_num_data_valid(3'd0),
    .p_dstgy_data_fifo_cap(3'd0),
    .p_dstgy_data_full_n(p_dstgy_data_full_n),
    .p_dstgy_data_write(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_write),
    .img_width(img_width),
    .buf_r_address0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address0),
    .buf_r_ce0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address1),
    .buf_r_ce1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce1),
    .buf_r_we1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_we1),
    .buf_r_d1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_d1),
    .buf_1_address0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address0),
    .buf_1_ce0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address1),
    .buf_1_ce1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce1),
    .buf_1_we1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_we1),
    .buf_1_d1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_d1),
    .buf_2_address0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address0),
    .buf_2_ce0(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address1),
    .buf_2_ce1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce1),
    .buf_2_we1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_we1),
    .buf_2_d1(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_d1),
    .tp_1(tp_1_reg_481),
    .mid_1(mid_1_reg_476),
    .bottom_1(bottom_1_reg_471),
    .empty(trunc_ln311_reg_466),
    .cmp_i_i603_i(cmp_i_i603_i_reg_486),
    .src_buf3_out(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out),
    .src_buf3_out_ap_vld(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out_ap_vld),
    .src_buf2_out(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out),
    .src_buf2_out_ap_vld(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out_ap_vld),
    .src_buf3_1_out(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out),
    .src_buf3_1_out_ap_vld(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out_ap_vld),
    .src_buf1_out(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out),
    .src_buf1_out_ap_vld(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out_ap_vld),
    .src_buf1_1_out(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out),
    .src_buf1_1_out_ap_vld(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out_ap_vld)
);

sobel_resize_accel_xFGradientX3x3_0_0_s grp_xFGradientX3x3_0_0_s_fu_183(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_val(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out),
    .t2_val(8'd0),
    .m0_val(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out),
    .m2_val(8'd0),
    .b0_val(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out),
    .b2_val(8'd0),
    .ap_return(grp_xFGradientX3x3_0_0_s_fu_183_ap_return),
    .ap_ce(grp_xFGradientX3x3_0_0_s_fu_183_ap_ce)
);

sobel_resize_accel_xFGradientY3x3_0_0_s grp_xFGradientY3x3_0_0_s_fu_196(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t0_val(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out),
    .t1_val(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out),
    .t2_val(8'd0),
    .b0_val(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out),
    .b1_val(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out),
    .b2_val(8'd0),
    .ap_return(grp_xFGradientY3x3_0_0_s_fu_196_ap_return),
    .ap_ce(grp_xFGradientY3x3_0_0_s_fu_196_ap_ce)
);

sobel_resize_accel_sparsemux_7_13_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 13'h2 ),
    .din0_WIDTH( 2 ),
    .CASE1( 13'h0 ),
    .din1_WIDTH( 2 ),
    .CASE2( 13'h1 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 13 ),
    .dout_WIDTH( 2 ))
sparsemux_7_13_2_1_1_U181(
    .din0(2'd2),
    .din1(2'd0),
    .din2(2'd1),
    .def(bottom_fu_88),
    .sel(row_ind_fu_72),
    .dout(bottom_1_fu_247_p9)
);

sobel_resize_accel_sparsemux_7_13_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 13'h2 ),
    .din0_WIDTH( 2 ),
    .CASE1( 13'h0 ),
    .din1_WIDTH( 2 ),
    .CASE2( 13'h1 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 13 ),
    .dout_WIDTH( 2 ))
sparsemux_7_13_2_1_1_U182(
    .din0(2'd1),
    .din1(2'd2),
    .din2(2'd0),
    .def(mid_fu_84),
    .sel(row_ind_fu_72),
    .dout(mid_1_fu_268_p9)
);

sobel_resize_accel_sparsemux_7_13_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 13'h2 ),
    .din0_WIDTH( 2 ),
    .CASE1( 13'h0 ),
    .din1_WIDTH( 2 ),
    .CASE2( 13'h1 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 13 ),
    .dout_WIDTH( 2 ))
sparsemux_7_13_2_1_1_U183(
    .din0(2'd0),
    .din1(2'd1),
    .din2(2'd2),
    .def(tp_fu_80),
    .sel(row_ind_fu_72),
    .dout(tp_1_fu_289_p9)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg <= 1'b1;
        end else if ((grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_ready == 1'b1)) begin
            grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln366_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg <= 1'b1;
        end else if ((grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_ready == 1'b1)) begin
            grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_fu_76 <= 13'd1;
    end else if (((icmp_ln366_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        row_fu_76 <= row_3_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_ind_fu_72 <= 13'd2;
    end else if (((icmp_ln366_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        row_ind_fu_72 <= row_ind_2_fu_328_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bottom_1_reg_471 <= bottom_1_fu_247_p9;
        cmp_i_i603_i_reg_486 <= cmp_i_i603_i_fu_310_p2;
        mid_1_reg_476 <= mid_1_fu_268_p9;
        tp_1_reg_481 <= tp_1_fu_289_p9;
        trunc_ln311_reg_466 <= trunc_ln311_fu_242_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln366_fu_225_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        bottom_fu_88 <= bottom_1_fu_247_p9;
        mid_fu_84 <= mid_1_fu_268_p9;
        tp_fu_80 <= tp_1_fu_289_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ref_tmp1_reg_496 <= grp_xFGradientY3x3_0_0_s_fu_196_ap_return;
        ref_tmp_reg_491 <= grp_xFGradientX3x3_0_0_s_fu_183_ap_return;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state9)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln366_fu_225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln366_fu_225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_address1 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_address1 = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_ce0 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_ce1 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_ce1 = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_d1 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_d1 = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_we1 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_we1 = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_address1 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_address1 = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce0 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce1 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_ce1 = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_d1 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_d1 = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_we1 = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_we1 = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_xFGradientX3x3_0_0_s_fu_183_ap_ce = 1'b1;
    end else begin
        grp_xFGradientX3x3_0_0_s_fu_183_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_xFGradientY3x3_0_0_s_fu_196_ap_ce = 1'b1;
    end else begin
        grp_xFGradientY3x3_0_0_s_fu_196_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_resize_mat_data_read = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_out_resize_mat_data_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_resize_mat_data_read = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_out_resize_mat_data_read;
    end else begin
        out_resize_mat_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_dstgx_data_blk_n = p_dstgx_data_full_n;
    end else begin
        p_dstgx_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9) & (1'b1 == ap_CS_fsm_state9))) begin
        p_dstgx_data_din = ref_tmp_reg_491;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_dstgx_data_din = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_din;
    end else begin
        p_dstgx_data_din = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_din;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9) & (1'b1 == ap_CS_fsm_state9))) begin
        p_dstgx_data_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_dstgx_data_write = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_write;
    end else begin
        p_dstgx_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_dstgy_data_blk_n = p_dstgy_data_full_n;
    end else begin
        p_dstgy_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9) & (1'b1 == ap_CS_fsm_state9))) begin
        p_dstgy_data_din = ref_tmp1_reg_496;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_dstgy_data_din = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_din;
    end else begin
        p_dstgy_data_din = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_din;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9) & (1'b1 == ap_CS_fsm_state9))) begin
        p_dstgy_data_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_dstgy_data_write = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_write;
    end else begin
        p_dstgy_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln366_fu_225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state9 = ((p_dstgy_data_full_n == 1'b0) | (p_dstgx_data_full_n == 1'b0));
end

assign cmp_i_i603_i_fu_310_p2 = ((zext_ln366_fu_221_p1 < img_height) ? 1'b1 : 1'b0);

assign grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start = grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg;

assign grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start = grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg;

assign icmp_ln366_fu_225_p2 = ((zext_ln366_fu_221_p1 > img_height) ? 1'b1 : 1'b0);

assign icmp_ln458_fu_322_p2 = ((row_ind_1_fu_316_p2 == 13'd3) ? 1'b1 : 1'b0);

assign row_3_fu_336_p2 = (row_fu_76 + 13'd1);

assign row_ind_1_fu_316_p2 = (row_ind_fu_72 + 13'd1);

assign row_ind_2_fu_328_p3 = ((icmp_ln458_fu_322_p2[0:0] == 1'b1) ? 13'd0 : row_ind_1_fu_316_p2);

assign trunc_ln311_fu_242_p1 = row_ind_fu_72[1:0];

assign zext_ln366_fu_221_p1 = row_fu_76;

endmodule //sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s
