
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: counter/debounce.sv
Parsing SystemVerilog input from `counter/debounce.sv' to AST representation.
Storing AST representation for module `$abstract\debounce'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: counter/debounce_top.sv
Parsing SystemVerilog input from `counter/debounce_top.sv' to AST representation.
Storing AST representation for module `$abstract\debounce_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: counter/mod_counter.sv
Parsing SystemVerilog input from `counter/mod_counter.sv' to AST representation.
Storing AST representation for module `$abstract\mod_counter'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

5. Executing AST frontend in derive mode using pre-parsed AST for module `\debounce_top'.
Generating RTLIL representation for module `\debounce_top'.

5.1. Analyzing design hierarchy..
Top module:  \debounce_top

5.2. Executing AST frontend in derive mode using pre-parsed AST for module `\debounce'.
Generating RTLIL representation for module `\debounce'.

5.3. Analyzing design hierarchy..
Top module:  \debounce_top
Used module:     \debounce
Parameter 1 (\MOD_VALUE) = 500001
Parameter 2 (\COUNTER_WIDTH) = 19

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mod_counter'.
Parameter 1 (\MOD_VALUE) = 500001
Parameter 2 (\COUNTER_WIDTH) = 19
Generating RTLIL representation for module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.

5.5. Analyzing design hierarchy..
Top module:  \debounce_top
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter

5.6. Analyzing design hierarchy..
Top module:  \debounce_top
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Removing unused module `$abstract\mod_counter'.
Removing unused module `$abstract\debounce_top'.
Removing unused module `$abstract\debounce'.
Removed 3 unused modules.

6. Executing SYNTH_XILINX pass.

6.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_sim.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_xtra.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.3.1. Analyzing design hierarchy..
Top module:  \debounce_top
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter

6.3.2. Analyzing design hierarchy..
Top module:  \debounce_top
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Removed 0 unused modules.

6.4. Executing PROC pass (convert processes to netlists).

6.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$893 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$845 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$818 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$779 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$642 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$639 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$624 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$621 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$606 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$602 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$584 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$580 in module FDRE.
Marked 1 switch rules as full_case in process $proc$counter/mod_counter.sv:26$31 in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Removed 1 dead cases from process $proc$counter/debounce.sv:0$21 in module debounce.
Marked 10 switch rules as full_case in process $proc$counter/debounce.sv:0$21 in module debounce.
Marked 1 switch rules as full_case in process $proc$counter/debounce_top.sv:62$16 in module debounce_top.
Marked 1 switch rules as full_case in process $proc$counter/debounce_top.sv:44$9 in module debounce_top.
Removed a total of 1 dead cases.

6.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 97 assignments to connections.

6.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1340'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1333'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1326'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1323'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1316'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1241'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1240'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1239'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1238'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1089'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1088'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1087'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1086'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$930'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$882'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$837'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$810'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$645'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$641'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$627'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$623'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$609'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$605'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$587'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$583'.
  Set init value: \Q = 1'0

6.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$642'.
Found async reset \PRE in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$639'.
Found async reset \CLR in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$624'.
Found async reset \CLR in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$621'.

6.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~37 debug messages>

6.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1340'.
Creating decoders for process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1339'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1333'.
Creating decoders for process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1332'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1326'.
Creating decoders for process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1325'.
Creating decoders for process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1323'.
Creating decoders for process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1322'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1316'.
Creating decoders for process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1315'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1241'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1240'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1239'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1238'.
Creating decoders for process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
     1/16: $1$lookahead\mem_d$1134[63:0]$1167
     2/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1124[63:0]$1162
     3/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1123[63:0]$1161
     4/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1125[5:0]$1163
     5/16: $1$lookahead\mem_c$1133[63:0]$1166
     6/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1121[63:0]$1159
     7/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1120[63:0]$1158
     8/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1122[5:0]$1160
     9/16: $1$lookahead\mem_b$1132[63:0]$1165
    10/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1118[63:0]$1156
    11/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1117[63:0]$1155
    12/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1119[5:0]$1157
    13/16: $1$lookahead\mem_a$1131[63:0]$1164
    14/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1115[63:0]$1153
    15/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1114[63:0]$1152
    16/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1116[5:0]$1154
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1089'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1088'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1087'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1086'.
Creating decoders for process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
     1/16: $1$lookahead\mem_d$962[63:0]$995
     2/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$944[63:0]$990
     3/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$943[63:0]$989
     4/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$945[31:0]$991
     5/16: $1$lookahead\mem_c$961[63:0]$994
     6/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$941[63:0]$987
     7/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$940[63:0]$986
     8/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$942[31:0]$988
     9/16: $1$lookahead\mem_b$960[63:0]$993
    10/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$938[63:0]$984
    11/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$937[63:0]$983
    12/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$939[31:0]$985
    13/16: $1$lookahead\mem_a$959[63:0]$992
    14/16: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$935[63:0]$981
    15/16: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$934[63:0]$980
    16/16: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$936[31:0]$982
Creating decoders for process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$930'.
Creating decoders for process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$893'.
     1/4: $1$lookahead\mem$892[127:0]$901
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$887[127:0]$899
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$886[127:0]$898
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$888[6:0]$900
Creating decoders for process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$882'.
Creating decoders for process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$845'.
     1/4: $1$lookahead\mem$844[63:0]$853
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$839[63:0]$851
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$838[63:0]$850
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$840[5:0]$852
Creating decoders for process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$837'.
Creating decoders for process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$818'.
     1/4: $1$lookahead\mem$817[31:0]$826
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$812[31:0]$824
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$811[31:0]$823
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$813[4:0]$825
Creating decoders for process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$810'.
Creating decoders for process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$779'.
     1/4: $1$lookahead\mem$778[31:0]$787
     2/4: $1$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$773[31:0]$785
     3/4: $1$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$772[31:0]$784
     4/4: $1$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$774[4:0]$786
Creating decoders for process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$645'.
Creating decoders for process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$642'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$641'.
Creating decoders for process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$639'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$627'.
Creating decoders for process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$624'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$623'.
Creating decoders for process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$621'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$609'.
Creating decoders for process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$606'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$605'.
Creating decoders for process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$602'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$587'.
Creating decoders for process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$584'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$583'.
Creating decoders for process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$580'.
     1/1: $0\Q[0:0]
Creating decoders for process `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$proc$counter/mod_counter.sv:26$31'.
     1/1: $0\count[18:0]
Creating decoders for process `\debounce.$proc$counter/debounce.sv:90$30'.
Creating decoders for process `\debounce.$proc$counter/debounce.sv:0$21'.
     1/14: $10\ns[1:0]
     2/14: $9\ns[1:0]
     3/14: $8\ns[1:0]
     4/14: $7\ns[1:0]
     5/14: $6\ns[1:0]
     6/14: $5\ns[1:0]
     7/14: $4\ns[1:0]
     8/14: $3\ns[1:0]
     9/14: $2\ns[1:0]
    10/14: $2\debounced[0:0]
    11/14: $2\clrTimer[0:0]
    12/14: $1\ns[1:0]
    13/14: $1\clrTimer[0:0]
    14/14: $1\debounced[0:0]
Creating decoders for process `\debounce_top.$proc$counter/debounce_top.sv:62$16'.
     1/1: $0\noisyCount[6:0]
Creating decoders for process `\debounce_top.$proc$counter/debounce_top.sv:57$13'.
Creating decoders for process `\debounce_top.$proc$counter/debounce_top.sv:55$12'.
Creating decoders for process `\debounce_top.$proc$counter/debounce_top.sv:44$9'.
     1/1: $0\debouncedCount[6:0]
Creating decoders for process `\debounce_top.$proc$counter/debounce_top.sv:39$6'.
Creating decoders for process `\debounce_top.$proc$counter/debounce_top.sv:37$5'.
Creating decoders for process `\debounce_top.$proc$counter/debounce_top.sv:31$3'.
Creating decoders for process `\debounce_top.$proc$counter/debounce_top.sv:29$1'.

6.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\debounce.\debounced' from process `\debounce.$proc$counter/debounce.sv:0$21'.
No latch inferred for signal `\debounce.\clrTimer' from process `\debounce.$proc$counter/debounce.sv:0$21'.
No latch inferred for signal `\debounce.\ns' from process `\debounce.$proc$counter/debounce.sv:0$21'.

6.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1339'.
  created $dff cell `$procdff$1709' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1332'.
  created $dff cell `$procdff$1710' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1325'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1322'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1315'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1114' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1115' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1983$1116' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1117' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1118' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1984$1119' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1120' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1121' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1985$1122' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1123' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1124' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1986$1125' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1131' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1132' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1133' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1134' using process `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$934' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$935' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1809$936' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$937' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$938' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1810$939' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$940' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$941' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1811$942' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$943' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$944' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1812$945' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$959' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$960' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$961' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$962' using process `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$893'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$886' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$893'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$887' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$893'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$888' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$893'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$892' using process `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$893'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$845'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$838' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$845'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$839' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$845'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$840' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$845'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$844' using process `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$845'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$818'.
  created $dff cell `$procdff$1764' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$811' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$818'.
  created $dff cell `$procdff$1765' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$812' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$818'.
  created $dff cell `$procdff$1766' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$813' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$818'.
  created $dff cell `$procdff$1767' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$817' using process `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$818'.
  created $dff cell `$procdff$1768' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$779'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$mask$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$772' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$779'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$data$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$773' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$779'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$sel$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$774' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$779'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$778' using process `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$779'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$642'.
  created $adff cell `$procdff$1774' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$639'.
  created $adff cell `$procdff$1775' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$624'.
  created $adff cell `$procdff$1776' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$621'.
  created $adff cell `$procdff$1777' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$606'.
  created $dff cell `$procdff$1778' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$602'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$584'.
  created $dff cell `$procdff$1780' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$580'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.\count' using process `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$proc$counter/mod_counter.sv:26$31'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\debounce.\cs' using process `\debounce.$proc$counter/debounce.sv:90$30'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `\debounce_top.\noisyCount' using process `\debounce_top.$proc$counter/debounce_top.sv:62$16'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `\debounce_top.\F4' using process `\debounce_top.$proc$counter/debounce_top.sv:57$13'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `\debounce_top.\F3' using process `\debounce_top.$proc$counter/debounce_top.sv:55$12'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `\debounce_top.\debouncedCount' using process `\debounce_top.$proc$counter/debounce_top.sv:44$9'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\debounce_top.\F2' using process `\debounce_top.$proc$counter/debounce_top.sv:39$6'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\debounce_top.\F1' using process `\debounce_top.$proc$counter/debounce_top.sv:37$5'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\debounce_top.\buttonPush [1]' using process `\debounce_top.$proc$counter/debounce_top.sv:31$3'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\debounce_top.\buttonPush [0]' using process `\debounce_top.$proc$counter/debounce_top.sv:29$1'.
  created $dff cell `$procdff$1791' with positive edge clock.

6.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2400$1340'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1339'.
Removing empty process `SRLC32E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2408$1339'.
Removing empty process `SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2356$1333'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1332'.
Removing empty process `SRLC16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2364$1332'.
Removing empty process `SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2324$1326'.
Removing empty process `SRLC16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2327$1325'.
Removing empty process `SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2287$1323'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1322'.
Removing empty process `SRL16E.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2294$1322'.
Removing empty process `SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2259$1316'.
Removing empty process `SRL16.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:2261$1315'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1975$1241'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1974$1240'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1973$1239'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1972$1238'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
Removing empty process `RAM64M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1981$1135'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1801$1089'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1800$1088'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1799$1087'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1798$1086'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
Removing empty process `RAM32M.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1807$963'.
Removing empty process `RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1707$930'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$893'.
Removing empty process `RAM128X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1711$893'.
Removing empty process `RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1602$882'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$845'.
Removing empty process `RAM64X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1606$845'.
Removing empty process `RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1556$837'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$818'.
Removing empty process `RAM32X1D_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1560$818'.
Removing empty process `RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1497$810'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$779'.
Removing empty process `RAM32X1D.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:1501$779'.
Removing empty process `FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$645'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$642'.
Removing empty process `FDPE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:810$642'.
Removing empty process `FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$641'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$639'.
Removing empty process `FDPE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:769$639'.
Removing empty process `FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$627'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$624'.
Removing empty process `FDCE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:731$624'.
Removing empty process `FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$623'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$621'.
Removing empty process `FDCE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:690$621'.
Removing empty process `FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$609'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$606'.
Removing empty process `FDSE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:587$606'.
Removing empty process `FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$605'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$602'.
Removing empty process `FDSE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:554$602'.
Removing empty process `FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$587'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$584'.
Removing empty process `FDRE_1.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:522$584'.
Removing empty process `FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:0$583'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$580'.
Removing empty process `FDRE.$proc$/home/jacobdbrown4/yosys/share/xilinx/cells_sim.v:489$580'.
Found and cleaned up 2 empty switches in `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$proc$counter/mod_counter.sv:26$31'.
Removing empty process `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$proc$counter/mod_counter.sv:26$31'.
Removing empty process `debounce.$proc$counter/debounce.sv:90$30'.
Found and cleaned up 10 empty switches in `\debounce.$proc$counter/debounce.sv:0$21'.
Removing empty process `debounce.$proc$counter/debounce.sv:0$21'.
Found and cleaned up 2 empty switches in `\debounce_top.$proc$counter/debounce_top.sv:62$16'.
Removing empty process `debounce_top.$proc$counter/debounce_top.sv:62$16'.
Removing empty process `debounce_top.$proc$counter/debounce_top.sv:57$13'.
Removing empty process `debounce_top.$proc$counter/debounce_top.sv:55$12'.
Found and cleaned up 2 empty switches in `\debounce_top.$proc$counter/debounce_top.sv:44$9'.
Removing empty process `debounce_top.$proc$counter/debounce_top.sv:44$9'.
Removing empty process `debounce_top.$proc$counter/debounce_top.sv:39$6'.
Removing empty process `debounce_top.$proc$counter/debounce_top.sv:37$5'.
Removing empty process `debounce_top.$proc$counter/debounce_top.sv:31$3'.
Removing empty process `debounce_top.$proc$counter/debounce_top.sv:29$1'.
Cleaned up 37 empty switches.

6.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
<suppressed ~8 debug messages>
Optimizing module debounce_top.
<suppressed ~2 debug messages>

6.5. Executing TRIBUF pass.

6.6. Executing DEMINOUT pass (demote inout ports to input or output).

6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..
Removed 4 unused cells and 71 unused wires.
<suppressed ~7 debug messages>

6.9. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter...
Checking module debounce...
Checking module debounce_top...
Found and reported 0 problems.

6.10. Executing OPT pass (performing simple optimizations).

6.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
<suppressed ~51 debug messages>
Finding identical cells in module `\debounce_top'.
Removed a total of 17 cells.

6.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1600.
    dead port 2/2 on $mux $procmux$1602.
    dead port 1/2 on $mux $procmux$1605.
    dead port 2/2 on $mux $procmux$1611.
    dead port 1/2 on $mux $procmux$1614.
    dead port 1/2 on $mux $procmux$1622.
    dead port 2/2 on $mux $procmux$1625.
    dead port 2/2 on $mux $procmux$1627.
    dead port 1/2 on $mux $procmux$1630.
    dead port 2/2 on $mux $procmux$1638.
    dead port 2/2 on $mux $procmux$1640.
    dead port 1/2 on $mux $procmux$1643.
    dead port 2/2 on $mux $procmux$1650.
    dead port 1/2 on $mux $procmux$1653.
    dead port 2/2 on $mux $procmux$1661.
    dead port 1/2 on $mux $procmux$1664.
    dead port 1/2 on $mux $procmux$1580.
    dead port 1/2 on $mux $procmux$1672.
    dead port 2/2 on $mux $procmux$1582.
    dead port 1/2 on $mux $procmux$1585.
    dead port 1/2 on $mux $procmux$1680.
    dead port 2/2 on $mux $procmux$1590.
    dead port 1/2 on $mux $procmux$1593.
    dead port 1/2 on $mux $procmux$1597.
    dead port 1/2 on $mux $procmux$1688.
Running muxtree optimizer on module \debounce_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 25 multiplexer ports.
<suppressed ~7 debug messages>

6.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
    New ctrl vector for $pmux cell $procmux$1674: { $auto$opt_reduce.cc:134:opt_pmux$1795 $auto$opt_reduce.cc:134:opt_pmux$1793 }
    New ctrl vector for $pmux cell $procmux$1682: { $auto$opt_reduce.cc:134:opt_pmux$1799 $auto$opt_reduce.cc:134:opt_pmux$1797 }
  Optimizing cells in module \debounce.
  Optimizing cells in module \debounce_top.
Performed a total of 2 changes.

6.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\debounce_top'.
Removed a total of 0 cells.

6.10.6. Executing OPT_DFF pass (perform DFF optimizations).

6.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..
Removed 0 unused cells and 42 unused wires.
<suppressed ~1 debug messages>

6.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.10.9. Rerunning OPT passes. (Maybe there is more to do..)

6.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

6.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \debounce_top.
Performed a total of 0 changes.

6.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\debounce_top'.
Removed a total of 0 cells.

6.10.13. Executing OPT_DFF pass (perform DFF optimizations).

6.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..

6.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.10.16. Finished OPT passes. (There is nothing left to do.)

6.11. Executing FSM pass (extract and optimize FSM).

6.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register debounce.cs.

6.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cs' from module `\debounce'.
  found $dff cell for state register: $procdff$1783
  root of input selection tree: \ns
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: $procmux$1583_CMP
  found ctrl input: $procmux$1603_CMP
  found ctrl input: $procmux$1628_CMP
  found ctrl input: $procmux$1662_CMP
  found ctrl input: \noisy
  found ctrl input: $logic_and$counter/debounce.sv:77$29_Y
  found state code: 2'00
  found state code: 2'11
  found state code: 2'10
  found ctrl input: $logic_and$counter/debounce.sv:59$24_Y
  found ctrl input: $logic_and$counter/debounce.sv:61$25_Y
  found state code: 2'01
  found ctrl output: $procmux$1583_CMP
  found ctrl output: $procmux$1603_CMP
  found ctrl output: $procmux$1628_CMP
  found ctrl output: $procmux$1662_CMP
  ctrl inputs: { $logic_and$counter/debounce.sv:77$29_Y $logic_and$counter/debounce.sv:61$25_Y $logic_and$counter/debounce.sv:59$24_Y \noisy \reset }
  ctrl outputs: { $procmux$1662_CMP $procmux$1628_CMP $procmux$1603_CMP $procmux$1583_CMP \ns }
  transition:       2'00 5'---00 ->       2'00 6'100000
  transition:       2'00 5'---10 ->       2'01 6'100001
  transition:       2'00 5'----1 ->       2'00 6'100000
  transition:       2'10 5'---00 ->       2'11 6'001011
  transition:       2'10 5'---10 ->       2'10 6'001010
  transition:       2'10 5'----1 ->       2'00 6'001000
  transition:       2'01 5'---00 ->       2'00 6'010000
  transition:       2'01 5'-0010 -> INVALID_STATE(2'0x) 6'01000x  <ignored invalid transition!>
  transition:       2'01 5'-1010 ->       2'10 6'010010
  transition:       2'01 5'--110 ->       2'01 6'010001
  transition:       2'01 5'----1 ->       2'00 6'010000
  transition:       2'11 5'0--00 ->       2'00 6'000100
  transition:       2'11 5'1--00 ->       2'11 6'000111
  transition:       2'11 5'---10 ->       2'10 6'000110
  transition:       2'11 5'----1 ->       2'00 6'000100

6.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cs$1800' from module `\debounce'.

6.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..
Removed 14 unused cells and 14 unused wires.
<suppressed ~15 debug messages>

6.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cs$1800' from module `\debounce'.
  Removing unused output signal \ns [0].
  Removing unused output signal \ns [1].

6.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cs$1800' from module `\debounce' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

6.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cs$1800' from module `debounce':
-------------------------------------

  Information on FSM $fsm$\cs$1800 (\cs):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \reset
    1: \noisy
    2: $logic_and$counter/debounce.sv:59$24_Y
    3: $logic_and$counter/debounce.sv:61$25_Y
    4: $logic_and$counter/debounce.sv:77$29_Y

  Output signals:
    0: $procmux$1583_CMP
    1: $procmux$1603_CMP
    2: $procmux$1628_CMP
    3: $procmux$1662_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---00   ->     0 4'1000
      1:     0 5'----1   ->     0 4'1000
      2:     0 5'---10   ->     2 4'1000
      3:     1 5'----1   ->     0 4'0010
      4:     1 5'---10   ->     1 4'0010
      5:     1 5'---00   ->     3 4'0010
      6:     2 5'---00   ->     0 4'0100
      7:     2 5'----1   ->     0 4'0100
      8:     2 5'-1010   ->     1 4'0100
      9:     2 5'--110   ->     2 4'0100
     10:     3 5'0--00   ->     0 4'0001
     11:     3 5'----1   ->     0 4'0001
     12:     3 5'---10   ->     1 4'0001
     13:     3 5'1--00   ->     3 4'0001

-------------------------------------

6.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cs$1800' from module `\debounce'.

6.12. Executing OPT pass (performing simple optimizations).

6.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
<suppressed ~4 debug messages>
Optimizing module debounce_top.

6.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
<suppressed ~12 debug messages>
Finding identical cells in module `\debounce_top'.
Removed a total of 4 cells.

6.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

6.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \debounce_top.
Performed a total of 0 changes.

6.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\debounce_top'.
Removed a total of 0 cells.

6.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1782 ($dff) from module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter (D = $procmux$1571_Y, Q = \count, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1852 ($sdff) from module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter (D = $add$counter/mod_counter.sv:30$33_Y [18:0], Q = \count).
Adding SRST signal on $procdff$1787 ($dff) from module debounce_top (D = $procmux$1704_Y, Q = \debouncedCount, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1854 ($sdff) from module debounce_top (D = $add$counter/debounce_top.sv:50$11_Y [6:0], Q = \debouncedCount).
Adding SRST signal on $procdff$1784 ($dff) from module debounce_top (D = $procmux$1699_Y, Q = \noisyCount, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1856 ($sdff) from module debounce_top (D = $add$counter/debounce_top.sv:68$18_Y [6:0], Q = \noisyCount).

6.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..
Removed 6 unused cells and 18 unused wires.
<suppressed ~10 debug messages>

6.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.12.9. Rerunning OPT passes. (Maybe there is more to do..)

6.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

6.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \debounce_top.
Performed a total of 0 changes.

6.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\debounce_top'.
Removed a total of 0 cells.

6.12.13. Executing OPT_DFF pass (perform DFF optimizations).

6.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..

6.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.12.16. Finished OPT passes. (There is nothing left to do.)

6.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$add$counter/mod_counter.sv:30$33 ($add).
Removed top 13 bits (of 32) from port Y of cell $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$add$counter/mod_counter.sv:30$33 ($add).
Removed top 31 bits (of 32) from mux cell $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$ternary$counter/mod_counter.sv:33$36 ($mux).
Removed top 13 bits (of 32) from wire $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.$add$counter/mod_counter.sv:30$33_Y.
Removed top 31 bits (of 32) from port B of cell debounce_top.$add$counter/debounce_top.sv:50$11 ($add).
Removed top 25 bits (of 32) from port Y of cell debounce_top.$add$counter/debounce_top.sv:50$11 ($add).
Removed top 31 bits (of 32) from port B of cell debounce_top.$add$counter/debounce_top.sv:68$18 ($add).
Removed top 25 bits (of 32) from port Y of cell debounce_top.$add$counter/debounce_top.sv:68$18 ($add).
Removed top 25 bits (of 32) from wire debounce_top.$add$counter/debounce_top.sv:50$11_Y.
Removed top 25 bits (of 32) from wire debounce_top.$add$counter/debounce_top.sv:68$18_Y.

6.14. Executing PEEPOPT pass (run peephole optimizers).

6.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

6.16. Executing PMUX2SHIFTX pass.

6.17. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.18. Executing TECHMAP pass (map to technology primitives).

6.18.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/mul2dsp.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.18.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

6.18.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.19. Executing OPT_EXPR pass (perform const folding).

6.20. Executing WREDUCE pass (reducing word size of cells).

6.21. Executing XILINX_DSP pass (pack resources into DSPs).

6.22. Executing TECHMAP pass (map to technology primitives).

6.22.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.22.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/cmp2lcu.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

6.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

6.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter:
  creating $macc model for $add$counter/mod_counter.sv:30$33 ($add).
  creating $alu model for $macc $add$counter/mod_counter.sv:30$33.
  creating $alu cell for $add$counter/mod_counter.sv:30$33: $auto$alumacc.cc:485:replace_alu$1863
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module debounce:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module debounce_top:
  creating $macc model for $add$counter/debounce_top.sv:50$11 ($add).
  creating $macc model for $add$counter/debounce_top.sv:68$18 ($add).
  creating $alu model for $macc $add$counter/debounce_top.sv:68$18.
  creating $alu model for $macc $add$counter/debounce_top.sv:50$11.
  creating $alu cell for $add$counter/debounce_top.sv:50$11: $auto$alumacc.cc:485:replace_alu$1866
  creating $alu cell for $add$counter/debounce_top.sv:68$18: $auto$alumacc.cc:485:replace_alu$1869
  created 2 $alu and 0 $macc cells.

6.24. Executing SHARE pass (SAT-based resource sharing).

6.25. Executing OPT pass (performing simple optimizations).

6.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\debounce_top'.
Removed a total of 0 cells.

6.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

6.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \debounce_top.
Performed a total of 0 changes.

6.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\debounce_top'.
Removed a total of 0 cells.

6.25.6. Executing OPT_DFF pass (perform DFF optimizations).

6.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..

6.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.25.9. Finished OPT passes. (There is nothing left to do.)

6.26. Executing MEMORY pass.

6.26.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.26.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.26.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.26.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.26.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.26.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..

6.26.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.26.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.26.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..

6.26.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..

6.28. Executing MEMORY_LIBMAP pass (mapping memories to cells).

6.29. Executing TECHMAP pass (map to technology primitives).

6.29.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

6.29.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~9 debug messages>

6.30. Executing TECHMAP pass (map to technology primitives).

6.30.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

6.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.31. Executing OPT pass (performing simple optimizations).

6.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
<suppressed ~1 debug messages>
Optimizing module debounce.
<suppressed ~3 debug messages>
Optimizing module debounce_top.

6.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\debounce_top'.
Removed a total of 0 cells.

6.31.3. Executing OPT_DFF pass (perform DFF optimizations).

6.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

6.31.5. Finished fast OPT passes.

6.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.33. Executing OPT pass (performing simple optimizations).

6.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\debounce_top'.
Removed a total of 0 cells.

6.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \debounce..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \debounce_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

6.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing cells in module \debounce.
  Optimizing cells in module \debounce_top.
Performed a total of 0 changes.

6.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
Finding identical cells in module `\debounce'.
Finding identical cells in module `\debounce_top'.
Removed a total of 0 cells.

6.33.6. Executing OPT_SHARE pass.

6.33.7. Executing OPT_DFF pass (perform DFF optimizations).

6.33.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..

6.33.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.33.10. Finished OPT passes. (There is nothing left to do.)

6.34. Executing XILINX_SRL pass (Xilinx shift register extraction).

6.35. Executing TECHMAP pass (map to technology primitives).

6.35.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/techmap.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.35.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/arith_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

6.35.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2763a5a9ec1e8423a0c42a10276e1bb59c96a13e\_80_xilinx_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$85c3b546236e013020cf2106abd98e7ebbbaf3c6\_80_xilinx_alu for cells of type $alu.
No more expansions possible.
<suppressed ~185 debug messages>

6.36. Executing OPT pass (performing simple optimizations).

6.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
<suppressed ~57 debug messages>
Optimizing module debounce.
<suppressed ~12 debug messages>
Optimizing module debounce_top.
<suppressed ~28 debug messages>

6.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter'.
<suppressed ~24 debug messages>
Finding identical cells in module `\debounce'.
<suppressed ~21 debug messages>
Finding identical cells in module `\debounce_top'.
<suppressed ~48 debug messages>
Removed a total of 31 cells.

6.36.3. Executing OPT_DFF pass (perform DFF optimizations).

6.36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter..
Finding unused cells or wires in module \debounce..
Finding unused cells or wires in module \debounce_top..
Removed 11 unused cells and 79 unused wires.
<suppressed ~14 debug messages>

6.36.5. Finished fast OPT passes.

6.37. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port debounce_top.clk using IBUF.
Mapping port debounce_top.debouncedOutput using OBUF.
Mapping port debounce_top.increment using IBUF.
Mapping port debounce_top.noisyOutput using OBUF.
Mapping port debounce_top.reset using IBUF.

6.38. Executing TECHMAP pass (map to technology primitives).

6.38.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/techmap.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.38.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

6.38.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~74 debug messages>

6.39. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing module debounce.
Optimizing module debounce_top.

6.41. Executing ABC pass (technology mapping using ABC).

6.41.1. Extracting gate netlist of module `$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter' to `<abc-temp-dir>/input.blif'..
Extracted 29 gates and 50 wires to a netlist network with 21 inputs and 3 outputs.

6.41.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        8
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:        3
Removing temp directory.

6.41.2. Extracting gate netlist of module `\debounce' to `<abc-temp-dir>/input.blif'..
Extracted 40 gates and 48 wires to a netlist network with 7 inputs and 6 outputs.

6.41.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.41.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        6
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

6.41.3. Extracting gate netlist of module `\debounce_top' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 54 wires to a netlist network with 20 inputs and 32 outputs.

6.41.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.41.3.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       32
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       32
Removing temp directory.
Removed 0 unused cells and 123 unused wires.

6.42. Executing TECHMAP pass (map to technology primitives).

6.42.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/ff_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

6.42.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~72 debug messages>

6.43. Executing XILINX_SRL pass (Xilinx shift register extraction).

6.44. Executing TECHMAP pass (map to technology primitives).

6.44.1. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/lut_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.44.2. Executing Verilog-2005 frontend: /home/jacobdbrown4/yosys/share/xilinx/cells_map.v
Parsing Verilog input from `/home/jacobdbrown4/yosys/share/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

6.44.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$23716aa09ed3bf61ffdd7599ca5941804cdab3ca\$lut for cells of type $lut.
Using template $paramod$2b50782fe8e2b235b61b0fb58b3875dc470739c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$38d2a2bcc73d2ea72c2568e0da203c4189032c5f\$lut for cells of type $lut.
Using template $paramod$107906fddf7d89ab854e4846eb6fd13bd75a6fed\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$7562591c3bc7c6604ad78ee509201bbf2678b52a\$lut for cells of type $lut.
Using template $paramod$01cbc9f2eb2cc4241ded6de72b111cacf10027fe\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$a52099cef019bbe114de53cfbdef9b6de0e07cac\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$e961da90a771f5989ad3eb701bff5437ac65eaae\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~292 debug messages>

6.45. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
Optimizing FFs in debounce.
Optimizing FFs in debounce_top.

6.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter.
  Optimizing lut $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (6 -> 0)
  Optimizing lut $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (6 -> 0)
Optimizing LUTs in debounce.
Optimizing LUTs in debounce_top.

6.47. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting BUFG on debounce_top.$iopadmap$clk[0].
Removed 0 unused cells and 369 unused wires.

6.48. Executing HIERARCHY pass (managing design hierarchy).

6.48.1. Analyzing design hierarchy..
Top module:  \debounce_top
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter

6.48.2. Analyzing design hierarchy..
Top module:  \debounce_top
Used module:     \debounce
Used module:         $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Removed 0 unused modules.

6.49. Printing statistics.

=== $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter ===

   Number of wires:                 15
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     CARRY4                          5
     FDRE                           19
     INV                             1
     LUT2                            2
     LUT4                            2
     LUT5                            1
     LUT6                            2
     MUXF7                           2
     MUXF8                           1

   Estimated number of LCs:          5

=== debounce ===

   Number of wires:                 12
   Number of wire bits:             33
   Number of public wires:           8
   Number of public wire bits:      29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter      1
     FDRE                            4
     LUT3                            2
     LUT5                            2
     LUT6                            2

   Estimated number of LCs:          6

=== debounce_top ===

   Number of wires:                 57
   Number of wire bits:            134
   Number of public wires:          15
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     BUFG                            1
     CARRY4                          4
     FDRE                           20
     IBUF                            3
     INV                            30
     LUT2                            2
     OBUF                           14
     debounce                        1

   Estimated number of LCs:          1

=== design hierarchy ===

   debounce_top                      1
     debounce                        1
       $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter      1

   Number of wires:                 84
   Number of wire bits:            297
   Number of public wires:          28
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     BUFG                            1
     CARRY4                          9
     FDRE                           43
     IBUF                            3
     INV                            31
     LUT2                            4
     LUT3                            2
     LUT4                            2
     LUT5                            3
     LUT6                            4
     MUXF7                           2
     MUXF8                           1
     OBUF                           14

   Estimated number of LCs:         11

6.50. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter...
Checking module debounce...
Checking module debounce_top...
Found and reported 0 problems.

7. Executing BLIF backend.

8. Executing APPLY_TMR Pass
getting blackbox modules
\$__ABC9_LUT7 is a blackbox
\$__ABC9_LUT8 is a blackbox
AND2B1L is a blackbox
BITSLICE_CONTROL is a blackbox
BSCANE2 is a blackbox
BSCAN_SPARTAN3 is a blackbox
BSCAN_SPARTAN3A is a blackbox
BSCAN_SPARTAN6 is a blackbox
BSCAN_VIRTEX4 is a blackbox
BSCAN_VIRTEX5 is a blackbox
BSCAN_VIRTEX6 is a blackbox
BUFG is a blackbox
BUFGCE is a blackbox
BUFGCE_1 is a blackbox
BUFGCE_DIV is a blackbox
BUFGCTRL is a blackbox
BUFGMUX is a blackbox
BUFGMUX_1 is a blackbox
BUFGMUX_CTRL is a blackbox
BUFGMUX_VIRTEX4 is a blackbox
BUFG_GT is a blackbox
BUFG_GT_SYNC is a blackbox
BUFG_PS is a blackbox
BUFH is a blackbox
BUFHCE is a blackbox
BUFIO is a blackbox
BUFIO2 is a blackbox
BUFIO2FB is a blackbox
BUFIO2_2CLK is a blackbox
BUFIODQS is a blackbox
BUFMR is a blackbox
BUFMRCE is a blackbox
BUFPLL is a blackbox
BUFPLL_MCB is a blackbox
BUFR is a blackbox
BUFT is a blackbox
CAPTUREE2 is a blackbox
CAPTURE_SPARTAN3 is a blackbox
CAPTURE_SPARTAN3A is a blackbox
CAPTURE_VIRTEX4 is a blackbox
CAPTURE_VIRTEX5 is a blackbox
CAPTURE_VIRTEX6 is a blackbox
CARRY4 is a blackbox
CARRY8 is a blackbox
CFGLUT5 is a blackbox
CMAC is a blackbox
CMACE4 is a blackbox
CRC32 is a blackbox
CRC64 is a blackbox
DCIRESET is a blackbox
DCM is a blackbox
DCM_ADV is a blackbox
DCM_BASE is a blackbox
DCM_CLKGEN is a blackbox
DCM_PS is a blackbox
DCM_SP is a blackbox
DNA_PORT is a blackbox
DNA_PORTE2 is a blackbox
DSP48 is a blackbox
DSP48A is a blackbox
DSP48A1 is a blackbox
DSP48E is a blackbox
DSP48E1 is a blackbox
DSP48E2 is a blackbox
EFUSE_USR is a blackbox
EMAC is a blackbox
FDCE is a blackbox
FDCE_1 is a blackbox
FDCPE is a blackbox
FDCPE_1 is a blackbox
FDDRCPE is a blackbox
FDDRRSE is a blackbox
FDPE is a blackbox
FDPE_1 is a blackbox
FDRE is a blackbox
FDRE_1 is a blackbox
FDRSE is a blackbox
FDRSE_1 is a blackbox
FDSE is a blackbox
FDSE_1 is a blackbox
FE is a blackbox
FIFO16 is a blackbox
FIFO18 is a blackbox
FIFO18E1 is a blackbox
FIFO18E2 is a blackbox
FIFO18_36 is a blackbox
FIFO36 is a blackbox
FIFO36E1 is a blackbox
FIFO36E2 is a blackbox
FIFO36_72 is a blackbox
FRAME_ECCE2 is a blackbox
FRAME_ECCE3 is a blackbox
FRAME_ECCE4 is a blackbox
FRAME_ECC_VIRTEX4 is a blackbox
FRAME_ECC_VIRTEX5 is a blackbox
FRAME_ECC_VIRTEX6 is a blackbox
GND is a blackbox
GT11CLK is a blackbox
GT11CLK_MGT is a blackbox
GT11_CUSTOM is a blackbox
GT11_DUAL is a blackbox
GTHE1_QUAD is a blackbox
GTHE2_CHANNEL is a blackbox
GTHE2_COMMON is a blackbox
GTHE3_CHANNEL is a blackbox
GTHE3_COMMON is a blackbox
GTHE4_CHANNEL is a blackbox
GTHE4_COMMON is a blackbox
GTM_DUAL is a blackbox
GTPA1_DUAL is a blackbox
GTPE2_CHANNEL is a blackbox
GTPE2_COMMON is a blackbox
GTP_DUAL is a blackbox
GTXE1 is a blackbox
GTXE2_CHANNEL is a blackbox
GTXE2_COMMON is a blackbox
GTX_DUAL is a blackbox
GTYE3_CHANNEL is a blackbox
GTYE3_COMMON is a blackbox
GTYE4_CHANNEL is a blackbox
GTYE4_COMMON is a blackbox
HARD_SYNC is a blackbox
HBM_ONE_STACK_INTF is a blackbox
HBM_REF_CLK is a blackbox
HBM_SNGLBLI_INTF_APB is a blackbox
HBM_SNGLBLI_INTF_AXI is a blackbox
HBM_TWO_STACK_INTF is a blackbox
HPIO_VREF is a blackbox
HSADC is a blackbox
HSDAC is a blackbox
IBUF is a blackbox
IBUFDS is a blackbox
IBUFDSE3 is a blackbox
IBUFDS_DIFF_OUT is a blackbox
IBUFDS_DIFF_OUT_IBUFDISABLE is a blackbox
IBUFDS_DIFF_OUT_INTERMDISABLE is a blackbox
IBUFDS_DLY_ADJ is a blackbox
IBUFDS_DPHY is a blackbox
IBUFDS_GTE2 is a blackbox
IBUFDS_GTE3 is a blackbox
IBUFDS_GTE4 is a blackbox
IBUFDS_GTHE1 is a blackbox
IBUFDS_GTM is a blackbox
IBUFDS_GTXE1 is a blackbox
IBUFDS_IBUFDISABLE is a blackbox
IBUFDS_INTERMDISABLE is a blackbox
IBUFE3 is a blackbox
IBUFG is a blackbox
IBUFGDS is a blackbox
IBUFGDS_DIFF_OUT is a blackbox
IBUF_ANALOG is a blackbox
IBUF_DLY_ADJ is a blackbox
IBUF_IBUFDISABLE is a blackbox
IBUF_INTERMDISABLE is a blackbox
ICAPE2 is a blackbox
ICAPE3 is a blackbox
ICAP_SPARTAN3A is a blackbox
ICAP_SPARTAN6 is a blackbox
ICAP_VIRTEX4 is a blackbox
ICAP_VIRTEX5 is a blackbox
ICAP_VIRTEX6 is a blackbox
IDDR is a blackbox
IDDR2 is a blackbox
IDDRE1 is a blackbox
IDDR_2CLK is a blackbox
IDELAY is a blackbox
IDELAYCTRL is a blackbox
IDELAYE2 is a blackbox
IDELAYE3 is a blackbox
IFDDRCPE is a blackbox
IFDDRRSE is a blackbox
ILKN is a blackbox
ILKNE4 is a blackbox
INV is a blackbox
IN_FIFO is a blackbox
IOBUF is a blackbox
IOBUFDS is a blackbox
IOBUFDSE3 is a blackbox
IOBUFDS_DCIEN is a blackbox
IOBUFDS_DIFF_OUT is a blackbox
IOBUFDS_DIFF_OUT_DCIEN is a blackbox
IOBUFDS_DIFF_OUT_INTERMDISABLE is a blackbox
IOBUFDS_INTERMDISABLE is a blackbox
IOBUFE3 is a blackbox
IOBUF_DCIEN is a blackbox
IOBUF_INTERMDISABLE is a blackbox
IODELAY is a blackbox
IODELAY2 is a blackbox
IODELAYE1 is a blackbox
IODRP2 is a blackbox
IODRP2_MCB is a blackbox
ISERDES is a blackbox
ISERDES2 is a blackbox
ISERDESE1 is a blackbox
ISERDESE2 is a blackbox
ISERDESE3 is a blackbox
ISERDES_NODELAY is a blackbox
KEEPER is a blackbox
KEY_CLEAR is a blackbox
LDCE is a blackbox
LDCPE is a blackbox
LDPE is a blackbox
LUT1 is a blackbox
LUT2 is a blackbox
LUT3 is a blackbox
LUT4 is a blackbox
LUT5 is a blackbox
LUT6 is a blackbox
LUT6_2 is a blackbox
MASTER_JTAG is a blackbox
MCB is a blackbox
MMCME2_ADV is a blackbox
MMCME2_BASE is a blackbox
MMCME3_ADV is a blackbox
MMCME3_BASE is a blackbox
MMCME4_ADV is a blackbox
MMCME4_BASE is a blackbox
MMCM_ADV is a blackbox
MMCM_BASE is a blackbox
MULT18X18 is a blackbox
MULT18X18S is a blackbox
MULT18X18SIO is a blackbox
MULT_AND is a blackbox
MUXCY is a blackbox
MUXF5 is a blackbox
MUXF6 is a blackbox
MUXF7 is a blackbox
MUXF8 is a blackbox
MUXF9 is a blackbox
OBUF is a blackbox
OBUFDS is a blackbox
OBUFDS_DPHY is a blackbox
OBUFDS_GTE3 is a blackbox
OBUFDS_GTE3_ADV is a blackbox
OBUFDS_GTE4 is a blackbox
OBUFDS_GTE4_ADV is a blackbox
OBUFDS_GTM is a blackbox
OBUFDS_GTM_ADV is a blackbox
OBUFT is a blackbox
OBUFTDS is a blackbox
ODDR is a blackbox
ODDR2 is a blackbox
ODDRE1 is a blackbox
ODELAYE2 is a blackbox
ODELAYE3 is a blackbox
OFDDRCPE is a blackbox
OFDDRRSE is a blackbox
OFDDRTCPE is a blackbox
OFDDRTRSE is a blackbox
OR2L is a blackbox
ORCY is a blackbox
OSERDES is a blackbox
OSERDES2 is a blackbox
OSERDESE1 is a blackbox
OSERDESE2 is a blackbox
OSERDESE3 is a blackbox
OUT_FIFO is a blackbox
PCIE40E4 is a blackbox
PCIE4CE4 is a blackbox
PCIE_2_0 is a blackbox
PCIE_2_1 is a blackbox
PCIE_3_0 is a blackbox
PCIE_3_1 is a blackbox
PCIE_A1 is a blackbox
PCIE_EP is a blackbox
PHASER_IN is a blackbox
PHASER_IN_PHY is a blackbox
PHASER_OUT is a blackbox
PHASER_OUT_PHY is a blackbox
PHASER_REF is a blackbox
PHY_CONTROL is a blackbox
PLLE2_ADV is a blackbox
PLLE2_BASE is a blackbox
PLLE3_ADV is a blackbox
PLLE3_BASE is a blackbox
PLLE4_ADV is a blackbox
PLLE4_BASE is a blackbox
PLL_ADV is a blackbox
PLL_BASE is a blackbox
PMCD is a blackbox
POST_CRC_INTERNAL is a blackbox
PPC405_ADV is a blackbox
PPC440 is a blackbox
PS7 is a blackbox
PS8 is a blackbox
PULLDOWN is a blackbox
PULLUP is a blackbox
RAM128X1D is a blackbox
RAM128X1S is a blackbox
RAM128X1S_1 is a blackbox
RAM16X1D is a blackbox
RAM16X1D_1 is a blackbox
RAM16X1S is a blackbox
RAM16X1S_1 is a blackbox
RAM16X2S is a blackbox
RAM16X4S is a blackbox
RAM16X8S is a blackbox
RAM256X1D is a blackbox
RAM256X1S is a blackbox
RAM32M is a blackbox
RAM32M16 is a blackbox
RAM32X16DR8 is a blackbox
RAM32X1D is a blackbox
RAM32X1D_1 is a blackbox
RAM32X1S is a blackbox
RAM32X1S_1 is a blackbox
RAM32X2S is a blackbox
RAM32X4S is a blackbox
RAM32X8S is a blackbox
RAM512X1S is a blackbox
RAM64M is a blackbox
RAM64M8 is a blackbox
RAM64X1D is a blackbox
RAM64X1D_1 is a blackbox
RAM64X1S is a blackbox
RAM64X1S_1 is a blackbox
RAM64X2S is a blackbox
RAM64X8SW is a blackbox
RAMB16 is a blackbox
RAMB16BWER is a blackbox
RAMB16BWE_S18 is a blackbox
RAMB16BWE_S18_S18 is a blackbox
RAMB16BWE_S18_S9 is a blackbox
RAMB16BWE_S36 is a blackbox
RAMB16BWE_S36_S18 is a blackbox
RAMB16BWE_S36_S36 is a blackbox
RAMB16BWE_S36_S9 is a blackbox
RAMB16_S1 is a blackbox
RAMB16_S18 is a blackbox
RAMB16_S18_S18 is a blackbox
RAMB16_S18_S36 is a blackbox
RAMB16_S1_S1 is a blackbox
RAMB16_S1_S18 is a blackbox
RAMB16_S1_S2 is a blackbox
RAMB16_S1_S36 is a blackbox
RAMB16_S1_S4 is a blackbox
RAMB16_S1_S9 is a blackbox
RAMB16_S2 is a blackbox
RAMB16_S2_S18 is a blackbox
RAMB16_S2_S2 is a blackbox
RAMB16_S2_S36 is a blackbox
RAMB16_S2_S4 is a blackbox
RAMB16_S2_S9 is a blackbox
RAMB16_S36 is a blackbox
RAMB16_S36_S36 is a blackbox
RAMB16_S4 is a blackbox
RAMB16_S4_S18 is a blackbox
RAMB16_S4_S36 is a blackbox
RAMB16_S4_S4 is a blackbox
RAMB16_S4_S9 is a blackbox
RAMB16_S9 is a blackbox
RAMB16_S9_S18 is a blackbox
RAMB16_S9_S36 is a blackbox
RAMB16_S9_S9 is a blackbox
RAMB18 is a blackbox
RAMB18E1 is a blackbox
RAMB18E2 is a blackbox
RAMB18SDP is a blackbox
RAMB32_S64_ECC is a blackbox
RAMB36 is a blackbox
RAMB36E1 is a blackbox
RAMB36E2 is a blackbox
RAMB36SDP is a blackbox
RAMB4_S1 is a blackbox
RAMB4_S16 is a blackbox
RAMB4_S16_S16 is a blackbox
RAMB4_S1_S1 is a blackbox
RAMB4_S1_S16 is a blackbox
RAMB4_S1_S2 is a blackbox
RAMB4_S1_S4 is a blackbox
RAMB4_S1_S8 is a blackbox
RAMB4_S2 is a blackbox
RAMB4_S2_S16 is a blackbox
RAMB4_S2_S2 is a blackbox
RAMB4_S2_S4 is a blackbox
RAMB4_S2_S8 is a blackbox
RAMB4_S4 is a blackbox
RAMB4_S4_S16 is a blackbox
RAMB4_S4_S4 is a blackbox
RAMB4_S4_S8 is a blackbox
RAMB4_S8 is a blackbox
RAMB4_S8_S16 is a blackbox
RAMB4_S8_S8 is a blackbox
RAMB8BWER is a blackbox
RFADC is a blackbox
RFDAC is a blackbox
RIU_OR is a blackbox
ROM128X1 is a blackbox
ROM16X1 is a blackbox
ROM256X1 is a blackbox
ROM32X1 is a blackbox
ROM64X1 is a blackbox
RXTX_BITSLICE is a blackbox
RX_BITSLICE is a blackbox
SPI_ACCESS is a blackbox
SRL16 is a blackbox
SRL16E is a blackbox
SRLC16 is a blackbox
SRLC16E is a blackbox
SRLC32E is a blackbox
STARTUPE2 is a blackbox
STARTUPE3 is a blackbox
STARTUP_SPARTAN3 is a blackbox
STARTUP_SPARTAN3A is a blackbox
STARTUP_SPARTAN3E is a blackbox
STARTUP_SPARTAN6 is a blackbox
STARTUP_VIRTEX4 is a blackbox
STARTUP_VIRTEX5 is a blackbox
STARTUP_VIRTEX6 is a blackbox
SUSPEND_SYNC is a blackbox
SYSMON is a blackbox
SYSMONE1 is a blackbox
SYSMONE4 is a blackbox
TEMAC is a blackbox
TEMAC_SINGLE is a blackbox
TX_BITSLICE is a blackbox
TX_BITSLICE_TRI is a blackbox
URAM288 is a blackbox
URAM288_BASE is a blackbox
USR_ACCESSE2 is a blackbox
USR_ACCESS_VIRTEX4 is a blackbox
USR_ACCESS_VIRTEX5 is a blackbox
USR_ACCESS_VIRTEX6 is a blackbox
VCC is a blackbox
VCU is a blackbox
XADC is a blackbox
XORCY is a blackbox
Replicating module: $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Connection Map for Module: $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Key: $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_0
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
Key: $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_0
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
Key: $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_0
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
Key: $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y_0
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2745
	Driven Cells: 
		$auto$ff.cc:262:slice$2522
		$auto$ff.cc:262:slice$2523
		$auto$ff.cc:262:slice$2524
		$auto$ff.cc:262:slice$2525
		$auto$ff.cc:262:slice$2526
		$auto$ff.cc:262:slice$2527
		$auto$ff.cc:262:slice$2528
		$auto$ff.cc:262:slice$2529
		$auto$ff.cc:262:slice$2530
		$auto$ff.cc:262:slice$2531
		$auto$ff.cc:262:slice$2532
		$auto$ff.cc:262:slice$2533
		$auto$ff.cc:262:slice$2534
		$auto$ff.cc:262:slice$2535
		$auto$ff.cc:262:slice$2536
		$auto$ff.cc:262:slice$2537
		$auto$ff.cc:262:slice$2538
		$auto$ff.cc:262:slice$2539
		$auto$ff.cc:262:slice$2540
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_0
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_1
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_10
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_11
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_12
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_13
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_14
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_15
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_16
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_17
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_18
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_2
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_3
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_4
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_5
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_6
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_7
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_8
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.CO_9
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.X_0
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2746
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_0
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2522
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_1
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2523
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_10
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2532
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_11
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2533
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_12
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2534
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_13
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2535
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_14
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2536
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_15
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2537
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_16
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2538
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_17
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2539
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_18
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2540
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_2
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2524
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_3
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2525
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_4
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2526
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_5
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2527
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_6
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2528
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_7
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2529
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_8
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2530
Key: $auto$alumacc.cc:485:replace_alu$1863.Y_9
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2531
Key: $auto$alumacc.cc:485:replace_alu$1863.genblk1.C_19
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1863.genblk1.O_19
	Driver: $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
	Driven Cells: 
Key: $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_0
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2741
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2739
		$abc$2738$auto$blifparse.cc:515:parse_blif$2745
Key: $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_1
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2742
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2739
		$abc$2738$auto$blifparse.cc:515:parse_blif$2745
Key: $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_2
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2743
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2739
		$abc$2738$auto$blifparse.cc:515:parse_blif$2745
Key: $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_3
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2744
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2739
		$abc$2738$auto$blifparse.cc:515:parse_blif$2745
Key: $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_4
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2739
		$abc$2738$auto$blifparse.cc:515:parse_blif$2745
Key: clk_0
	Driver: NULL
	Driven Cells: 
		$auto$ff.cc:262:slice$2522
		$auto$ff.cc:262:slice$2523
		$auto$ff.cc:262:slice$2524
		$auto$ff.cc:262:slice$2525
		$auto$ff.cc:262:slice$2526
		$auto$ff.cc:262:slice$2527
		$auto$ff.cc:262:slice$2528
		$auto$ff.cc:262:slice$2529
		$auto$ff.cc:262:slice$2530
		$auto$ff.cc:262:slice$2531
		$auto$ff.cc:262:slice$2532
		$auto$ff.cc:262:slice$2533
		$auto$ff.cc:262:slice$2534
		$auto$ff.cc:262:slice$2535
		$auto$ff.cc:262:slice$2536
		$auto$ff.cc:262:slice$2537
		$auto$ff.cc:262:slice$2538
		$auto$ff.cc:262:slice$2539
		$auto$ff.cc:262:slice$2540
Key: count_0
	Driver: $auto$ff.cc:262:slice$2522
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
		$abc$2738$auto$blifparse.cc:515:parse_blif$2746
Key: count_1
	Driver: $auto$ff.cc:262:slice$2523
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
Key: count_10
	Driver: $auto$ff.cc:262:slice$2532
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2744
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
Key: count_11
	Driver: $auto$ff.cc:262:slice$2533
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2742
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
Key: count_12
	Driver: $auto$ff.cc:262:slice$2534
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2742
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
Key: count_13
	Driver: $auto$ff.cc:262:slice$2535
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
Key: count_14
	Driver: $auto$ff.cc:262:slice$2536
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2743
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
Key: count_15
	Driver: $auto$ff.cc:262:slice$2537
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
Key: count_16
	Driver: $auto$ff.cc:262:slice$2538
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
Key: count_17
	Driver: $auto$ff.cc:262:slice$2539
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2741
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
Key: count_18
	Driver: $auto$ff.cc:262:slice$2540
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2741
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
Key: count_2
	Driver: $auto$ff.cc:262:slice$2524
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
Key: count_3
	Driver: $auto$ff.cc:262:slice$2525
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
Key: count_4
	Driver: $auto$ff.cc:262:slice$2526
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
Key: count_5
	Driver: $auto$ff.cc:262:slice$2527
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2741
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
Key: count_6
	Driver: $auto$ff.cc:262:slice$2528
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2744
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
Key: count_7
	Driver: $auto$ff.cc:262:slice$2529
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2744
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
Key: count_8
	Driver: $auto$ff.cc:262:slice$2530
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2741
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
Key: count_9
	Driver: $auto$ff.cc:262:slice$2531
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2744
		$auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
Key: increment_0
	Driver: NULL
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2743
		$auto$ff.cc:262:slice$2522
		$auto$ff.cc:262:slice$2523
		$auto$ff.cc:262:slice$2524
		$auto$ff.cc:262:slice$2525
		$auto$ff.cc:262:slice$2526
		$auto$ff.cc:262:slice$2527
		$auto$ff.cc:262:slice$2528
		$auto$ff.cc:262:slice$2529
		$auto$ff.cc:262:slice$2530
		$auto$ff.cc:262:slice$2531
		$auto$ff.cc:262:slice$2532
		$auto$ff.cc:262:slice$2533
		$auto$ff.cc:262:slice$2534
		$auto$ff.cc:262:slice$2535
		$auto$ff.cc:262:slice$2536
		$auto$ff.cc:262:slice$2537
		$auto$ff.cc:262:slice$2538
		$auto$ff.cc:262:slice$2539
		$auto$ff.cc:262:slice$2540
Key: reset_0
	Driver: NULL
	Driven Cells: 
		$abc$2738$auto$blifparse.cc:515:parse_blif$2745
Key: rolling_over_0
	Driver: $abc$2738$auto$blifparse.cc:515:parse_blif$2739
	Driven Cells: 
Identifying cells to not replicate in module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
replicating wires
new wire name is \clk_TMR_0
Replicated wire clk into wire clk_TMR_0
new wire name is \clk_TMR_1
Replicated wire clk into wire clk_TMR_1
new wire name is \clk_TMR_2
Replicated wire clk into wire clk_TMR_2
new wire name is \reset_TMR_0
Replicated wire reset into wire reset_TMR_0
new wire name is \reset_TMR_1
Replicated wire reset into wire reset_TMR_1
new wire name is \reset_TMR_2
Replicated wire reset into wire reset_TMR_2
new wire name is \rolling_over_TMR_0
Replicated wire rolling_over into wire rolling_over_TMR_0
new wire name is \rolling_over_TMR_1
Replicated wire rolling_over into wire rolling_over_TMR_1
new wire name is \rolling_over_TMR_2
Replicated wire rolling_over into wire rolling_over_TMR_2
new wire name is \increment_TMR_0
Replicated wire increment into wire increment_TMR_0
new wire name is \increment_TMR_1
Replicated wire increment into wire increment_TMR_1
new wire name is \increment_TMR_2
Replicated wire increment into wire increment_TMR_2
new wire name is \count_TMR_0
Replicated wire count into wire count_TMR_0
new wire name is \count_TMR_1
Replicated wire count into wire count_TMR_1
new wire name is \count_TMR_2
Replicated wire count into wire count_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.X into wire \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.X into wire \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.X into wire \$auto$alumacc.cc:485:replace_alu$1863.X_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.Y into wire \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.Y into wire \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.Y into wire \$auto$alumacc.cc:485:replace_alu$1863.Y_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1863.genblk1.C_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1863.genblk1.O_TMR_2
new wire name is \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0
Replicated wire $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A into wire \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_0
new wire name is \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1
Replicated wire $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A into wire \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_1
new wire name is \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2
Replicated wire $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A into wire \$techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.CO into wire \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.CO into wire \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1863.CO into wire \$auto$alumacc.cc:485:replace_alu$1863.CO_TMR_2
new wire name is \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
new wire name is \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
new wire name is \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
new wire name is \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0
Replicated wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0
new wire name is \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1
Replicated wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1
new wire name is \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2
Replicated wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0 into wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2
new wire name is \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
Replicated wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
new wire name is \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
Replicated wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
new wire name is \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
Replicated wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1 into wire \$abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
new wire name is \$abc$2738$logic_or$counter/mod_counter.sv:27$32_Y_TMR_0
Replicated wire $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y into wire \$abc$2738$logic_or$counter/mod_counter.sv:27$32_Y_TMR_0
new wire name is \$abc$2738$logic_or$counter/mod_counter.sv:27$32_Y_TMR_1
Replicated wire $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y into wire \$abc$2738$logic_or$counter/mod_counter.sv:27$32_Y_TMR_1
new wire name is \$abc$2738$logic_or$counter/mod_counter.sv:27$32_Y_TMR_2
Replicated wire $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y into wire \$abc$2738$logic_or$counter/mod_counter.sv:27$32_Y_TMR_2
replicating cells in module$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2739 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2739_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2739 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2739_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2739 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2739_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2741 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2741_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2741 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2741_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2741 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2741_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2742 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2742_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2742 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2742_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2742 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2742_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2743 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2743_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2743 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2743_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2743 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2743_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2744 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2744_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2744 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2744_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2744 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2744_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2745 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2745_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2745 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2745_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2745 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2745_TMR_2
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2746 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2746_TMR_0
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2746 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2746_TMR_1
fixing the cell's connections now
Replicated cell $abc$2738$auto$blifparse.cc:515:parse_blif$2746 into cell $abc$2738$auto$blifparse.cc:515:parse_blif$2746_TMR_2
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4_TMR_0
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4_TMR_1
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4_TMR_2
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4_TMR_0
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4_TMR_1
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4_TMR_2
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4_TMR_0
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4_TMR_1
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4_TMR_2
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4_TMR_0
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4_TMR_1
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4_TMR_2
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4_TMR_0
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4_TMR_1
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2522 into cell $auto$ff.cc:262:slice$2522_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2522 into cell $auto$ff.cc:262:slice$2522_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2522 into cell $auto$ff.cc:262:slice$2522_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2523 into cell $auto$ff.cc:262:slice$2523_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2523 into cell $auto$ff.cc:262:slice$2523_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2523 into cell $auto$ff.cc:262:slice$2523_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2524 into cell $auto$ff.cc:262:slice$2524_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2524 into cell $auto$ff.cc:262:slice$2524_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2524 into cell $auto$ff.cc:262:slice$2524_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2525 into cell $auto$ff.cc:262:slice$2525_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2525 into cell $auto$ff.cc:262:slice$2525_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2525 into cell $auto$ff.cc:262:slice$2525_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2526 into cell $auto$ff.cc:262:slice$2526_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2526 into cell $auto$ff.cc:262:slice$2526_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2526 into cell $auto$ff.cc:262:slice$2526_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2527 into cell $auto$ff.cc:262:slice$2527_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2527 into cell $auto$ff.cc:262:slice$2527_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2527 into cell $auto$ff.cc:262:slice$2527_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2528 into cell $auto$ff.cc:262:slice$2528_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2528 into cell $auto$ff.cc:262:slice$2528_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2528 into cell $auto$ff.cc:262:slice$2528_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2529 into cell $auto$ff.cc:262:slice$2529_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2529 into cell $auto$ff.cc:262:slice$2529_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2529 into cell $auto$ff.cc:262:slice$2529_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2530 into cell $auto$ff.cc:262:slice$2530_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2530 into cell $auto$ff.cc:262:slice$2530_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2530 into cell $auto$ff.cc:262:slice$2530_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2531 into cell $auto$ff.cc:262:slice$2531_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2531 into cell $auto$ff.cc:262:slice$2531_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2531 into cell $auto$ff.cc:262:slice$2531_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2532 into cell $auto$ff.cc:262:slice$2532_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2532 into cell $auto$ff.cc:262:slice$2532_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2532 into cell $auto$ff.cc:262:slice$2532_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2533 into cell $auto$ff.cc:262:slice$2533_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2533 into cell $auto$ff.cc:262:slice$2533_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2533 into cell $auto$ff.cc:262:slice$2533_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2534 into cell $auto$ff.cc:262:slice$2534_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2534 into cell $auto$ff.cc:262:slice$2534_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2534 into cell $auto$ff.cc:262:slice$2534_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2535 into cell $auto$ff.cc:262:slice$2535_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2535 into cell $auto$ff.cc:262:slice$2535_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2535 into cell $auto$ff.cc:262:slice$2535_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2536 into cell $auto$ff.cc:262:slice$2536_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2536 into cell $auto$ff.cc:262:slice$2536_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2536 into cell $auto$ff.cc:262:slice$2536_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2537 into cell $auto$ff.cc:262:slice$2537_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2537 into cell $auto$ff.cc:262:slice$2537_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2537 into cell $auto$ff.cc:262:slice$2537_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2538 into cell $auto$ff.cc:262:slice$2538_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2538 into cell $auto$ff.cc:262:slice$2538_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2538 into cell $auto$ff.cc:262:slice$2538_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2539 into cell $auto$ff.cc:262:slice$2539_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2539 into cell $auto$ff.cc:262:slice$2539_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2539 into cell $auto$ff.cc:262:slice$2539_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2540 into cell $auto$ff.cc:262:slice$2540_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2540 into cell $auto$ff.cc:262:slice$2540_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2540 into cell $auto$ff.cc:262:slice$2540_TMR_2
fixing the cell's connections now
done replicating cells

Checking replication of \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter module
Replication of module \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter passed check
Connecting wire to wire connections...

Will not replicate inside blackbox module \$__ABC9_LUT7
Will not replicate inside blackbox module \$__ABC9_LUT8
Will not replicate inside blackbox module AND2B1L
Will not replicate inside blackbox module BITSLICE_CONTROL
Will not replicate inside blackbox module BSCANE2
Will not replicate inside blackbox module BSCAN_SPARTAN3
Will not replicate inside blackbox module BSCAN_SPARTAN3A
Will not replicate inside blackbox module BSCAN_SPARTAN6
Will not replicate inside blackbox module BSCAN_VIRTEX4
Will not replicate inside blackbox module BSCAN_VIRTEX5
Will not replicate inside blackbox module BSCAN_VIRTEX6
Will not replicate inside blackbox module BUFG
Will not replicate inside blackbox module BUFGCE
Will not replicate inside blackbox module BUFGCE_1
Will not replicate inside blackbox module BUFGCE_DIV
Will not replicate inside blackbox module BUFGCTRL
Will not replicate inside blackbox module BUFGMUX
Will not replicate inside blackbox module BUFGMUX_1
Will not replicate inside blackbox module BUFGMUX_CTRL
Will not replicate inside blackbox module BUFGMUX_VIRTEX4
Will not replicate inside blackbox module BUFG_GT
Will not replicate inside blackbox module BUFG_GT_SYNC
Will not replicate inside blackbox module BUFG_PS
Will not replicate inside blackbox module BUFH
Will not replicate inside blackbox module BUFHCE
Will not replicate inside blackbox module BUFIO
Will not replicate inside blackbox module BUFIO2
Will not replicate inside blackbox module BUFIO2FB
Will not replicate inside blackbox module BUFIO2_2CLK
Will not replicate inside blackbox module BUFIODQS
Will not replicate inside blackbox module BUFMR
Will not replicate inside blackbox module BUFMRCE
Will not replicate inside blackbox module BUFPLL
Will not replicate inside blackbox module BUFPLL_MCB
Will not replicate inside blackbox module BUFR
Will not replicate inside blackbox module BUFT
Will not replicate inside blackbox module CAPTUREE2
Will not replicate inside blackbox module CAPTURE_SPARTAN3
Will not replicate inside blackbox module CAPTURE_SPARTAN3A
Will not replicate inside blackbox module CAPTURE_VIRTEX4
Will not replicate inside blackbox module CAPTURE_VIRTEX5
Will not replicate inside blackbox module CAPTURE_VIRTEX6
Will not replicate inside blackbox module CARRY4
Will not replicate inside blackbox module CARRY8
Will not replicate inside blackbox module CFGLUT5
Will not replicate inside blackbox module CMAC
Will not replicate inside blackbox module CMACE4
Will not replicate inside blackbox module CRC32
Will not replicate inside blackbox module CRC64
Will not replicate inside blackbox module DCIRESET
Will not replicate inside blackbox module DCM
Will not replicate inside blackbox module DCM_ADV
Will not replicate inside blackbox module DCM_BASE
Will not replicate inside blackbox module DCM_CLKGEN
Will not replicate inside blackbox module DCM_PS
Will not replicate inside blackbox module DCM_SP
Will not replicate inside blackbox module DNA_PORT
Will not replicate inside blackbox module DNA_PORTE2
Will not replicate inside blackbox module DSP48
Will not replicate inside blackbox module DSP48A
Will not replicate inside blackbox module DSP48A1
Will not replicate inside blackbox module DSP48E
Will not replicate inside blackbox module DSP48E1
Will not replicate inside blackbox module DSP48E2
Will not replicate inside blackbox module EFUSE_USR
Will not replicate inside blackbox module EMAC
Will not replicate inside blackbox module FDCE
Will not replicate inside blackbox module FDCE_1
Will not replicate inside blackbox module FDCPE
Will not replicate inside blackbox module FDCPE_1
Will not replicate inside blackbox module FDDRCPE
Will not replicate inside blackbox module FDDRRSE
Will not replicate inside blackbox module FDPE
Will not replicate inside blackbox module FDPE_1
Will not replicate inside blackbox module FDRE
Will not replicate inside blackbox module FDRE_1
Will not replicate inside blackbox module FDRSE
Will not replicate inside blackbox module FDRSE_1
Will not replicate inside blackbox module FDSE
Will not replicate inside blackbox module FDSE_1
Will not replicate inside blackbox module FE
Will not replicate inside blackbox module FIFO16
Will not replicate inside blackbox module FIFO18
Will not replicate inside blackbox module FIFO18E1
Will not replicate inside blackbox module FIFO18E2
Will not replicate inside blackbox module FIFO18_36
Will not replicate inside blackbox module FIFO36
Will not replicate inside blackbox module FIFO36E1
Will not replicate inside blackbox module FIFO36E2
Will not replicate inside blackbox module FIFO36_72
Will not replicate inside blackbox module FRAME_ECCE2
Will not replicate inside blackbox module FRAME_ECCE3
Will not replicate inside blackbox module FRAME_ECCE4
Will not replicate inside blackbox module FRAME_ECC_VIRTEX4
Will not replicate inside blackbox module FRAME_ECC_VIRTEX5
Will not replicate inside blackbox module FRAME_ECC_VIRTEX6
Will not replicate inside blackbox module GND
Will not replicate inside blackbox module GT11CLK
Will not replicate inside blackbox module GT11CLK_MGT
Will not replicate inside blackbox module GT11_CUSTOM
Will not replicate inside blackbox module GT11_DUAL
Will not replicate inside blackbox module GTHE1_QUAD
Will not replicate inside blackbox module GTHE2_CHANNEL
Will not replicate inside blackbox module GTHE2_COMMON
Will not replicate inside blackbox module GTHE3_CHANNEL
Will not replicate inside blackbox module GTHE3_COMMON
Will not replicate inside blackbox module GTHE4_CHANNEL
Will not replicate inside blackbox module GTHE4_COMMON
Will not replicate inside blackbox module GTM_DUAL
Will not replicate inside blackbox module GTPA1_DUAL
Will not replicate inside blackbox module GTPE2_CHANNEL
Will not replicate inside blackbox module GTPE2_COMMON
Will not replicate inside blackbox module GTP_DUAL
Will not replicate inside blackbox module GTXE1
Will not replicate inside blackbox module GTXE2_CHANNEL
Will not replicate inside blackbox module GTXE2_COMMON
Will not replicate inside blackbox module GTX_DUAL
Will not replicate inside blackbox module GTYE3_CHANNEL
Will not replicate inside blackbox module GTYE3_COMMON
Will not replicate inside blackbox module GTYE4_CHANNEL
Will not replicate inside blackbox module GTYE4_COMMON
Will not replicate inside blackbox module HARD_SYNC
Will not replicate inside blackbox module HBM_ONE_STACK_INTF
Will not replicate inside blackbox module HBM_REF_CLK
Will not replicate inside blackbox module HBM_SNGLBLI_INTF_APB
Will not replicate inside blackbox module HBM_SNGLBLI_INTF_AXI
Will not replicate inside blackbox module HBM_TWO_STACK_INTF
Will not replicate inside blackbox module HPIO_VREF
Will not replicate inside blackbox module HSADC
Will not replicate inside blackbox module HSDAC
Will not replicate inside blackbox module IBUF
Will not replicate inside blackbox module IBUFDS
Will not replicate inside blackbox module IBUFDSE3
Will not replicate inside blackbox module IBUFDS_DIFF_OUT
Will not replicate inside blackbox module IBUFDS_DIFF_OUT_IBUFDISABLE
Will not replicate inside blackbox module IBUFDS_DIFF_OUT_INTERMDISABLE
Will not replicate inside blackbox module IBUFDS_DLY_ADJ
Will not replicate inside blackbox module IBUFDS_DPHY
Will not replicate inside blackbox module IBUFDS_GTE2
Will not replicate inside blackbox module IBUFDS_GTE3
Will not replicate inside blackbox module IBUFDS_GTE4
Will not replicate inside blackbox module IBUFDS_GTHE1
Will not replicate inside blackbox module IBUFDS_GTM
Will not replicate inside blackbox module IBUFDS_GTXE1
Will not replicate inside blackbox module IBUFDS_IBUFDISABLE
Will not replicate inside blackbox module IBUFDS_INTERMDISABLE
Will not replicate inside blackbox module IBUFE3
Will not replicate inside blackbox module IBUFG
Will not replicate inside blackbox module IBUFGDS
Will not replicate inside blackbox module IBUFGDS_DIFF_OUT
Will not replicate inside blackbox module IBUF_ANALOG
Will not replicate inside blackbox module IBUF_DLY_ADJ
Will not replicate inside blackbox module IBUF_IBUFDISABLE
Will not replicate inside blackbox module IBUF_INTERMDISABLE
Will not replicate inside blackbox module ICAPE2
Will not replicate inside blackbox module ICAPE3
Will not replicate inside blackbox module ICAP_SPARTAN3A
Will not replicate inside blackbox module ICAP_SPARTAN6
Will not replicate inside blackbox module ICAP_VIRTEX4
Will not replicate inside blackbox module ICAP_VIRTEX5
Will not replicate inside blackbox module ICAP_VIRTEX6
Will not replicate inside blackbox module IDDR
Will not replicate inside blackbox module IDDR2
Will not replicate inside blackbox module IDDRE1
Will not replicate inside blackbox module IDDR_2CLK
Will not replicate inside blackbox module IDELAY
Will not replicate inside blackbox module IDELAYCTRL
Will not replicate inside blackbox module IDELAYE2
Will not replicate inside blackbox module IDELAYE3
Will not replicate inside blackbox module IFDDRCPE
Will not replicate inside blackbox module IFDDRRSE
Will not replicate inside blackbox module ILKN
Will not replicate inside blackbox module ILKNE4
Will not replicate inside blackbox module INV
Will not replicate inside blackbox module IN_FIFO
Will not replicate inside blackbox module IOBUF
Will not replicate inside blackbox module IOBUFDS
Will not replicate inside blackbox module IOBUFDSE3
Will not replicate inside blackbox module IOBUFDS_DCIEN
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT_DCIEN
Will not replicate inside blackbox module IOBUFDS_DIFF_OUT_INTERMDISABLE
Will not replicate inside blackbox module IOBUFDS_INTERMDISABLE
Will not replicate inside blackbox module IOBUFE3
Will not replicate inside blackbox module IOBUF_DCIEN
Will not replicate inside blackbox module IOBUF_INTERMDISABLE
Will not replicate inside blackbox module IODELAY
Will not replicate inside blackbox module IODELAY2
Will not replicate inside blackbox module IODELAYE1
Will not replicate inside blackbox module IODRP2
Will not replicate inside blackbox module IODRP2_MCB
Will not replicate inside blackbox module ISERDES
Will not replicate inside blackbox module ISERDES2
Will not replicate inside blackbox module ISERDESE1
Will not replicate inside blackbox module ISERDESE2
Will not replicate inside blackbox module ISERDESE3
Will not replicate inside blackbox module ISERDES_NODELAY
Will not replicate inside blackbox module KEEPER
Will not replicate inside blackbox module KEY_CLEAR
Will not replicate inside blackbox module LDCE
Will not replicate inside blackbox module LDCPE
Will not replicate inside blackbox module LDPE
Will not replicate inside blackbox module LUT1
Will not replicate inside blackbox module LUT2
Will not replicate inside blackbox module LUT3
Will not replicate inside blackbox module LUT4
Will not replicate inside blackbox module LUT5
Will not replicate inside blackbox module LUT6
Will not replicate inside blackbox module LUT6_2
Will not replicate inside blackbox module MASTER_JTAG
Will not replicate inside blackbox module MCB
Will not replicate inside blackbox module MMCME2_ADV
Will not replicate inside blackbox module MMCME2_BASE
Will not replicate inside blackbox module MMCME3_ADV
Will not replicate inside blackbox module MMCME3_BASE
Will not replicate inside blackbox module MMCME4_ADV
Will not replicate inside blackbox module MMCME4_BASE
Will not replicate inside blackbox module MMCM_ADV
Will not replicate inside blackbox module MMCM_BASE
Will not replicate inside blackbox module MULT18X18
Will not replicate inside blackbox module MULT18X18S
Will not replicate inside blackbox module MULT18X18SIO
Will not replicate inside blackbox module MULT_AND
Will not replicate inside blackbox module MUXCY
Will not replicate inside blackbox module MUXF5
Will not replicate inside blackbox module MUXF6
Will not replicate inside blackbox module MUXF7
Will not replicate inside blackbox module MUXF8
Will not replicate inside blackbox module MUXF9
Will not replicate inside blackbox module OBUF
Will not replicate inside blackbox module OBUFDS
Will not replicate inside blackbox module OBUFDS_DPHY
Will not replicate inside blackbox module OBUFDS_GTE3
Will not replicate inside blackbox module OBUFDS_GTE3_ADV
Will not replicate inside blackbox module OBUFDS_GTE4
Will not replicate inside blackbox module OBUFDS_GTE4_ADV
Will not replicate inside blackbox module OBUFDS_GTM
Will not replicate inside blackbox module OBUFDS_GTM_ADV
Will not replicate inside blackbox module OBUFT
Will not replicate inside blackbox module OBUFTDS
Will not replicate inside blackbox module ODDR
Will not replicate inside blackbox module ODDR2
Will not replicate inside blackbox module ODDRE1
Will not replicate inside blackbox module ODELAYE2
Will not replicate inside blackbox module ODELAYE3
Will not replicate inside blackbox module OFDDRCPE
Will not replicate inside blackbox module OFDDRRSE
Will not replicate inside blackbox module OFDDRTCPE
Will not replicate inside blackbox module OFDDRTRSE
Will not replicate inside blackbox module OR2L
Will not replicate inside blackbox module ORCY
Will not replicate inside blackbox module OSERDES
Will not replicate inside blackbox module OSERDES2
Will not replicate inside blackbox module OSERDESE1
Will not replicate inside blackbox module OSERDESE2
Will not replicate inside blackbox module OSERDESE3
Will not replicate inside blackbox module OUT_FIFO
Will not replicate inside blackbox module PCIE40E4
Will not replicate inside blackbox module PCIE4CE4
Will not replicate inside blackbox module PCIE_2_0
Will not replicate inside blackbox module PCIE_2_1
Will not replicate inside blackbox module PCIE_3_0
Will not replicate inside blackbox module PCIE_3_1
Will not replicate inside blackbox module PCIE_A1
Will not replicate inside blackbox module PCIE_EP
Will not replicate inside blackbox module PHASER_IN
Will not replicate inside blackbox module PHASER_IN_PHY
Will not replicate inside blackbox module PHASER_OUT
Will not replicate inside blackbox module PHASER_OUT_PHY
Will not replicate inside blackbox module PHASER_REF
Will not replicate inside blackbox module PHY_CONTROL
Will not replicate inside blackbox module PLLE2_ADV
Will not replicate inside blackbox module PLLE2_BASE
Will not replicate inside blackbox module PLLE3_ADV
Will not replicate inside blackbox module PLLE3_BASE
Will not replicate inside blackbox module PLLE4_ADV
Will not replicate inside blackbox module PLLE4_BASE
Will not replicate inside blackbox module PLL_ADV
Will not replicate inside blackbox module PLL_BASE
Will not replicate inside blackbox module PMCD
Will not replicate inside blackbox module POST_CRC_INTERNAL
Will not replicate inside blackbox module PPC405_ADV
Will not replicate inside blackbox module PPC440
Will not replicate inside blackbox module PS7
Will not replicate inside blackbox module PS8
Will not replicate inside blackbox module PULLDOWN
Will not replicate inside blackbox module PULLUP
Will not replicate inside blackbox module RAM128X1D
Will not replicate inside blackbox module RAM128X1S
Will not replicate inside blackbox module RAM128X1S_1
Will not replicate inside blackbox module RAM16X1D
Will not replicate inside blackbox module RAM16X1D_1
Will not replicate inside blackbox module RAM16X1S
Will not replicate inside blackbox module RAM16X1S_1
Will not replicate inside blackbox module RAM16X2S
Will not replicate inside blackbox module RAM16X4S
Will not replicate inside blackbox module RAM16X8S
Will not replicate inside blackbox module RAM256X1D
Will not replicate inside blackbox module RAM256X1S
Will not replicate inside blackbox module RAM32M
Will not replicate inside blackbox module RAM32M16
Will not replicate inside blackbox module RAM32X16DR8
Will not replicate inside blackbox module RAM32X1D
Will not replicate inside blackbox module RAM32X1D_1
Will not replicate inside blackbox module RAM32X1S
Will not replicate inside blackbox module RAM32X1S_1
Will not replicate inside blackbox module RAM32X2S
Will not replicate inside blackbox module RAM32X4S
Will not replicate inside blackbox module RAM32X8S
Will not replicate inside blackbox module RAM512X1S
Will not replicate inside blackbox module RAM64M
Will not replicate inside blackbox module RAM64M8
Will not replicate inside blackbox module RAM64X1D
Will not replicate inside blackbox module RAM64X1D_1
Will not replicate inside blackbox module RAM64X1S
Will not replicate inside blackbox module RAM64X1S_1
Will not replicate inside blackbox module RAM64X2S
Will not replicate inside blackbox module RAM64X8SW
Will not replicate inside blackbox module RAMB16
Will not replicate inside blackbox module RAMB16BWER
Will not replicate inside blackbox module RAMB16BWE_S18
Will not replicate inside blackbox module RAMB16BWE_S18_S18
Will not replicate inside blackbox module RAMB16BWE_S18_S9
Will not replicate inside blackbox module RAMB16BWE_S36
Will not replicate inside blackbox module RAMB16BWE_S36_S18
Will not replicate inside blackbox module RAMB16BWE_S36_S36
Will not replicate inside blackbox module RAMB16BWE_S36_S9
Will not replicate inside blackbox module RAMB16_S1
Will not replicate inside blackbox module RAMB16_S18
Will not replicate inside blackbox module RAMB16_S18_S18
Will not replicate inside blackbox module RAMB16_S18_S36
Will not replicate inside blackbox module RAMB16_S1_S1
Will not replicate inside blackbox module RAMB16_S1_S18
Will not replicate inside blackbox module RAMB16_S1_S2
Will not replicate inside blackbox module RAMB16_S1_S36
Will not replicate inside blackbox module RAMB16_S1_S4
Will not replicate inside blackbox module RAMB16_S1_S9
Will not replicate inside blackbox module RAMB16_S2
Will not replicate inside blackbox module RAMB16_S2_S18
Will not replicate inside blackbox module RAMB16_S2_S2
Will not replicate inside blackbox module RAMB16_S2_S36
Will not replicate inside blackbox module RAMB16_S2_S4
Will not replicate inside blackbox module RAMB16_S2_S9
Will not replicate inside blackbox module RAMB16_S36
Will not replicate inside blackbox module RAMB16_S36_S36
Will not replicate inside blackbox module RAMB16_S4
Will not replicate inside blackbox module RAMB16_S4_S18
Will not replicate inside blackbox module RAMB16_S4_S36
Will not replicate inside blackbox module RAMB16_S4_S4
Will not replicate inside blackbox module RAMB16_S4_S9
Will not replicate inside blackbox module RAMB16_S9
Will not replicate inside blackbox module RAMB16_S9_S18
Will not replicate inside blackbox module RAMB16_S9_S36
Will not replicate inside blackbox module RAMB16_S9_S9
Will not replicate inside blackbox module RAMB18
Will not replicate inside blackbox module RAMB18E1
Will not replicate inside blackbox module RAMB18E2
Will not replicate inside blackbox module RAMB18SDP
Will not replicate inside blackbox module RAMB32_S64_ECC
Will not replicate inside blackbox module RAMB36
Will not replicate inside blackbox module RAMB36E1
Will not replicate inside blackbox module RAMB36E2
Will not replicate inside blackbox module RAMB36SDP
Will not replicate inside blackbox module RAMB4_S1
Will not replicate inside blackbox module RAMB4_S16
Will not replicate inside blackbox module RAMB4_S16_S16
Will not replicate inside blackbox module RAMB4_S1_S1
Will not replicate inside blackbox module RAMB4_S1_S16
Will not replicate inside blackbox module RAMB4_S1_S2
Will not replicate inside blackbox module RAMB4_S1_S4
Will not replicate inside blackbox module RAMB4_S1_S8
Will not replicate inside blackbox module RAMB4_S2
Will not replicate inside blackbox module RAMB4_S2_S16
Will not replicate inside blackbox module RAMB4_S2_S2
Will not replicate inside blackbox module RAMB4_S2_S4
Will not replicate inside blackbox module RAMB4_S2_S8
Will not replicate inside blackbox module RAMB4_S4
Will not replicate inside blackbox module RAMB4_S4_S16
Will not replicate inside blackbox module RAMB4_S4_S4
Will not replicate inside blackbox module RAMB4_S4_S8
Will not replicate inside blackbox module RAMB4_S8
Will not replicate inside blackbox module RAMB4_S8_S16
Will not replicate inside blackbox module RAMB4_S8_S8
Will not replicate inside blackbox module RAMB8BWER
Will not replicate inside blackbox module RFADC
Will not replicate inside blackbox module RFDAC
Will not replicate inside blackbox module RIU_OR
Will not replicate inside blackbox module ROM128X1
Will not replicate inside blackbox module ROM16X1
Will not replicate inside blackbox module ROM256X1
Will not replicate inside blackbox module ROM32X1
Will not replicate inside blackbox module ROM64X1
Will not replicate inside blackbox module RXTX_BITSLICE
Will not replicate inside blackbox module RX_BITSLICE
Will not replicate inside blackbox module SPI_ACCESS
Will not replicate inside blackbox module SRL16
Will not replicate inside blackbox module SRL16E
Will not replicate inside blackbox module SRLC16
Will not replicate inside blackbox module SRLC16E
Will not replicate inside blackbox module SRLC32E
Will not replicate inside blackbox module STARTUPE2
Will not replicate inside blackbox module STARTUPE3
Will not replicate inside blackbox module STARTUP_SPARTAN3
Will not replicate inside blackbox module STARTUP_SPARTAN3A
Will not replicate inside blackbox module STARTUP_SPARTAN3E
Will not replicate inside blackbox module STARTUP_SPARTAN6
Will not replicate inside blackbox module STARTUP_VIRTEX4
Will not replicate inside blackbox module STARTUP_VIRTEX5
Will not replicate inside blackbox module STARTUP_VIRTEX6
Will not replicate inside blackbox module SUSPEND_SYNC
Will not replicate inside blackbox module SYSMON
Will not replicate inside blackbox module SYSMONE1
Will not replicate inside blackbox module SYSMONE4
Will not replicate inside blackbox module TEMAC
Will not replicate inside blackbox module TEMAC_SINGLE
Will not replicate inside blackbox module TX_BITSLICE
Will not replicate inside blackbox module TX_BITSLICE_TRI
Will not replicate inside blackbox module URAM288
Will not replicate inside blackbox module URAM288_BASE
Will not replicate inside blackbox module USR_ACCESSE2
Will not replicate inside blackbox module USR_ACCESS_VIRTEX4
Will not replicate inside blackbox module USR_ACCESS_VIRTEX5
Will not replicate inside blackbox module USR_ACCESS_VIRTEX6
Will not replicate inside blackbox module VCC
Will not replicate inside blackbox module VCU
Will not replicate inside blackbox module XADC
Will not replicate inside blackbox module XORCY
Replicating module: debounce
Connection Map for Module: debounce
Key: $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_0
	Driver: $abc$2747$auto$blifparse.cc:515:parse_blif$2751
	Driven Cells: 
		$auto$ff.cc:262:slice$2388
Key: $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_0
	Driver: $abc$2747$auto$blifparse.cc:515:parse_blif$2748
	Driven Cells: 
		$auto$ff.cc:262:slice$2389
Key: $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_0
	Driver: $abc$2747$auto$blifparse.cc:515:parse_blif$2749
	Driven Cells: 
		$auto$ff.cc:262:slice$2390
Key: $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_0
	Driver: $abc$2747$auto$blifparse.cc:515:parse_blif$2750
	Driven Cells: 
		$auto$ff.cc:262:slice$2391
Key: clk_0
	Driver: NULL
	Driven Cells: 
		$auto$ff.cc:262:slice$2388
		$auto$ff.cc:262:slice$2389
		$auto$ff.cc:262:slice$2390
		$auto$ff.cc:262:slice$2391
		timer
Key: clrTimer_0
	Driver: $abc$2747$auto$blifparse.cc:515:parse_blif$2752
	Driven Cells: 
		timer
Key: count_0
	Driver: timer
	Driven Cells: 
Key: count_1
	Driver: timer
	Driven Cells: 
Key: count_10
	Driver: timer
	Driven Cells: 
Key: count_11
	Driver: timer
	Driven Cells: 
Key: count_12
	Driver: timer
	Driven Cells: 
Key: count_13
	Driver: timer
	Driven Cells: 
Key: count_14
	Driver: timer
	Driven Cells: 
Key: count_15
	Driver: timer
	Driven Cells: 
Key: count_16
	Driver: timer
	Driven Cells: 
Key: count_17
	Driver: timer
	Driven Cells: 
Key: count_18
	Driver: timer
	Driven Cells: 
Key: count_2
	Driver: timer
	Driven Cells: 
Key: count_3
	Driver: timer
	Driven Cells: 
Key: count_4
	Driver: timer
	Driven Cells: 
Key: count_5
	Driver: timer
	Driven Cells: 
Key: count_6
	Driver: timer
	Driven Cells: 
Key: count_7
	Driver: timer
	Driven Cells: 
Key: count_8
	Driver: timer
	Driven Cells: 
Key: count_9
	Driver: timer
	Driven Cells: 
Key: cs_0
	Driver: $auto$ff.cc:262:slice$2388
	Driven Cells: 
		$abc$2747$auto$blifparse.cc:515:parse_blif$2749
		$abc$2747$auto$blifparse.cc:515:parse_blif$2751
Key: cs_1
	Driver: $auto$ff.cc:262:slice$2389
	Driven Cells: 
		$abc$2747$auto$blifparse.cc:515:parse_blif$2748
		$abc$2747$auto$blifparse.cc:515:parse_blif$2750
		$abc$2747$auto$blifparse.cc:515:parse_blif$2753
Key: cs_2
	Driver: $auto$ff.cc:262:slice$2390
	Driven Cells: 
		$abc$2747$auto$blifparse.cc:515:parse_blif$2748
		$abc$2747$auto$blifparse.cc:515:parse_blif$2749
		$abc$2747$auto$blifparse.cc:515:parse_blif$2751
		$abc$2747$auto$blifparse.cc:515:parse_blif$2752
Key: cs_3
	Driver: $auto$ff.cc:262:slice$2391
	Driven Cells: 
		$abc$2747$auto$blifparse.cc:515:parse_blif$2748
		$abc$2747$auto$blifparse.cc:515:parse_blif$2750
		$abc$2747$auto$blifparse.cc:515:parse_blif$2751
		$abc$2747$auto$blifparse.cc:515:parse_blif$2752
		$abc$2747$auto$blifparse.cc:515:parse_blif$2753
Key: debounced_0
	Driver: $abc$2747$auto$blifparse.cc:515:parse_blif$2753
	Driven Cells: 
Key: noisy_0
	Driver: NULL
	Driven Cells: 
		$abc$2747$auto$blifparse.cc:515:parse_blif$2748
		$abc$2747$auto$blifparse.cc:515:parse_blif$2749
		$abc$2747$auto$blifparse.cc:515:parse_blif$2750
		$abc$2747$auto$blifparse.cc:515:parse_blif$2751
Key: reset_0
	Driver: NULL
	Driven Cells: 
		$abc$2747$auto$blifparse.cc:515:parse_blif$2748
		$abc$2747$auto$blifparse.cc:515:parse_blif$2749
		$abc$2747$auto$blifparse.cc:515:parse_blif$2750
		$abc$2747$auto$blifparse.cc:515:parse_blif$2751
		$abc$2747$auto$blifparse.cc:515:parse_blif$2752
		$abc$2747$auto$blifparse.cc:515:parse_blif$2753
Key: timerDone_0
	Driver: timer
	Driven Cells: 
		$abc$2747$auto$blifparse.cc:515:parse_blif$2748
		$abc$2747$auto$blifparse.cc:515:parse_blif$2749
		$abc$2747$auto$blifparse.cc:515:parse_blif$2750
		$abc$2747$auto$blifparse.cc:515:parse_blif$2751
Identifying cells to not replicate in module debounce
replicating wires
new wire name is \clk_TMR_0
Replicated wire clk into wire clk_TMR_0
new wire name is \clk_TMR_1
Replicated wire clk into wire clk_TMR_1
new wire name is \clk_TMR_2
Replicated wire clk into wire clk_TMR_2
new wire name is \reset_TMR_0
Replicated wire reset into wire reset_TMR_0
new wire name is \reset_TMR_1
Replicated wire reset into wire reset_TMR_1
new wire name is \reset_TMR_2
Replicated wire reset into wire reset_TMR_2
new wire name is \noisy_TMR_0
Replicated wire noisy into wire noisy_TMR_0
new wire name is \noisy_TMR_1
Replicated wire noisy into wire noisy_TMR_1
new wire name is \noisy_TMR_2
Replicated wire noisy into wire noisy_TMR_2
new wire name is \debounced_TMR_0
Replicated wire debounced into wire debounced_TMR_0
new wire name is \debounced_TMR_1
Replicated wire debounced into wire debounced_TMR_1
new wire name is \debounced_TMR_2
Replicated wire debounced into wire debounced_TMR_2
new wire name is \clrTimer_TMR_0
Replicated wire clrTimer into wire clrTimer_TMR_0
new wire name is \clrTimer_TMR_1
Replicated wire clrTimer into wire clrTimer_TMR_1
new wire name is \clrTimer_TMR_2
Replicated wire clrTimer into wire clrTimer_TMR_2
new wire name is \timerDone_TMR_0
Replicated wire timerDone into wire timerDone_TMR_0
new wire name is \timerDone_TMR_1
Replicated wire timerDone into wire timerDone_TMR_1
new wire name is \timerDone_TMR_2
Replicated wire timerDone into wire timerDone_TMR_2
new wire name is \count_TMR_0
Replicated wire count into wire count_TMR_0
new wire name is \count_TMR_1
Replicated wire count into wire count_TMR_1
new wire name is \count_TMR_2
Replicated wire count into wire count_TMR_2
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_0
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_0
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_1
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_1
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_2
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]_TMR_2
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_0
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_0
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_1
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_1
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_2
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]_TMR_2
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_0
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_0
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_1
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_1
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_2
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]_TMR_2
new wire name is \cs_TMR_0
Replicated wire cs into wire cs_TMR_0
new wire name is \cs_TMR_1
Replicated wire cs into wire cs_TMR_1
new wire name is \cs_TMR_2
Replicated wire cs into wire cs_TMR_2
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_0
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_0
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_1
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_1
new wire name is \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_2
Replicated wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1] into wire \$abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]_TMR_2
replicating cells in moduledebounce
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2748 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2748_TMR_0
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2748 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2748_TMR_1
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2748 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2748_TMR_2
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2749 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2749_TMR_0
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2749 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2749_TMR_1
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2749 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2749_TMR_2
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2750 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2750_TMR_0
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2750 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2750_TMR_1
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2750 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2750_TMR_2
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2751 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2751_TMR_0
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2751 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2751_TMR_1
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2751 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2751_TMR_2
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2752 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2752_TMR_0
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2752 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2752_TMR_1
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2752 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2752_TMR_2
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2753 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2753_TMR_0
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2753 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2753_TMR_1
fixing the cell's connections now
Replicated cell $abc$2747$auto$blifparse.cc:515:parse_blif$2753 into cell $abc$2747$auto$blifparse.cc:515:parse_blif$2753_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2388 into cell $auto$ff.cc:262:slice$2388_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2388 into cell $auto$ff.cc:262:slice$2388_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2388 into cell $auto$ff.cc:262:slice$2388_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2389 into cell $auto$ff.cc:262:slice$2389_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2389 into cell $auto$ff.cc:262:slice$2389_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2389 into cell $auto$ff.cc:262:slice$2389_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2390 into cell $auto$ff.cc:262:slice$2390_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2390 into cell $auto$ff.cc:262:slice$2390_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2390 into cell $auto$ff.cc:262:slice$2390_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2391 into cell $auto$ff.cc:262:slice$2391_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2391 into cell $auto$ff.cc:262:slice$2391_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2391 into cell $auto$ff.cc:262:slice$2391_TMR_2
fixing the cell's connections now
done replicating cells

Checking replication of debounce module
Replication of module debounce passed check
Connecting wire to wire connections...

found the top module: debounce_top
Replicating module: debounce_top
Connection Map for Module: debounce_top
Key: $0\buttonPush[0:0]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2759
	Driven Cells: 
		$auto$ff.cc:262:slice$2331
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2711_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2757
	Driven Cells: 
		$auto$ff.cc:262:slice$2312
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2713_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2773
	Driven Cells: 
		$auto$ff.cc:262:slice$2313
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2715_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2774
	Driven Cells: 
		$auto$ff.cc:262:slice$2314
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2717_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2775
	Driven Cells: 
		$auto$ff.cc:262:slice$2315
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2719_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2776
	Driven Cells: 
		$auto$ff.cc:262:slice$2316
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2721_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2777
	Driven Cells: 
		$auto$ff.cc:262:slice$2317
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2723_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2778
	Driven Cells: 
		$auto$ff.cc:262:slice$2318
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2725_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2779
	Driven Cells: 
		$auto$ff.cc:262:slice$2321
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2727_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2780
	Driven Cells: 
		$auto$ff.cc:262:slice$2322
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2729_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2781
	Driven Cells: 
		$auto$ff.cc:262:slice$2323
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2731_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2782
	Driven Cells: 
		$auto$ff.cc:262:slice$2324
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2733_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2783
	Driven Cells: 
		$auto$ff.cc:262:slice$2325
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2735_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2784
	Driven Cells: 
		$auto$ff.cc:262:slice$2326
Key: $abc$2754$auto$rtlil.cc:2547:NotGate$2737_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2785
	Driven Cells: 
		$auto$ff.cc:262:slice$2327
Key: $abc$2754$iopadmap$debouncedOutput[0]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2758
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
		$iopadmap$debounce_top.debouncedOutput
Key: $abc$2754$iopadmap$debouncedOutput[1]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2768
	Driven Cells: 
		$iopadmap$debounce_top.debouncedOutput_1
Key: $abc$2754$iopadmap$debouncedOutput[2]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2769
	Driven Cells: 
		$iopadmap$debounce_top.debouncedOutput_2
Key: $abc$2754$iopadmap$debouncedOutput[3]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2770
	Driven Cells: 
		$iopadmap$debounce_top.debouncedOutput_3
Key: $abc$2754$iopadmap$debouncedOutput[4]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2760
	Driven Cells: 
		$iopadmap$debounce_top.debouncedOutput_4
Key: $abc$2754$iopadmap$debouncedOutput[5]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2771
	Driven Cells: 
		$iopadmap$debounce_top.debouncedOutput_5
Key: $abc$2754$iopadmap$debouncedOutput[6]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2772
	Driven Cells: 
		$iopadmap$debounce_top.debouncedOutput_6
Key: $abc$2754$iopadmap$noisyOutput[0]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2765
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
		$iopadmap$debounce_top.noisyOutput
Key: $abc$2754$iopadmap$noisyOutput[1]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2766
	Driven Cells: 
		$iopadmap$debounce_top.noisyOutput_1
Key: $abc$2754$iopadmap$noisyOutput[2]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2761
	Driven Cells: 
		$iopadmap$debounce_top.noisyOutput_2
Key: $abc$2754$iopadmap$noisyOutput[3]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2762
	Driven Cells: 
		$iopadmap$debounce_top.noisyOutput_3
Key: $abc$2754$iopadmap$noisyOutput[4]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2763
	Driven Cells: 
		$iopadmap$debounce_top.noisyOutput_4
Key: $abc$2754$iopadmap$noisyOutput[5]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2764
	Driven Cells: 
		$iopadmap$debounce_top.noisyOutput_5
Key: $abc$2754$iopadmap$noisyOutput[6]_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2767
	Driven Cells: 
		$iopadmap$debounce_top.noisyOutput_6
Key: $abc$2754$not$counter/debounce_top.sv:34$4_Y_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2786
	Driven Cells: 
		debouncer
Key: $auto$alumacc.cc:485:replace_alu$1866.CO_0
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1866.CO_1
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1866.CO_2
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1866.CO_3
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1866.CO_4
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1866.CO_5
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1866.CO_6
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1866.Y_0
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2321
Key: $auto$alumacc.cc:485:replace_alu$1866.Y_1
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2322
Key: $auto$alumacc.cc:485:replace_alu$1866.Y_2
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2323
Key: $auto$alumacc.cc:485:replace_alu$1866.Y_3
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2324
Key: $auto$alumacc.cc:485:replace_alu$1866.Y_4
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2325
Key: $auto$alumacc.cc:485:replace_alu$1866.Y_5
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2326
Key: $auto$alumacc.cc:485:replace_alu$1866.Y_6
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2327
Key: $auto$alumacc.cc:485:replace_alu$1866.genblk1.C_7
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1866.genblk1.O_7
	Driver: $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1869.CO_0
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1869.CO_1
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1869.CO_2
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1869.CO_3
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
Key: $auto$alumacc.cc:485:replace_alu$1869.CO_4
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1869.CO_5
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1869.CO_6
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1869.Y_0
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2312
Key: $auto$alumacc.cc:485:replace_alu$1869.Y_1
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2313
Key: $auto$alumacc.cc:485:replace_alu$1869.Y_2
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2314
Key: $auto$alumacc.cc:485:replace_alu$1869.Y_3
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2315
Key: $auto$alumacc.cc:485:replace_alu$1869.Y_4
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2316
Key: $auto$alumacc.cc:485:replace_alu$1869.Y_5
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2317
Key: $auto$alumacc.cc:485:replace_alu$1869.Y_6
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
		$auto$ff.cc:262:slice$2318
Key: $auto$alumacc.cc:485:replace_alu$1869.genblk1.C_7
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$alumacc.cc:485:replace_alu$1869.genblk1.O_7
	Driver: $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
	Driven Cells: 
Key: $auto$clkbufmap.cc:262:execute$2883_0
	Driver: $iopadmap$debounce_top.clk
	Driven Cells: 
		$auto$clkbufmap.cc:261:execute$2882
Key: $iopadmap$clk_0
	Driver: $auto$clkbufmap.cc:261:execute$2882
	Driven Cells: 
		$auto$ff.cc:262:slice$2312
		$auto$ff.cc:262:slice$2313
		$auto$ff.cc:262:slice$2314
		$auto$ff.cc:262:slice$2315
		$auto$ff.cc:262:slice$2316
		$auto$ff.cc:262:slice$2317
		$auto$ff.cc:262:slice$2318
		$auto$ff.cc:262:slice$2319
		$auto$ff.cc:262:slice$2320
		$auto$ff.cc:262:slice$2321
		$auto$ff.cc:262:slice$2322
		$auto$ff.cc:262:slice$2323
		$auto$ff.cc:262:slice$2324
		$auto$ff.cc:262:slice$2325
		$auto$ff.cc:262:slice$2326
		$auto$ff.cc:262:slice$2327
		$auto$ff.cc:262:slice$2328
		$auto$ff.cc:262:slice$2329
		$auto$ff.cc:262:slice$2330
		$auto$ff.cc:262:slice$2331
		debouncer
Key: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A_0
	Driver: $iopadmap$debounce_top.reset
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2757
		$abc$2754$auto$blifparse.cc:515:parse_blif$2773
		$abc$2754$auto$blifparse.cc:515:parse_blif$2774
		$abc$2754$auto$blifparse.cc:515:parse_blif$2775
		$abc$2754$auto$blifparse.cc:515:parse_blif$2776
		$abc$2754$auto$blifparse.cc:515:parse_blif$2777
		$abc$2754$auto$blifparse.cc:515:parse_blif$2778
		$abc$2754$auto$blifparse.cc:515:parse_blif$2779
		$abc$2754$auto$blifparse.cc:515:parse_blif$2780
		$abc$2754$auto$blifparse.cc:515:parse_blif$2781
		$abc$2754$auto$blifparse.cc:515:parse_blif$2782
		$abc$2754$auto$blifparse.cc:515:parse_blif$2783
		$abc$2754$auto$blifparse.cc:515:parse_blif$2784
		$abc$2754$auto$blifparse.cc:515:parse_blif$2785
		$abc$2754$auto$blifparse.cc:515:parse_blif$2786
Key: $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A_0
	Driver: $iopadmap$debounce_top.increment
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2759
Key: F1_0
	Driver: $auto$ff.cc:262:slice$2329
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2755
		$auto$ff.cc:262:slice$2328
Key: F2_0
	Driver: $auto$ff.cc:262:slice$2328
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2755
Key: F3_0
	Driver: $auto$ff.cc:262:slice$2320
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2756
		$auto$ff.cc:262:slice$2319
Key: F4_0
	Driver: $auto$ff.cc:262:slice$2319
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2756
Key: buttonPush_0
	Driver: $auto$ff.cc:262:slice$2331
	Driven Cells: 
		$auto$ff.cc:262:slice$2330
Key: buttonPush_1
	Driver: $auto$ff.cc:262:slice$2330
	Driven Cells: 
		$auto$ff.cc:262:slice$2320
		debouncer
Key: clk_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$debounce_top.clk
Key: debouncedCount_0
	Driver: $auto$ff.cc:262:slice$2321
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2758
Key: debouncedCount_1
	Driver: $auto$ff.cc:262:slice$2322
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2768
		$auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
Key: debouncedCount_2
	Driver: $auto$ff.cc:262:slice$2323
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2769
		$auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
Key: debouncedCount_3
	Driver: $auto$ff.cc:262:slice$2324
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2770
		$auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
Key: debouncedCount_4
	Driver: $auto$ff.cc:262:slice$2325
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2760
		$auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
Key: debouncedCount_5
	Driver: $auto$ff.cc:262:slice$2326
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2771
		$auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
Key: debouncedCount_6
	Driver: $auto$ff.cc:262:slice$2327
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2772
		$auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
Key: debouncedOutput_0
	Driver: $iopadmap$debounce_top.debouncedOutput
	Driven Cells: 
Key: debouncedOutput_1
	Driver: $iopadmap$debounce_top.debouncedOutput_1
	Driven Cells: 
Key: debouncedOutput_2
	Driver: $iopadmap$debounce_top.debouncedOutput_2
	Driven Cells: 
Key: debouncedOutput_3
	Driver: $iopadmap$debounce_top.debouncedOutput_3
	Driven Cells: 
Key: debouncedOutput_4
	Driver: $iopadmap$debounce_top.debouncedOutput_4
	Driven Cells: 
Key: debouncedOutput_5
	Driver: $iopadmap$debounce_top.debouncedOutput_5
	Driven Cells: 
Key: debouncedOutput_6
	Driver: $iopadmap$debounce_top.debouncedOutput_6
	Driven Cells: 
Key: debouncedPush_0
	Driver: debouncer
	Driven Cells: 
		$auto$ff.cc:262:slice$2329
Key: increment_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$debounce_top.increment
Key: noisyCount_0
	Driver: $auto$ff.cc:262:slice$2312
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2765
Key: noisyCount_1
	Driver: $auto$ff.cc:262:slice$2313
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2766
		$auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
Key: noisyCount_2
	Driver: $auto$ff.cc:262:slice$2314
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2761
		$auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
Key: noisyCount_3
	Driver: $auto$ff.cc:262:slice$2315
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2762
		$auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
Key: noisyCount_4
	Driver: $auto$ff.cc:262:slice$2316
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2763
		$auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
Key: noisyCount_5
	Driver: $auto$ff.cc:262:slice$2317
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2764
		$auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
Key: noisyCount_6
	Driver: $auto$ff.cc:262:slice$2318
	Driven Cells: 
		$abc$2754$auto$blifparse.cc:515:parse_blif$2767
		$auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
Key: noisyOutput_0
	Driver: $iopadmap$debounce_top.noisyOutput
	Driven Cells: 
Key: noisyOutput_1
	Driver: $iopadmap$debounce_top.noisyOutput_1
	Driven Cells: 
Key: noisyOutput_2
	Driver: $iopadmap$debounce_top.noisyOutput_2
	Driven Cells: 
Key: noisyOutput_3
	Driver: $iopadmap$debounce_top.noisyOutput_3
	Driven Cells: 
Key: noisyOutput_4
	Driver: $iopadmap$debounce_top.noisyOutput_4
	Driven Cells: 
Key: noisyOutput_5
	Driver: $iopadmap$debounce_top.noisyOutput_5
	Driven Cells: 
Key: noisyOutput_6
	Driver: $iopadmap$debounce_top.noisyOutput_6
	Driven Cells: 
Key: pulse1_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2755
	Driven Cells: 
		$auto$ff.cc:262:slice$2321
		$auto$ff.cc:262:slice$2322
		$auto$ff.cc:262:slice$2323
		$auto$ff.cc:262:slice$2324
		$auto$ff.cc:262:slice$2325
		$auto$ff.cc:262:slice$2326
		$auto$ff.cc:262:slice$2327
Key: pulse2_0
	Driver: $abc$2754$auto$blifparse.cc:515:parse_blif$2756
	Driven Cells: 
		$auto$ff.cc:262:slice$2312
		$auto$ff.cc:262:slice$2313
		$auto$ff.cc:262:slice$2314
		$auto$ff.cc:262:slice$2315
		$auto$ff.cc:262:slice$2316
		$auto$ff.cc:262:slice$2317
		$auto$ff.cc:262:slice$2318
Key: reset_0
	Driver: NULL
	Driven Cells: 
		$iopadmap$debounce_top.reset
Identifying cells to not replicate in module debounce_top
Wire name is F2
Wire name is F1
Wire name is pulse1
Wire name is F4
Wire name is F3
Wire name is pulse2
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2711
Wire name is debouncedCount
Wire name is $abc$2754$iopadmap$debouncedOutput[0]
Wire name is $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A
Wire name is $0\buttonPush[0:0]
Wire name is debouncedCount
Wire name is $abc$2754$iopadmap$debouncedOutput[4]
Wire name is noisyCount
Wire name is $abc$2754$iopadmap$noisyOutput[2]
Wire name is noisyCount
Wire name is $abc$2754$iopadmap$noisyOutput[3]
Wire name is noisyCount
Wire name is $abc$2754$iopadmap$noisyOutput[4]
Wire name is noisyCount
Wire name is $abc$2754$iopadmap$noisyOutput[5]
Wire name is noisyCount
Wire name is $abc$2754$iopadmap$noisyOutput[0]
Wire name is noisyCount
Wire name is $abc$2754$iopadmap$noisyOutput[1]
Wire name is noisyCount
Wire name is $abc$2754$iopadmap$noisyOutput[6]
Wire name is debouncedCount
Wire name is $abc$2754$iopadmap$debouncedOutput[1]
Wire name is debouncedCount
Wire name is $abc$2754$iopadmap$debouncedOutput[2]
Wire name is debouncedCount
Wire name is $abc$2754$iopadmap$debouncedOutput[3]
Wire name is debouncedCount
Wire name is $abc$2754$iopadmap$debouncedOutput[5]
Wire name is debouncedCount
Wire name is $abc$2754$iopadmap$debouncedOutput[6]
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2713
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2715
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2717
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2719
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2721
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2723
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2725
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2727
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2729
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2731
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2733
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2735
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2737
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $abc$2754$not$counter/debounce_top.sv:34$4_Y
Wire name is $auto$alumacc.cc:485:replace_alu$1866.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1866.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1866.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1866.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is $abc$2754$iopadmap$debouncedOutput[0]
Wire name is debouncedCount
Wire name is debouncedCount
Wire name is debouncedCount
Wire name is $auto$alumacc.cc:485:replace_alu$1866.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1866.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1866.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1866.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1866.genblk1.C
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1866.genblk1.O
Wire name is debouncedCount
Wire name is debouncedCount
Wire name is debouncedCount
Wire name is $auto$alumacc.cc:485:replace_alu$1869.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1869.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1869.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1869.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is $abc$2754$iopadmap$noisyOutput[0]
Wire name is noisyCount
Wire name is noisyCount
Wire name is noisyCount
Wire name is $auto$alumacc.cc:485:replace_alu$1869.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1869.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1869.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1869.CO
Wire name is $auto$alumacc.cc:485:replace_alu$1869.genblk1.C
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is $auto$alumacc.cc:485:replace_alu$1869.genblk1.O
Wire name is noisyCount
Wire name is noisyCount
Wire name is noisyCount
Wire name is $auto$clkbufmap.cc:262:execute$2883
Wire name is $iopadmap$clk
Wire name is $iopadmap$clk
Wire name is pulse2
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is noisyCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2711
Wire name is $iopadmap$clk
Wire name is pulse2
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is noisyCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2713
Wire name is $iopadmap$clk
Wire name is pulse2
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is noisyCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2715
Wire name is $iopadmap$clk
Wire name is pulse2
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is noisyCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2717
Wire name is $iopadmap$clk
Wire name is pulse2
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is noisyCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2719
Wire name is $iopadmap$clk
Wire name is pulse2
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is noisyCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2721
Wire name is $iopadmap$clk
Wire name is pulse2
Wire name is $auto$alumacc.cc:485:replace_alu$1869.Y
Wire name is noisyCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2723
Wire name is $iopadmap$clk
Wire name is F3
Wire name is F4
Wire name is $iopadmap$clk
Wire name is buttonPush
Wire name is F3
Wire name is $iopadmap$clk
Wire name is pulse1
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is debouncedCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2725
Wire name is $iopadmap$clk
Wire name is pulse1
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is debouncedCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2727
Wire name is $iopadmap$clk
Wire name is pulse1
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is debouncedCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2729
Wire name is $iopadmap$clk
Wire name is pulse1
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is debouncedCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2731
Wire name is $iopadmap$clk
Wire name is pulse1
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is debouncedCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2733
Wire name is $iopadmap$clk
Wire name is pulse1
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is debouncedCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2735
Wire name is $iopadmap$clk
Wire name is pulse1
Wire name is $auto$alumacc.cc:485:replace_alu$1866.Y
Wire name is debouncedCount
Wire name is $abc$2754$auto$rtlil.cc:2547:NotGate$2737
Wire name is $iopadmap$clk
Wire name is F1
Wire name is F2
Wire name is $iopadmap$clk
Wire name is debouncedPush
Wire name is F1
Wire name is $iopadmap$clk
Wire name is buttonPush
Wire name is buttonPush
Wire name is $iopadmap$clk
Wire name is $0\buttonPush[0:0]
Wire name is buttonPush
Wire name is clk
I think cell $iopadmap$debounce_top.clk of type IBUF should not be replicated
Wire name is $auto$clkbufmap.cc:262:execute$2883
Wire name is $abc$2754$iopadmap$debouncedOutput[0]
Wire name is debouncedOutput
I think cell $iopadmap$debounce_top.debouncedOutput of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$debouncedOutput[1]
Wire name is debouncedOutput
I think cell $iopadmap$debounce_top.debouncedOutput_1 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$debouncedOutput[2]
Wire name is debouncedOutput
I think cell $iopadmap$debounce_top.debouncedOutput_2 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$debouncedOutput[3]
Wire name is debouncedOutput
I think cell $iopadmap$debounce_top.debouncedOutput_3 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$debouncedOutput[4]
Wire name is debouncedOutput
I think cell $iopadmap$debounce_top.debouncedOutput_4 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$debouncedOutput[5]
Wire name is debouncedOutput
I think cell $iopadmap$debounce_top.debouncedOutput_5 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$debouncedOutput[6]
Wire name is debouncedOutput
I think cell $iopadmap$debounce_top.debouncedOutput_6 of type OBUF should not be replicated
Wire name is increment
I think cell $iopadmap$debounce_top.increment of type IBUF should not be replicated
Wire name is $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A
Wire name is $abc$2754$iopadmap$noisyOutput[0]
Wire name is noisyOutput
I think cell $iopadmap$debounce_top.noisyOutput of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$noisyOutput[1]
Wire name is noisyOutput
I think cell $iopadmap$debounce_top.noisyOutput_1 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$noisyOutput[2]
Wire name is noisyOutput
I think cell $iopadmap$debounce_top.noisyOutput_2 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$noisyOutput[3]
Wire name is noisyOutput
I think cell $iopadmap$debounce_top.noisyOutput_3 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$noisyOutput[4]
Wire name is noisyOutput
I think cell $iopadmap$debounce_top.noisyOutput_4 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$noisyOutput[5]
Wire name is noisyOutput
I think cell $iopadmap$debounce_top.noisyOutput_5 of type OBUF should not be replicated
Wire name is $abc$2754$iopadmap$noisyOutput[6]
Wire name is noisyOutput
I think cell $iopadmap$debounce_top.noisyOutput_6 of type OBUF should not be replicated
Wire name is reset
I think cell $iopadmap$debounce_top.reset of type IBUF should not be replicated
Wire name is $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Wire name is $iopadmap$clk
Wire name is debouncedPush
Wire name is buttonPush
Wire name is $abc$2754$not$counter/debounce_top.sv:34$4_Y
done
I think wire clk going into cell $iopadmap$debounce_top.clk should not be replicated
I think wire $auto$clkbufmap.cc:262:execute$2883 leaving cell $iopadmap$debounce_top.clk should not be replicated
I think wire debouncedOutput leaving cell $iopadmap$debounce_top.debouncedOutput should not be replicated
I think wire debouncedOutput leaving cell $iopadmap$debounce_top.debouncedOutput_1 should not be replicated
I think wire debouncedOutput leaving cell $iopadmap$debounce_top.debouncedOutput_2 should not be replicated
I think wire debouncedOutput leaving cell $iopadmap$debounce_top.debouncedOutput_3 should not be replicated
I think wire debouncedOutput leaving cell $iopadmap$debounce_top.debouncedOutput_4 should not be replicated
I think wire debouncedOutput leaving cell $iopadmap$debounce_top.debouncedOutput_5 should not be replicated
I think wire debouncedOutput leaving cell $iopadmap$debounce_top.debouncedOutput_6 should not be replicated
I think wire increment going into cell $iopadmap$debounce_top.increment should not be replicated
I think wire $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A leaving cell $iopadmap$debounce_top.increment should not be replicated
I think wire noisyOutput leaving cell $iopadmap$debounce_top.noisyOutput should not be replicated
I think wire noisyOutput leaving cell $iopadmap$debounce_top.noisyOutput_1 should not be replicated
I think wire noisyOutput leaving cell $iopadmap$debounce_top.noisyOutput_2 should not be replicated
I think wire noisyOutput leaving cell $iopadmap$debounce_top.noisyOutput_3 should not be replicated
I think wire noisyOutput leaving cell $iopadmap$debounce_top.noisyOutput_4 should not be replicated
I think wire noisyOutput leaving cell $iopadmap$debounce_top.noisyOutput_5 should not be replicated
I think wire noisyOutput leaving cell $iopadmap$debounce_top.noisyOutput_6 should not be replicated
I think wire reset going into cell $iopadmap$debounce_top.reset should not be replicated
I think wire $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A leaving cell $iopadmap$debounce_top.reset should not be replicated
replicating wires
set to replicate wire: $0\buttonPush[0:0]
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2711
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2713
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2715
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2717
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2719
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2721
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2723
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2725
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2727
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2729
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2731
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2733
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2735
set to replicate wire: $abc$2754$auto$rtlil.cc:2547:NotGate$2737
set to replicate wire: $abc$2754$iopadmap$debouncedOutput[0]
set to replicate wire: $abc$2754$iopadmap$debouncedOutput[1]
set to replicate wire: $abc$2754$iopadmap$debouncedOutput[2]
set to replicate wire: $abc$2754$iopadmap$debouncedOutput[3]
set to replicate wire: $abc$2754$iopadmap$debouncedOutput[4]
set to replicate wire: $abc$2754$iopadmap$debouncedOutput[5]
set to replicate wire: $abc$2754$iopadmap$debouncedOutput[6]
set to replicate wire: $abc$2754$iopadmap$noisyOutput[0]
set to replicate wire: $abc$2754$iopadmap$noisyOutput[1]
set to replicate wire: $abc$2754$iopadmap$noisyOutput[2]
set to replicate wire: $abc$2754$iopadmap$noisyOutput[3]
set to replicate wire: $abc$2754$iopadmap$noisyOutput[4]
set to replicate wire: $abc$2754$iopadmap$noisyOutput[5]
set to replicate wire: $abc$2754$iopadmap$noisyOutput[6]
set to replicate wire: $abc$2754$not$counter/debounce_top.sv:34$4_Y
set to replicate wire: $auto$alumacc.cc:485:replace_alu$1866.CO
set to replicate wire: $auto$alumacc.cc:485:replace_alu$1866.Y
set to replicate wire: $auto$alumacc.cc:485:replace_alu$1866.genblk1.C
set to replicate wire: $auto$alumacc.cc:485:replace_alu$1866.genblk1.O
set to replicate wire: $auto$alumacc.cc:485:replace_alu$1869.CO
set to replicate wire: $auto$alumacc.cc:485:replace_alu$1869.Y
set to replicate wire: $auto$alumacc.cc:485:replace_alu$1869.genblk1.C
set to replicate wire: $auto$alumacc.cc:485:replace_alu$1869.genblk1.O
$auto$clkbufmap.cc:262:execute$2883 connected to port or buffer of same name will not be replicated. It will simply be copied
set to replicate wire: $iopadmap$clk
$techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A connected to port or buffer of same name will not be replicated. It will simply be copied
$techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A connected to port or buffer of same name will not be replicated. It will simply be copied
set to replicate wire: F1
set to replicate wire: F2
set to replicate wire: F3
set to replicate wire: F4
set to replicate wire: buttonPush
clk connected to port or buffer of same name will not be replicated. It will simply be copied
set to replicate wire: debouncedCount
debouncedOutput connected to port or buffer of same name will not be replicated. It will simply be copied
set to replicate wire: debouncedPush
increment connected to port or buffer of same name will not be replicated. It will simply be copied
set to replicate wire: noisyCount
noisyOutput connected to port or buffer of same name will not be replicated. It will simply be copied
set to replicate wire: pulse1
set to replicate wire: pulse2
reset connected to port or buffer of same name will not be replicated. It will simply be copied
new wire name is \debouncedCount_TMR_0
Replicated wire debouncedCount into wire debouncedCount_TMR_0
new wire name is \debouncedCount_TMR_1
Replicated wire debouncedCount into wire debouncedCount_TMR_1
new wire name is \debouncedCount_TMR_2
Replicated wire debouncedCount into wire debouncedCount_TMR_2
new wire name is \noisyCount_TMR_0
Replicated wire noisyCount into wire noisyCount_TMR_0
new wire name is \noisyCount_TMR_1
Replicated wire noisyCount into wire noisyCount_TMR_1
new wire name is \noisyCount_TMR_2
Replicated wire noisyCount into wire noisyCount_TMR_2
new wire name is \$0\buttonPush[0:0]_TMR_0
Replicated wire $0\buttonPush[0:0] into wire \$0\buttonPush[0:0]_TMR_0
new wire name is \$0\buttonPush[0:0]_TMR_1
Replicated wire $0\buttonPush[0:0] into wire \$0\buttonPush[0:0]_TMR_1
new wire name is \$0\buttonPush[0:0]_TMR_2
Replicated wire $0\buttonPush[0:0] into wire \$0\buttonPush[0:0]_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2713 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2713 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2713 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2713_TMR_2
new wire name is \$abc$2754$iopadmap$debouncedOutput[5]_TMR_0
Replicated wire $abc$2754$iopadmap$debouncedOutput[5] into wire \$abc$2754$iopadmap$debouncedOutput[5]_TMR_0
new wire name is \$abc$2754$iopadmap$debouncedOutput[5]_TMR_1
Replicated wire $abc$2754$iopadmap$debouncedOutput[5] into wire \$abc$2754$iopadmap$debouncedOutput[5]_TMR_1
new wire name is \$abc$2754$iopadmap$debouncedOutput[5]_TMR_2
Replicated wire $abc$2754$iopadmap$debouncedOutput[5] into wire \$abc$2754$iopadmap$debouncedOutput[5]_TMR_2
new wire name is \$abc$2754$iopadmap$debouncedOutput[2]_TMR_0
Replicated wire $abc$2754$iopadmap$debouncedOutput[2] into wire \$abc$2754$iopadmap$debouncedOutput[2]_TMR_0
new wire name is \$abc$2754$iopadmap$debouncedOutput[2]_TMR_1
Replicated wire $abc$2754$iopadmap$debouncedOutput[2] into wire \$abc$2754$iopadmap$debouncedOutput[2]_TMR_1
new wire name is \$abc$2754$iopadmap$debouncedOutput[2]_TMR_2
Replicated wire $abc$2754$iopadmap$debouncedOutput[2] into wire \$abc$2754$iopadmap$debouncedOutput[2]_TMR_2
new wire name is \$abc$2754$iopadmap$debouncedOutput[1]_TMR_0
Replicated wire $abc$2754$iopadmap$debouncedOutput[1] into wire \$abc$2754$iopadmap$debouncedOutput[1]_TMR_0
new wire name is \$abc$2754$iopadmap$debouncedOutput[1]_TMR_1
Replicated wire $abc$2754$iopadmap$debouncedOutput[1] into wire \$abc$2754$iopadmap$debouncedOutput[1]_TMR_1
new wire name is \$abc$2754$iopadmap$debouncedOutput[1]_TMR_2
Replicated wire $abc$2754$iopadmap$debouncedOutput[1] into wire \$abc$2754$iopadmap$debouncedOutput[1]_TMR_2
new wire name is \F3_TMR_0
Replicated wire F3 into wire F3_TMR_0
new wire name is \F3_TMR_1
Replicated wire F3 into wire F3_TMR_1
new wire name is \F3_TMR_2
Replicated wire F3 into wire F3_TMR_2
new wire name is \F2_TMR_0
Replicated wire F2 into wire F2_TMR_0
new wire name is \F2_TMR_1
Replicated wire F2 into wire F2_TMR_1
new wire name is \F2_TMR_2
Replicated wire F2 into wire F2_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2719 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2719 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2719 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2719_TMR_2
new wire name is \F4_TMR_0
Replicated wire F4 into wire F4_TMR_0
new wire name is \F4_TMR_1
Replicated wire F4 into wire F4_TMR_1
new wire name is \F4_TMR_2
Replicated wire F4 into wire F4_TMR_2
new wire name is \pulse1_TMR_0
Replicated wire pulse1 into wire pulse1_TMR_0
new wire name is \pulse1_TMR_1
Replicated wire pulse1 into wire pulse1_TMR_1
new wire name is \pulse1_TMR_2
Replicated wire pulse1 into wire pulse1_TMR_2
new wire name is \$iopadmap$clk_TMR_0
Replicated wire $iopadmap$clk into wire \$iopadmap$clk_TMR_0
new wire name is \$iopadmap$clk_TMR_1
Replicated wire $iopadmap$clk into wire \$iopadmap$clk_TMR_1
new wire name is \$iopadmap$clk_TMR_2
Replicated wire $iopadmap$clk into wire \$iopadmap$clk_TMR_2
new wire name is \pulse2_TMR_0
Replicated wire pulse2 into wire pulse2_TMR_0
new wire name is \pulse2_TMR_1
Replicated wire pulse2 into wire pulse2_TMR_1
new wire name is \pulse2_TMR_2
Replicated wire pulse2 into wire pulse2_TMR_2
new wire name is \buttonPush_TMR_0
Replicated wire buttonPush into wire buttonPush_TMR_0
new wire name is \buttonPush_TMR_1
Replicated wire buttonPush into wire buttonPush_TMR_1
new wire name is \buttonPush_TMR_2
Replicated wire buttonPush into wire buttonPush_TMR_2
new wire name is \debouncedPush_TMR_0
Replicated wire debouncedPush into wire debouncedPush_TMR_0
new wire name is \debouncedPush_TMR_1
Replicated wire debouncedPush into wire debouncedPush_TMR_1
new wire name is \debouncedPush_TMR_2
Replicated wire debouncedPush into wire debouncedPush_TMR_2
new wire name is \F1_TMR_0
Replicated wire F1 into wire F1_TMR_0
new wire name is \F1_TMR_1
Replicated wire F1 into wire F1_TMR_1
new wire name is \F1_TMR_2
Replicated wire F1 into wire F1_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2721 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2721 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2721 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2721_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2733 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2733 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2733 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2733_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.Y into wire \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.Y into wire \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.Y into wire \$auto$alumacc.cc:485:replace_alu$1866.Y_TMR_2
new wire name is \$abc$2754$not$counter/debounce_top.sv:34$4_Y_TMR_0
Replicated wire $abc$2754$not$counter/debounce_top.sv:34$4_Y into wire \$abc$2754$not$counter/debounce_top.sv:34$4_Y_TMR_0
new wire name is \$abc$2754$not$counter/debounce_top.sv:34$4_Y_TMR_1
Replicated wire $abc$2754$not$counter/debounce_top.sv:34$4_Y into wire \$abc$2754$not$counter/debounce_top.sv:34$4_Y_TMR_1
new wire name is \$abc$2754$not$counter/debounce_top.sv:34$4_Y_TMR_2
Replicated wire $abc$2754$not$counter/debounce_top.sv:34$4_Y into wire \$abc$2754$not$counter/debounce_top.sv:34$4_Y_TMR_2
new wire name is \$abc$2754$iopadmap$noisyOutput[1]_TMR_0
Replicated wire $abc$2754$iopadmap$noisyOutput[1] into wire \$abc$2754$iopadmap$noisyOutput[1]_TMR_0
new wire name is \$abc$2754$iopadmap$noisyOutput[1]_TMR_1
Replicated wire $abc$2754$iopadmap$noisyOutput[1] into wire \$abc$2754$iopadmap$noisyOutput[1]_TMR_1
new wire name is \$abc$2754$iopadmap$noisyOutput[1]_TMR_2
Replicated wire $abc$2754$iopadmap$noisyOutput[1] into wire \$abc$2754$iopadmap$noisyOutput[1]_TMR_2
new wire name is \$abc$2754$iopadmap$noisyOutput[6]_TMR_0
Replicated wire $abc$2754$iopadmap$noisyOutput[6] into wire \$abc$2754$iopadmap$noisyOutput[6]_TMR_0
new wire name is \$abc$2754$iopadmap$noisyOutput[6]_TMR_1
Replicated wire $abc$2754$iopadmap$noisyOutput[6] into wire \$abc$2754$iopadmap$noisyOutput[6]_TMR_1
new wire name is \$abc$2754$iopadmap$noisyOutput[6]_TMR_2
Replicated wire $abc$2754$iopadmap$noisyOutput[6] into wire \$abc$2754$iopadmap$noisyOutput[6]_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1869.genblk1.C_TMR_2
new wire name is \$abc$2754$iopadmap$noisyOutput[3]_TMR_0
Replicated wire $abc$2754$iopadmap$noisyOutput[3] into wire \$abc$2754$iopadmap$noisyOutput[3]_TMR_0
new wire name is \$abc$2754$iopadmap$noisyOutput[3]_TMR_1
Replicated wire $abc$2754$iopadmap$noisyOutput[3] into wire \$abc$2754$iopadmap$noisyOutput[3]_TMR_1
new wire name is \$abc$2754$iopadmap$noisyOutput[3]_TMR_2
Replicated wire $abc$2754$iopadmap$noisyOutput[3] into wire \$abc$2754$iopadmap$noisyOutput[3]_TMR_2
new wire name is \$abc$2754$iopadmap$debouncedOutput[0]_TMR_0
Replicated wire $abc$2754$iopadmap$debouncedOutput[0] into wire \$abc$2754$iopadmap$debouncedOutput[0]_TMR_0
new wire name is \$abc$2754$iopadmap$debouncedOutput[0]_TMR_1
Replicated wire $abc$2754$iopadmap$debouncedOutput[0] into wire \$abc$2754$iopadmap$debouncedOutput[0]_TMR_1
new wire name is \$abc$2754$iopadmap$debouncedOutput[0]_TMR_2
Replicated wire $abc$2754$iopadmap$debouncedOutput[0] into wire \$abc$2754$iopadmap$debouncedOutput[0]_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.genblk1.C into wire \$auto$alumacc.cc:485:replace_alu$1866.genblk1.C_TMR_2
new wire name is \$abc$2754$iopadmap$noisyOutput[5]_TMR_0
Replicated wire $abc$2754$iopadmap$noisyOutput[5] into wire \$abc$2754$iopadmap$noisyOutput[5]_TMR_0
new wire name is \$abc$2754$iopadmap$noisyOutput[5]_TMR_1
Replicated wire $abc$2754$iopadmap$noisyOutput[5] into wire \$abc$2754$iopadmap$noisyOutput[5]_TMR_1
new wire name is \$abc$2754$iopadmap$noisyOutput[5]_TMR_2
Replicated wire $abc$2754$iopadmap$noisyOutput[5] into wire \$abc$2754$iopadmap$noisyOutput[5]_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2725 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2725 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2725 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2725_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.CO into wire \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.CO into wire \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.CO into wire \$auto$alumacc.cc:485:replace_alu$1869.CO_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2729 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2729 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2729 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2729_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2723 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2723 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2723 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2723_TMR_2
new wire name is \$abc$2754$iopadmap$noisyOutput[0]_TMR_0
Replicated wire $abc$2754$iopadmap$noisyOutput[0] into wire \$abc$2754$iopadmap$noisyOutput[0]_TMR_0
new wire name is \$abc$2754$iopadmap$noisyOutput[0]_TMR_1
Replicated wire $abc$2754$iopadmap$noisyOutput[0] into wire \$abc$2754$iopadmap$noisyOutput[0]_TMR_1
new wire name is \$abc$2754$iopadmap$noisyOutput[0]_TMR_2
Replicated wire $abc$2754$iopadmap$noisyOutput[0] into wire \$abc$2754$iopadmap$noisyOutput[0]_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2727 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2727 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2727 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2727_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2737 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2737 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2737 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2737_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1866.genblk1.O_TMR_2
new wire name is \$abc$2754$iopadmap$debouncedOutput[4]_TMR_0
Replicated wire $abc$2754$iopadmap$debouncedOutput[4] into wire \$abc$2754$iopadmap$debouncedOutput[4]_TMR_0
new wire name is \$abc$2754$iopadmap$debouncedOutput[4]_TMR_1
Replicated wire $abc$2754$iopadmap$debouncedOutput[4] into wire \$abc$2754$iopadmap$debouncedOutput[4]_TMR_1
new wire name is \$abc$2754$iopadmap$debouncedOutput[4]_TMR_2
Replicated wire $abc$2754$iopadmap$debouncedOutput[4] into wire \$abc$2754$iopadmap$debouncedOutput[4]_TMR_2
new wire name is \$abc$2754$iopadmap$noisyOutput[4]_TMR_0
Replicated wire $abc$2754$iopadmap$noisyOutput[4] into wire \$abc$2754$iopadmap$noisyOutput[4]_TMR_0
new wire name is \$abc$2754$iopadmap$noisyOutput[4]_TMR_1
Replicated wire $abc$2754$iopadmap$noisyOutput[4] into wire \$abc$2754$iopadmap$noisyOutput[4]_TMR_1
new wire name is \$abc$2754$iopadmap$noisyOutput[4]_TMR_2
Replicated wire $abc$2754$iopadmap$noisyOutput[4] into wire \$abc$2754$iopadmap$noisyOutput[4]_TMR_2
new wire name is \$abc$2754$iopadmap$debouncedOutput[3]_TMR_0
Replicated wire $abc$2754$iopadmap$debouncedOutput[3] into wire \$abc$2754$iopadmap$debouncedOutput[3]_TMR_0
new wire name is \$abc$2754$iopadmap$debouncedOutput[3]_TMR_1
Replicated wire $abc$2754$iopadmap$debouncedOutput[3] into wire \$abc$2754$iopadmap$debouncedOutput[3]_TMR_1
new wire name is \$abc$2754$iopadmap$debouncedOutput[3]_TMR_2
Replicated wire $abc$2754$iopadmap$debouncedOutput[3] into wire \$abc$2754$iopadmap$debouncedOutput[3]_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2735 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2735 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2735 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2735_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2711 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2711 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2711 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2711_TMR_2
new wire name is \$abc$2754$iopadmap$noisyOutput[2]_TMR_0
Replicated wire $abc$2754$iopadmap$noisyOutput[2] into wire \$abc$2754$iopadmap$noisyOutput[2]_TMR_0
new wire name is \$abc$2754$iopadmap$noisyOutput[2]_TMR_1
Replicated wire $abc$2754$iopadmap$noisyOutput[2] into wire \$abc$2754$iopadmap$noisyOutput[2]_TMR_1
new wire name is \$abc$2754$iopadmap$noisyOutput[2]_TMR_2
Replicated wire $abc$2754$iopadmap$noisyOutput[2] into wire \$abc$2754$iopadmap$noisyOutput[2]_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2717 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2717 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2717 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2717_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.genblk1.O into wire \$auto$alumacc.cc:485:replace_alu$1869.genblk1.O_TMR_2
new wire name is \$abc$2754$iopadmap$debouncedOutput[6]_TMR_0
Replicated wire $abc$2754$iopadmap$debouncedOutput[6] into wire \$abc$2754$iopadmap$debouncedOutput[6]_TMR_0
new wire name is \$abc$2754$iopadmap$debouncedOutput[6]_TMR_1
Replicated wire $abc$2754$iopadmap$debouncedOutput[6] into wire \$abc$2754$iopadmap$debouncedOutput[6]_TMR_1
new wire name is \$abc$2754$iopadmap$debouncedOutput[6]_TMR_2
Replicated wire $abc$2754$iopadmap$debouncedOutput[6] into wire \$abc$2754$iopadmap$debouncedOutput[6]_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.CO into wire \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.CO into wire \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1866.CO into wire \$auto$alumacc.cc:485:replace_alu$1866.CO_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2715 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2715 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2715 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2715_TMR_2
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_0
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2731 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_0
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_1
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2731 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_1
new wire name is \$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_2
Replicated wire $abc$2754$auto$rtlil.cc:2547:NotGate$2731 into wire \$abc$2754$auto$rtlil.cc:2547:NotGate$2731_TMR_2
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.Y into wire \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_0
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.Y into wire \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_1
new wire name is \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2
Replicated wire $auto$alumacc.cc:485:replace_alu$1869.Y into wire \$auto$alumacc.cc:485:replace_alu$1869.Y_TMR_2
replicating cells in moduledebounce_top
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2755 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2755_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2755 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2755_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2755 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2755_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2756 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2756_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2756 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2756_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2756 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2756_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2757 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2757_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2757 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2757_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2757 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2757_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2758 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2758_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2758 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2758_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2758 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2758_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2759 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2759_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2759 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2759_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2759 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2759_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2760 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2760_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2760 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2760_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2760 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2760_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2761 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2761_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2761 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2761_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2761 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2761_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2762 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2762_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2762 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2762_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2762 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2762_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2763 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2763_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2763 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2763_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2763 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2763_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2764 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2764_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2764 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2764_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2764 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2764_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2765 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2765_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2765 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2765_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2765 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2765_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2766 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2766_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2766 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2766_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2766 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2766_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2767 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2767_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2767 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2767_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2767 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2767_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2768 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2768_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2768 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2768_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2768 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2768_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2769 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2769_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2769 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2769_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2769 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2769_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2770 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2770_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2770 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2770_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2770 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2770_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2771 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2771_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2771 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2771_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2771 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2771_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2772 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2772_TMR_0
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2772 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2772_TMR_1
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2772 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2772_TMR_2
fixing the cell's connections now
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2773 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2773_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2773 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2773_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2773 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2773_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2774 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2774_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2774 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2774_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2774 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2774_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2775 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2775_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2775 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2775_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2775 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2775_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2776 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2776_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2776 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2776_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2776 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2776_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2777 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2777_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2777 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2777_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2777 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2777_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2778 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2778_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2778 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2778_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2778 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2778_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2779 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2779_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2779 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2779_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2779 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2779_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2780 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2780_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2780 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2780_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2780 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2780_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2781 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2781_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2781 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2781_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2781 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2781_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2782 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2782_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2782 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2782_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2782 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2782_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2783 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2783_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2783 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2783_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2783 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2783_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2784 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2784_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2784 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2784_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2784 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2784_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2785 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2785_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2785 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2785_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2785 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2785_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2786 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2786_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2786 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2786_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $abc$2754$auto$blifparse.cc:515:parse_blif$2786 into cell $abc$2754$auto$blifparse.cc:515:parse_blif$2786_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
Replicated cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4_TMR_0
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4_TMR_1
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4_TMR_2
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4_TMR_0
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4_TMR_1
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4_TMR_2
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4_TMR_0
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4_TMR_1
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4_TMR_2
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4_TMR_0
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4_TMR_1
fixing the cell's connections now
Replicated cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4 into cell $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4_TMR_2
fixing the cell's connections now
Replicated cell $auto$clkbufmap.cc:261:execute$2882 into cell $auto$clkbufmap.cc:261:execute$2882_TMR_0
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $auto$clkbufmap.cc:262:execute$2883
Replicated cell $auto$clkbufmap.cc:261:execute$2882 into cell $auto$clkbufmap.cc:261:execute$2882_TMR_1
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $auto$clkbufmap.cc:262:execute$2883
Replicated cell $auto$clkbufmap.cc:261:execute$2882 into cell $auto$clkbufmap.cc:261:execute$2882_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: $auto$clkbufmap.cc:262:execute$2883
Replicated cell $auto$ff.cc:262:slice$2312 into cell $auto$ff.cc:262:slice$2312_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2312 into cell $auto$ff.cc:262:slice$2312_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2312 into cell $auto$ff.cc:262:slice$2312_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2313 into cell $auto$ff.cc:262:slice$2313_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2313 into cell $auto$ff.cc:262:slice$2313_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2313 into cell $auto$ff.cc:262:slice$2313_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2314 into cell $auto$ff.cc:262:slice$2314_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2314 into cell $auto$ff.cc:262:slice$2314_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2314 into cell $auto$ff.cc:262:slice$2314_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2315 into cell $auto$ff.cc:262:slice$2315_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2315 into cell $auto$ff.cc:262:slice$2315_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2315 into cell $auto$ff.cc:262:slice$2315_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2316 into cell $auto$ff.cc:262:slice$2316_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2316 into cell $auto$ff.cc:262:slice$2316_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2316 into cell $auto$ff.cc:262:slice$2316_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2317 into cell $auto$ff.cc:262:slice$2317_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2317 into cell $auto$ff.cc:262:slice$2317_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2317 into cell $auto$ff.cc:262:slice$2317_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2318 into cell $auto$ff.cc:262:slice$2318_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2318 into cell $auto$ff.cc:262:slice$2318_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2318 into cell $auto$ff.cc:262:slice$2318_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2319 into cell $auto$ff.cc:262:slice$2319_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2319 into cell $auto$ff.cc:262:slice$2319_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2319 into cell $auto$ff.cc:262:slice$2319_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2320 into cell $auto$ff.cc:262:slice$2320_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2320 into cell $auto$ff.cc:262:slice$2320_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2320 into cell $auto$ff.cc:262:slice$2320_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2321 into cell $auto$ff.cc:262:slice$2321_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2321 into cell $auto$ff.cc:262:slice$2321_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2321 into cell $auto$ff.cc:262:slice$2321_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2322 into cell $auto$ff.cc:262:slice$2322_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2322 into cell $auto$ff.cc:262:slice$2322_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2322 into cell $auto$ff.cc:262:slice$2322_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2323 into cell $auto$ff.cc:262:slice$2323_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2323 into cell $auto$ff.cc:262:slice$2323_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2323 into cell $auto$ff.cc:262:slice$2323_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2324 into cell $auto$ff.cc:262:slice$2324_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2324 into cell $auto$ff.cc:262:slice$2324_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2324 into cell $auto$ff.cc:262:slice$2324_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2325 into cell $auto$ff.cc:262:slice$2325_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2325 into cell $auto$ff.cc:262:slice$2325_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2325 into cell $auto$ff.cc:262:slice$2325_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2326 into cell $auto$ff.cc:262:slice$2326_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2326 into cell $auto$ff.cc:262:slice$2326_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2326 into cell $auto$ff.cc:262:slice$2326_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2327 into cell $auto$ff.cc:262:slice$2327_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2327 into cell $auto$ff.cc:262:slice$2327_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2327 into cell $auto$ff.cc:262:slice$2327_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2328 into cell $auto$ff.cc:262:slice$2328_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2328 into cell $auto$ff.cc:262:slice$2328_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2328 into cell $auto$ff.cc:262:slice$2328_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2329 into cell $auto$ff.cc:262:slice$2329_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2329 into cell $auto$ff.cc:262:slice$2329_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2329 into cell $auto$ff.cc:262:slice$2329_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2330 into cell $auto$ff.cc:262:slice$2330_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2330 into cell $auto$ff.cc:262:slice$2330_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2330 into cell $auto$ff.cc:262:slice$2330_TMR_2
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2331 into cell $auto$ff.cc:262:slice$2331_TMR_0
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2331 into cell $auto$ff.cc:262:slice$2331_TMR_1
fixing the cell's connections now
Replicated cell $auto$ff.cc:262:slice$2331 into cell $auto$ff.cc:262:slice$2331_TMR_2
fixing the cell's connections now
the wire was null. It was not replicated. Using normal wire named: clk
the wire was null. It was not replicated. Using normal wire named: $auto$clkbufmap.cc:262:execute$2883
the wire was null. It was not replicated. Using normal wire named: debouncedOutput
the wire was null. It was not replicated. Using normal wire named: debouncedOutput
the wire was null. It was not replicated. Using normal wire named: debouncedOutput
the wire was null. It was not replicated. Using normal wire named: debouncedOutput
the wire was null. It was not replicated. Using normal wire named: debouncedOutput
the wire was null. It was not replicated. Using normal wire named: debouncedOutput
the wire was null. It was not replicated. Using normal wire named: debouncedOutput
the wire was null. It was not replicated. Using normal wire named: increment
the wire was null. It was not replicated. Using normal wire named: $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A
the wire was null. It was not replicated. Using normal wire named: noisyOutput
the wire was null. It was not replicated. Using normal wire named: noisyOutput
the wire was null. It was not replicated. Using normal wire named: noisyOutput
the wire was null. It was not replicated. Using normal wire named: noisyOutput
the wire was null. It was not replicated. Using normal wire named: noisyOutput
the wire was null. It was not replicated. Using normal wire named: noisyOutput
the wire was null. It was not replicated. Using normal wire named: noisyOutput
the wire was null. It was not replicated. Using normal wire named: reset
the wire was null. It was not replicated. Using normal wire named: $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
done replicating cells

Checking replication of debounce_top module
Replication of module debounce_top passed check
Connecting wire to wire connections...

9. Executing CHECK pass (checking for obvious problems).
Checking module debounce_top...
Checking module debounce...
Checking module \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter...
Found and reported 0 problems.
initializing voter info
voter_type is LUT3
Identifying reduction points in module debounce_top
F1_0
	$auto$ff.cc:262:slice$2329_TMR_0
	$auto$ff.cc:262:slice$2329_TMR_1
	$auto$ff.cc:262:slice$2329_TMR_2
F2_0
	$auto$ff.cc:262:slice$2328_TMR_0
	$auto$ff.cc:262:slice$2328_TMR_1
	$auto$ff.cc:262:slice$2328_TMR_2
F3_0
	$auto$ff.cc:262:slice$2320_TMR_0
	$auto$ff.cc:262:slice$2320_TMR_1
	$auto$ff.cc:262:slice$2320_TMR_2
F4_0
	$auto$ff.cc:262:slice$2319_TMR_0
	$auto$ff.cc:262:slice$2319_TMR_1
	$auto$ff.cc:262:slice$2319_TMR_2
buttonPush_0
	$auto$ff.cc:262:slice$2331_TMR_0
	$auto$ff.cc:262:slice$2331_TMR_1
	$auto$ff.cc:262:slice$2331_TMR_2
buttonPush_1
	$auto$ff.cc:262:slice$2330_TMR_0
	$auto$ff.cc:262:slice$2330_TMR_1
	$auto$ff.cc:262:slice$2330_TMR_2
debouncedCount_0
	$auto$ff.cc:262:slice$2321_TMR_0
	$auto$ff.cc:262:slice$2321_TMR_1
	$auto$ff.cc:262:slice$2321_TMR_2
debouncedCount_1
	$auto$ff.cc:262:slice$2322_TMR_0
	$auto$ff.cc:262:slice$2322_TMR_1
	$auto$ff.cc:262:slice$2322_TMR_2
debouncedCount_2
	$auto$ff.cc:262:slice$2323_TMR_0
	$auto$ff.cc:262:slice$2323_TMR_1
	$auto$ff.cc:262:slice$2323_TMR_2
debouncedCount_3
	$auto$ff.cc:262:slice$2324_TMR_0
	$auto$ff.cc:262:slice$2324_TMR_1
	$auto$ff.cc:262:slice$2324_TMR_2
debouncedCount_4
	$auto$ff.cc:262:slice$2325_TMR_0
	$auto$ff.cc:262:slice$2325_TMR_1
	$auto$ff.cc:262:slice$2325_TMR_2
debouncedCount_5
	$auto$ff.cc:262:slice$2326_TMR_0
	$auto$ff.cc:262:slice$2326_TMR_1
	$auto$ff.cc:262:slice$2326_TMR_2
debouncedCount_6
	$auto$ff.cc:262:slice$2327_TMR_0
	$auto$ff.cc:262:slice$2327_TMR_1
	$auto$ff.cc:262:slice$2327_TMR_2
noisyCount_0
	$auto$ff.cc:262:slice$2312_TMR_0
	$auto$ff.cc:262:slice$2312_TMR_1
	$auto$ff.cc:262:slice$2312_TMR_2
noisyCount_1
	$auto$ff.cc:262:slice$2313_TMR_0
	$auto$ff.cc:262:slice$2313_TMR_1
	$auto$ff.cc:262:slice$2313_TMR_2
noisyCount_2
	$auto$ff.cc:262:slice$2314_TMR_0
	$auto$ff.cc:262:slice$2314_TMR_1
	$auto$ff.cc:262:slice$2314_TMR_2
noisyCount_3
	$auto$ff.cc:262:slice$2315_TMR_0
	$auto$ff.cc:262:slice$2315_TMR_1
	$auto$ff.cc:262:slice$2315_TMR_2
noisyCount_4
	$auto$ff.cc:262:slice$2316_TMR_0
	$auto$ff.cc:262:slice$2316_TMR_1
	$auto$ff.cc:262:slice$2316_TMR_2
noisyCount_5
	$auto$ff.cc:262:slice$2317_TMR_0
	$auto$ff.cc:262:slice$2317_TMR_1
	$auto$ff.cc:262:slice$2317_TMR_2
noisyCount_6
	$auto$ff.cc:262:slice$2318_TMR_0
	$auto$ff.cc:262:slice$2318_TMR_1
	$auto$ff.cc:262:slice$2318_TMR_2
trying to set port Q on cell $auto$ff.cc:262:slice$2329_TMR_0
done
Added voter: \F1_TMR_0_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F1_TMR_0
	Port: I2 is connected to F1_TMR_0_VOTER_wire_0
	Port: I1 is connected to F1_TMR_1_VOTER_wire_0
	Port: I0 is connected to F1_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2329_TMR_1
done
Added voter: \F1_TMR_1_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F1_TMR_1
	Port: I2 is connected to F1_TMR_0_VOTER_wire_0
	Port: I1 is connected to F1_TMR_1_VOTER_wire_0
	Port: I0 is connected to F1_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2329_TMR_2
done
Added voter: \F1_TMR_2_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F1_TMR_2
	Port: I2 is connected to F1_TMR_0_VOTER_wire_0
	Port: I1 is connected to F1_TMR_1_VOTER_wire_0
	Port: I0 is connected to F1_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2328_TMR_0
done
Added voter: \F2_TMR_0_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F2_TMR_0
	Port: I2 is connected to F2_TMR_0_VOTER_wire_0
	Port: I1 is connected to F2_TMR_1_VOTER_wire_0
	Port: I0 is connected to F2_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2328_TMR_1
done
Added voter: \F2_TMR_1_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F2_TMR_1
	Port: I2 is connected to F2_TMR_0_VOTER_wire_0
	Port: I1 is connected to F2_TMR_1_VOTER_wire_0
	Port: I0 is connected to F2_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2328_TMR_2
done
Added voter: \F2_TMR_2_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F2_TMR_2
	Port: I2 is connected to F2_TMR_0_VOTER_wire_0
	Port: I1 is connected to F2_TMR_1_VOTER_wire_0
	Port: I0 is connected to F2_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2320_TMR_0
done
Added voter: \F3_TMR_0_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F3_TMR_0
	Port: I2 is connected to F3_TMR_0_VOTER_wire_0
	Port: I1 is connected to F3_TMR_1_VOTER_wire_0
	Port: I0 is connected to F3_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2320_TMR_1
done
Added voter: \F3_TMR_1_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F3_TMR_1
	Port: I2 is connected to F3_TMR_0_VOTER_wire_0
	Port: I1 is connected to F3_TMR_1_VOTER_wire_0
	Port: I0 is connected to F3_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2320_TMR_2
done
Added voter: \F3_TMR_2_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F3_TMR_2
	Port: I2 is connected to F3_TMR_0_VOTER_wire_0
	Port: I1 is connected to F3_TMR_1_VOTER_wire_0
	Port: I0 is connected to F3_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2319_TMR_0
done
Added voter: \F4_TMR_0_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F4_TMR_0
	Port: I2 is connected to F4_TMR_0_VOTER_wire_0
	Port: I1 is connected to F4_TMR_1_VOTER_wire_0
	Port: I0 is connected to F4_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2319_TMR_1
done
Added voter: \F4_TMR_1_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F4_TMR_1
	Port: I2 is connected to F4_TMR_0_VOTER_wire_0
	Port: I1 is connected to F4_TMR_1_VOTER_wire_0
	Port: I0 is connected to F4_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2319_TMR_2
done
Added voter: \F4_TMR_2_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to F4_TMR_2
	Port: I2 is connected to F4_TMR_0_VOTER_wire_0
	Port: I1 is connected to F4_TMR_1_VOTER_wire_0
	Port: I0 is connected to F4_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2331_TMR_0
done
Added voter: \buttonPush_TMR_0_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to buttonPush_TMR_0
	Port: I2 is connected to buttonPush_TMR_0_VOTER_wire_0
	Port: I1 is connected to buttonPush_TMR_1_VOTER_wire_0
	Port: I0 is connected to buttonPush_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2331_TMR_1
done
Added voter: \buttonPush_TMR_1_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to buttonPush_TMR_1
	Port: I2 is connected to buttonPush_TMR_0_VOTER_wire_0
	Port: I1 is connected to buttonPush_TMR_1_VOTER_wire_0
	Port: I0 is connected to buttonPush_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2331_TMR_2
done
Added voter: \buttonPush_TMR_2_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to buttonPush_TMR_2
	Port: I2 is connected to buttonPush_TMR_0_VOTER_wire_0
	Port: I1 is connected to buttonPush_TMR_1_VOTER_wire_0
	Port: I0 is connected to buttonPush_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2330_TMR_0
done
Added voter: \buttonPush_TMR_0_VOTER_1 (in module: debounce_top)
	Connections:
	Port: O is connected to buttonPush_TMR_0
	Port: I2 is connected to buttonPush_TMR_0_VOTER_wire_1
	Port: I1 is connected to buttonPush_TMR_1_VOTER_wire_1
	Port: I0 is connected to buttonPush_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2330_TMR_1
done
Added voter: \buttonPush_TMR_1_VOTER_1 (in module: debounce_top)
	Connections:
	Port: O is connected to buttonPush_TMR_1
	Port: I2 is connected to buttonPush_TMR_0_VOTER_wire_1
	Port: I1 is connected to buttonPush_TMR_1_VOTER_wire_1
	Port: I0 is connected to buttonPush_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2330_TMR_2
done
Added voter: \buttonPush_TMR_2_VOTER_1 (in module: debounce_top)
	Connections:
	Port: O is connected to buttonPush_TMR_2
	Port: I2 is connected to buttonPush_TMR_0_VOTER_wire_1
	Port: I1 is connected to buttonPush_TMR_1_VOTER_wire_1
	Port: I0 is connected to buttonPush_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2321_TMR_0
done
Added voter: \debouncedCount_TMR_0_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_0
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_0
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_0
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2321_TMR_1
done
Added voter: \debouncedCount_TMR_1_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_1
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_0
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_0
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2321_TMR_2
done
Added voter: \debouncedCount_TMR_2_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_2
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_0
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_0
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2322_TMR_0
done
Added voter: \debouncedCount_TMR_0_VOTER_1 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_0
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_1
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_1
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2322_TMR_1
done
Added voter: \debouncedCount_TMR_1_VOTER_1 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_1
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_1
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_1
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2322_TMR_2
done
Added voter: \debouncedCount_TMR_2_VOTER_1 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_2
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_1
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_1
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2323_TMR_0
done
Added voter: \debouncedCount_TMR_0_VOTER_2 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_0
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_2
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_2
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2323_TMR_1
done
Added voter: \debouncedCount_TMR_1_VOTER_2 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_1
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_2
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_2
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2323_TMR_2
done
Added voter: \debouncedCount_TMR_2_VOTER_2 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_2
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_2
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_2
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2324_TMR_0
done
Added voter: \debouncedCount_TMR_0_VOTER_3 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_0
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_3
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_3
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2324_TMR_1
done
Added voter: \debouncedCount_TMR_1_VOTER_3 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_1
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_3
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_3
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2324_TMR_2
done
Added voter: \debouncedCount_TMR_2_VOTER_3 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_2
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_3
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_3
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2325_TMR_0
done
Added voter: \debouncedCount_TMR_0_VOTER_4 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_0
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_4
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_4
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_4
trying to set port Q on cell $auto$ff.cc:262:slice$2325_TMR_1
done
Added voter: \debouncedCount_TMR_1_VOTER_4 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_1
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_4
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_4
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_4
trying to set port Q on cell $auto$ff.cc:262:slice$2325_TMR_2
done
Added voter: \debouncedCount_TMR_2_VOTER_4 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_2
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_4
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_4
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_4
trying to set port Q on cell $auto$ff.cc:262:slice$2326_TMR_0
done
Added voter: \debouncedCount_TMR_0_VOTER_5 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_0
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_5
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_5
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_5
trying to set port Q on cell $auto$ff.cc:262:slice$2326_TMR_1
done
Added voter: \debouncedCount_TMR_1_VOTER_5 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_1
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_5
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_5
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_5
trying to set port Q on cell $auto$ff.cc:262:slice$2326_TMR_2
done
Added voter: \debouncedCount_TMR_2_VOTER_5 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_2
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_5
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_5
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_5
trying to set port Q on cell $auto$ff.cc:262:slice$2327_TMR_0
done
Added voter: \debouncedCount_TMR_0_VOTER_6 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_0
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_6
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_6
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_6
trying to set port Q on cell $auto$ff.cc:262:slice$2327_TMR_1
done
Added voter: \debouncedCount_TMR_1_VOTER_6 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_1
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_6
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_6
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_6
trying to set port Q on cell $auto$ff.cc:262:slice$2327_TMR_2
done
Added voter: \debouncedCount_TMR_2_VOTER_6 (in module: debounce_top)
	Connections:
	Port: O is connected to debouncedCount_TMR_2
	Port: I2 is connected to debouncedCount_TMR_0_VOTER_wire_6
	Port: I1 is connected to debouncedCount_TMR_1_VOTER_wire_6
	Port: I0 is connected to debouncedCount_TMR_2_VOTER_wire_6
trying to set port Q on cell $auto$ff.cc:262:slice$2312_TMR_0
done
Added voter: \noisyCount_TMR_0_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_0
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_0
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_0
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2312_TMR_1
done
Added voter: \noisyCount_TMR_1_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_1
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_0
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_0
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2312_TMR_2
done
Added voter: \noisyCount_TMR_2_VOTER_0 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_2
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_0
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_0
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2313_TMR_0
done
Added voter: \noisyCount_TMR_0_VOTER_1 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_0
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_1
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_1
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2313_TMR_1
done
Added voter: \noisyCount_TMR_1_VOTER_1 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_1
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_1
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_1
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2313_TMR_2
done
Added voter: \noisyCount_TMR_2_VOTER_1 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_2
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_1
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_1
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2314_TMR_0
done
Added voter: \noisyCount_TMR_0_VOTER_2 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_0
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_2
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_2
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2314_TMR_1
done
Added voter: \noisyCount_TMR_1_VOTER_2 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_1
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_2
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_2
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2314_TMR_2
done
Added voter: \noisyCount_TMR_2_VOTER_2 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_2
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_2
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_2
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2315_TMR_0
done
Added voter: \noisyCount_TMR_0_VOTER_3 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_0
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_3
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_3
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2315_TMR_1
done
Added voter: \noisyCount_TMR_1_VOTER_3 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_1
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_3
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_3
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2315_TMR_2
done
Added voter: \noisyCount_TMR_2_VOTER_3 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_2
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_3
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_3
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2316_TMR_0
done
Added voter: \noisyCount_TMR_0_VOTER_4 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_0
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_4
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_4
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_4
trying to set port Q on cell $auto$ff.cc:262:slice$2316_TMR_1
done
Added voter: \noisyCount_TMR_1_VOTER_4 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_1
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_4
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_4
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_4
trying to set port Q on cell $auto$ff.cc:262:slice$2316_TMR_2
done
Added voter: \noisyCount_TMR_2_VOTER_4 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_2
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_4
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_4
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_4
trying to set port Q on cell $auto$ff.cc:262:slice$2317_TMR_0
done
Added voter: \noisyCount_TMR_0_VOTER_5 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_0
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_5
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_5
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_5
trying to set port Q on cell $auto$ff.cc:262:slice$2317_TMR_1
done
Added voter: \noisyCount_TMR_1_VOTER_5 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_1
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_5
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_5
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_5
trying to set port Q on cell $auto$ff.cc:262:slice$2317_TMR_2
done
Added voter: \noisyCount_TMR_2_VOTER_5 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_2
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_5
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_5
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_5
trying to set port Q on cell $auto$ff.cc:262:slice$2318_TMR_0
done
Added voter: \noisyCount_TMR_0_VOTER_6 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_0
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_6
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_6
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_6
trying to set port Q on cell $auto$ff.cc:262:slice$2318_TMR_1
done
Added voter: \noisyCount_TMR_1_VOTER_6 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_1
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_6
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_6
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_6
trying to set port Q on cell $auto$ff.cc:262:slice$2318_TMR_2
done
Added voter: \noisyCount_TMR_2_VOTER_6 (in module: debounce_top)
	Connections:
	Port: O is connected to noisyCount_TMR_2
	Port: I2 is connected to noisyCount_TMR_0_VOTER_wire_6
	Port: I1 is connected to noisyCount_TMR_1_VOTER_wire_6
	Port: I0 is connected to noisyCount_TMR_2_VOTER_wire_6
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.noisyOutput_6 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.noisyOutput_6_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.noisyOutput_6_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$noisyOutput[6]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$noisyOutput[6]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$noisyOutput[6]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.noisyOutput_5 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.noisyOutput_5_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.noisyOutput_5_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$noisyOutput[5]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$noisyOutput[5]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$noisyOutput[5]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.noisyOutput_4 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.noisyOutput_4_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.noisyOutput_4_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$noisyOutput[4]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$noisyOutput[4]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$noisyOutput[4]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.noisyOutput_3 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.noisyOutput_3_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.noisyOutput_3_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$noisyOutput[3]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$noisyOutput[3]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$noisyOutput[3]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.noisyOutput_2 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.noisyOutput_2_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.noisyOutput_2_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$noisyOutput[2]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$noisyOutput[2]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$noisyOutput[2]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.noisyOutput_1 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.noisyOutput_1_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.noisyOutput_1_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$noisyOutput[1]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$noisyOutput[1]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$noisyOutput[1]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.noisyOutput needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.noisyOutput_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.noisyOutput_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$noisyOutput[0]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$noisyOutput[0]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$noisyOutput[0]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.debouncedOutput_6 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.debouncedOutput_6_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.debouncedOutput_6_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$debouncedOutput[6]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$debouncedOutput[6]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$debouncedOutput[6]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.debouncedOutput_5 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.debouncedOutput_5_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.debouncedOutput_5_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$debouncedOutput[5]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$debouncedOutput[5]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$debouncedOutput[5]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.debouncedOutput_4 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.debouncedOutput_4_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.debouncedOutput_4_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$debouncedOutput[4]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$debouncedOutput[4]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$debouncedOutput[4]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.debouncedOutput_3 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.debouncedOutput_3_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.debouncedOutput_3_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$debouncedOutput[3]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$debouncedOutput[3]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$debouncedOutput[3]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.debouncedOutput_2 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.debouncedOutput_2_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.debouncedOutput_2_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$debouncedOutput[2]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$debouncedOutput[2]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$debouncedOutput[2]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.debouncedOutput_1 needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.debouncedOutput_1_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.debouncedOutput_1_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$debouncedOutput[1]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$debouncedOutput[1]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$debouncedOutput[1]_TMR_2
we got a red voter here
Inserting Reduction Voter...
$iopadmap$debounce_top.debouncedOutput needs a reduction voter 
Added reduction voter: \$iopadmap$debounce_top.debouncedOutput_RED_VOTER
	Connections:
	Port: O is connected to $iopadmap$debounce_top.debouncedOutput_RED_VOTER_wire
	Port: I2 is connected to \$abc$2754$iopadmap$debouncedOutput[0]_TMR_0
	Port: I1 is connected to \$abc$2754$iopadmap$debouncedOutput[0]_TMR_1
	Port: I0 is connected to \$abc$2754$iopadmap$debouncedOutput[0]_TMR_2
Identifying reduction points in module debounce
cs_0
	$auto$ff.cc:262:slice$2388_TMR_0
	$auto$ff.cc:262:slice$2388_TMR_1
	$auto$ff.cc:262:slice$2388_TMR_2
cs_1
	$auto$ff.cc:262:slice$2389_TMR_0
	$auto$ff.cc:262:slice$2389_TMR_1
	$auto$ff.cc:262:slice$2389_TMR_2
cs_2
	$auto$ff.cc:262:slice$2390_TMR_0
	$auto$ff.cc:262:slice$2390_TMR_1
	$auto$ff.cc:262:slice$2390_TMR_2
cs_3
	$auto$ff.cc:262:slice$2391_TMR_0
	$auto$ff.cc:262:slice$2391_TMR_1
	$auto$ff.cc:262:slice$2391_TMR_2
trying to set port Q on cell $auto$ff.cc:262:slice$2388_TMR_0
done
Added voter: \cs_TMR_0_VOTER_0 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_0
	Port: I2 is connected to cs_TMR_0_VOTER_wire_0
	Port: I1 is connected to cs_TMR_1_VOTER_wire_0
	Port: I0 is connected to cs_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2388_TMR_1
done
Added voter: \cs_TMR_1_VOTER_0 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_1
	Port: I2 is connected to cs_TMR_0_VOTER_wire_0
	Port: I1 is connected to cs_TMR_1_VOTER_wire_0
	Port: I0 is connected to cs_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2388_TMR_2
done
Added voter: \cs_TMR_2_VOTER_0 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_2
	Port: I2 is connected to cs_TMR_0_VOTER_wire_0
	Port: I1 is connected to cs_TMR_1_VOTER_wire_0
	Port: I0 is connected to cs_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2389_TMR_0
done
Added voter: \cs_TMR_0_VOTER_1 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_0
	Port: I2 is connected to cs_TMR_0_VOTER_wire_1
	Port: I1 is connected to cs_TMR_1_VOTER_wire_1
	Port: I0 is connected to cs_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2389_TMR_1
done
Added voter: \cs_TMR_1_VOTER_1 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_1
	Port: I2 is connected to cs_TMR_0_VOTER_wire_1
	Port: I1 is connected to cs_TMR_1_VOTER_wire_1
	Port: I0 is connected to cs_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2389_TMR_2
done
Added voter: \cs_TMR_2_VOTER_1 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_2
	Port: I2 is connected to cs_TMR_0_VOTER_wire_1
	Port: I1 is connected to cs_TMR_1_VOTER_wire_1
	Port: I0 is connected to cs_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2390_TMR_0
done
Added voter: \cs_TMR_0_VOTER_2 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_0
	Port: I2 is connected to cs_TMR_0_VOTER_wire_2
	Port: I1 is connected to cs_TMR_1_VOTER_wire_2
	Port: I0 is connected to cs_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2390_TMR_1
done
Added voter: \cs_TMR_1_VOTER_2 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_1
	Port: I2 is connected to cs_TMR_0_VOTER_wire_2
	Port: I1 is connected to cs_TMR_1_VOTER_wire_2
	Port: I0 is connected to cs_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2390_TMR_2
done
Added voter: \cs_TMR_2_VOTER_2 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_2
	Port: I2 is connected to cs_TMR_0_VOTER_wire_2
	Port: I1 is connected to cs_TMR_1_VOTER_wire_2
	Port: I0 is connected to cs_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2391_TMR_0
done
Added voter: \cs_TMR_0_VOTER_3 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_0
	Port: I2 is connected to cs_TMR_0_VOTER_wire_3
	Port: I1 is connected to cs_TMR_1_VOTER_wire_3
	Port: I0 is connected to cs_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2391_TMR_1
done
Added voter: \cs_TMR_1_VOTER_3 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_1
	Port: I2 is connected to cs_TMR_0_VOTER_wire_3
	Port: I1 is connected to cs_TMR_1_VOTER_wire_3
	Port: I0 is connected to cs_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2391_TMR_2
done
Added voter: \cs_TMR_2_VOTER_3 (in module: debounce)
	Connections:
	Port: O is connected to cs_TMR_2
	Port: I2 is connected to cs_TMR_0_VOTER_wire_3
	Port: I1 is connected to cs_TMR_1_VOTER_wire_3
	Port: I0 is connected to cs_TMR_2_VOTER_wire_3
Identifying reduction points in module \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
count_0
	$auto$ff.cc:262:slice$2522_TMR_0
	$auto$ff.cc:262:slice$2522_TMR_1
	$auto$ff.cc:262:slice$2522_TMR_2
count_1
	$auto$ff.cc:262:slice$2523_TMR_0
	$auto$ff.cc:262:slice$2523_TMR_1
	$auto$ff.cc:262:slice$2523_TMR_2
count_10
	$auto$ff.cc:262:slice$2532_TMR_0
	$auto$ff.cc:262:slice$2532_TMR_1
	$auto$ff.cc:262:slice$2532_TMR_2
count_11
	$auto$ff.cc:262:slice$2533_TMR_0
	$auto$ff.cc:262:slice$2533_TMR_1
	$auto$ff.cc:262:slice$2533_TMR_2
count_12
	$auto$ff.cc:262:slice$2534_TMR_0
	$auto$ff.cc:262:slice$2534_TMR_1
	$auto$ff.cc:262:slice$2534_TMR_2
count_13
	$auto$ff.cc:262:slice$2535_TMR_0
	$auto$ff.cc:262:slice$2535_TMR_1
	$auto$ff.cc:262:slice$2535_TMR_2
count_14
	$auto$ff.cc:262:slice$2536_TMR_0
	$auto$ff.cc:262:slice$2536_TMR_1
	$auto$ff.cc:262:slice$2536_TMR_2
count_15
	$auto$ff.cc:262:slice$2537_TMR_0
	$auto$ff.cc:262:slice$2537_TMR_1
	$auto$ff.cc:262:slice$2537_TMR_2
count_16
	$auto$ff.cc:262:slice$2538_TMR_0
	$auto$ff.cc:262:slice$2538_TMR_1
	$auto$ff.cc:262:slice$2538_TMR_2
count_17
	$auto$ff.cc:262:slice$2539_TMR_0
	$auto$ff.cc:262:slice$2539_TMR_1
	$auto$ff.cc:262:slice$2539_TMR_2
count_18
	$auto$ff.cc:262:slice$2540_TMR_0
	$auto$ff.cc:262:slice$2540_TMR_1
	$auto$ff.cc:262:slice$2540_TMR_2
count_2
	$auto$ff.cc:262:slice$2524_TMR_0
	$auto$ff.cc:262:slice$2524_TMR_1
	$auto$ff.cc:262:slice$2524_TMR_2
count_3
	$auto$ff.cc:262:slice$2525_TMR_0
	$auto$ff.cc:262:slice$2525_TMR_1
	$auto$ff.cc:262:slice$2525_TMR_2
count_4
	$auto$ff.cc:262:slice$2526_TMR_0
	$auto$ff.cc:262:slice$2526_TMR_1
	$auto$ff.cc:262:slice$2526_TMR_2
count_5
	$auto$ff.cc:262:slice$2527_TMR_0
	$auto$ff.cc:262:slice$2527_TMR_1
	$auto$ff.cc:262:slice$2527_TMR_2
count_6
	$auto$ff.cc:262:slice$2528_TMR_0
	$auto$ff.cc:262:slice$2528_TMR_1
	$auto$ff.cc:262:slice$2528_TMR_2
count_7
	$auto$ff.cc:262:slice$2529_TMR_0
	$auto$ff.cc:262:slice$2529_TMR_1
	$auto$ff.cc:262:slice$2529_TMR_2
count_8
	$auto$ff.cc:262:slice$2530_TMR_0
	$auto$ff.cc:262:slice$2530_TMR_1
	$auto$ff.cc:262:slice$2530_TMR_2
count_9
	$auto$ff.cc:262:slice$2531_TMR_0
	$auto$ff.cc:262:slice$2531_TMR_1
	$auto$ff.cc:262:slice$2531_TMR_2
trying to set port Q on cell $auto$ff.cc:262:slice$2522_TMR_0
done
Added voter: \count_TMR_0_VOTER_0 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_0
	Port: I1 is connected to count_TMR_1_VOTER_wire_0
	Port: I0 is connected to count_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2522_TMR_1
done
Added voter: \count_TMR_1_VOTER_0 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_0
	Port: I1 is connected to count_TMR_1_VOTER_wire_0
	Port: I0 is connected to count_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2522_TMR_2
done
Added voter: \count_TMR_2_VOTER_0 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_0
	Port: I1 is connected to count_TMR_1_VOTER_wire_0
	Port: I0 is connected to count_TMR_2_VOTER_wire_0
trying to set port Q on cell $auto$ff.cc:262:slice$2523_TMR_0
done
Added voter: \count_TMR_0_VOTER_1 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_1
	Port: I1 is connected to count_TMR_1_VOTER_wire_1
	Port: I0 is connected to count_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2523_TMR_1
done
Added voter: \count_TMR_1_VOTER_1 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_1
	Port: I1 is connected to count_TMR_1_VOTER_wire_1
	Port: I0 is connected to count_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2523_TMR_2
done
Added voter: \count_TMR_2_VOTER_1 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_1
	Port: I1 is connected to count_TMR_1_VOTER_wire_1
	Port: I0 is connected to count_TMR_2_VOTER_wire_1
trying to set port Q on cell $auto$ff.cc:262:slice$2532_TMR_0
done
Added voter: \count_TMR_0_VOTER_10 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_10
	Port: I1 is connected to count_TMR_1_VOTER_wire_10
	Port: I0 is connected to count_TMR_2_VOTER_wire_10
trying to set port Q on cell $auto$ff.cc:262:slice$2532_TMR_1
done
Added voter: \count_TMR_1_VOTER_10 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_10
	Port: I1 is connected to count_TMR_1_VOTER_wire_10
	Port: I0 is connected to count_TMR_2_VOTER_wire_10
trying to set port Q on cell $auto$ff.cc:262:slice$2532_TMR_2
done
Added voter: \count_TMR_2_VOTER_10 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_10
	Port: I1 is connected to count_TMR_1_VOTER_wire_10
	Port: I0 is connected to count_TMR_2_VOTER_wire_10
trying to set port Q on cell $auto$ff.cc:262:slice$2533_TMR_0
done
Added voter: \count_TMR_0_VOTER_11 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_11
	Port: I1 is connected to count_TMR_1_VOTER_wire_11
	Port: I0 is connected to count_TMR_2_VOTER_wire_11
trying to set port Q on cell $auto$ff.cc:262:slice$2533_TMR_1
done
Added voter: \count_TMR_1_VOTER_11 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_11
	Port: I1 is connected to count_TMR_1_VOTER_wire_11
	Port: I0 is connected to count_TMR_2_VOTER_wire_11
trying to set port Q on cell $auto$ff.cc:262:slice$2533_TMR_2
done
Added voter: \count_TMR_2_VOTER_11 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_11
	Port: I1 is connected to count_TMR_1_VOTER_wire_11
	Port: I0 is connected to count_TMR_2_VOTER_wire_11
trying to set port Q on cell $auto$ff.cc:262:slice$2534_TMR_0
done
Added voter: \count_TMR_0_VOTER_12 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_12
	Port: I1 is connected to count_TMR_1_VOTER_wire_12
	Port: I0 is connected to count_TMR_2_VOTER_wire_12
trying to set port Q on cell $auto$ff.cc:262:slice$2534_TMR_1
done
Added voter: \count_TMR_1_VOTER_12 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_12
	Port: I1 is connected to count_TMR_1_VOTER_wire_12
	Port: I0 is connected to count_TMR_2_VOTER_wire_12
trying to set port Q on cell $auto$ff.cc:262:slice$2534_TMR_2
done
Added voter: \count_TMR_2_VOTER_12 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_12
	Port: I1 is connected to count_TMR_1_VOTER_wire_12
	Port: I0 is connected to count_TMR_2_VOTER_wire_12
trying to set port Q on cell $auto$ff.cc:262:slice$2535_TMR_0
done
Added voter: \count_TMR_0_VOTER_13 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_13
	Port: I1 is connected to count_TMR_1_VOTER_wire_13
	Port: I0 is connected to count_TMR_2_VOTER_wire_13
trying to set port Q on cell $auto$ff.cc:262:slice$2535_TMR_1
done
Added voter: \count_TMR_1_VOTER_13 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_13
	Port: I1 is connected to count_TMR_1_VOTER_wire_13
	Port: I0 is connected to count_TMR_2_VOTER_wire_13
trying to set port Q on cell $auto$ff.cc:262:slice$2535_TMR_2
done
Added voter: \count_TMR_2_VOTER_13 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_13
	Port: I1 is connected to count_TMR_1_VOTER_wire_13
	Port: I0 is connected to count_TMR_2_VOTER_wire_13
trying to set port Q on cell $auto$ff.cc:262:slice$2536_TMR_0
done
Added voter: \count_TMR_0_VOTER_14 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_14
	Port: I1 is connected to count_TMR_1_VOTER_wire_14
	Port: I0 is connected to count_TMR_2_VOTER_wire_14
trying to set port Q on cell $auto$ff.cc:262:slice$2536_TMR_1
done
Added voter: \count_TMR_1_VOTER_14 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_14
	Port: I1 is connected to count_TMR_1_VOTER_wire_14
	Port: I0 is connected to count_TMR_2_VOTER_wire_14
trying to set port Q on cell $auto$ff.cc:262:slice$2536_TMR_2
done
Added voter: \count_TMR_2_VOTER_14 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_14
	Port: I1 is connected to count_TMR_1_VOTER_wire_14
	Port: I0 is connected to count_TMR_2_VOTER_wire_14
trying to set port Q on cell $auto$ff.cc:262:slice$2537_TMR_0
done
Added voter: \count_TMR_0_VOTER_15 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_15
	Port: I1 is connected to count_TMR_1_VOTER_wire_15
	Port: I0 is connected to count_TMR_2_VOTER_wire_15
trying to set port Q on cell $auto$ff.cc:262:slice$2537_TMR_1
done
Added voter: \count_TMR_1_VOTER_15 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_15
	Port: I1 is connected to count_TMR_1_VOTER_wire_15
	Port: I0 is connected to count_TMR_2_VOTER_wire_15
trying to set port Q on cell $auto$ff.cc:262:slice$2537_TMR_2
done
Added voter: \count_TMR_2_VOTER_15 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_15
	Port: I1 is connected to count_TMR_1_VOTER_wire_15
	Port: I0 is connected to count_TMR_2_VOTER_wire_15
trying to set port Q on cell $auto$ff.cc:262:slice$2538_TMR_0
done
Added voter: \count_TMR_0_VOTER_16 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_16
	Port: I1 is connected to count_TMR_1_VOTER_wire_16
	Port: I0 is connected to count_TMR_2_VOTER_wire_16
trying to set port Q on cell $auto$ff.cc:262:slice$2538_TMR_1
done
Added voter: \count_TMR_1_VOTER_16 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_16
	Port: I1 is connected to count_TMR_1_VOTER_wire_16
	Port: I0 is connected to count_TMR_2_VOTER_wire_16
trying to set port Q on cell $auto$ff.cc:262:slice$2538_TMR_2
done
Added voter: \count_TMR_2_VOTER_16 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_16
	Port: I1 is connected to count_TMR_1_VOTER_wire_16
	Port: I0 is connected to count_TMR_2_VOTER_wire_16
trying to set port Q on cell $auto$ff.cc:262:slice$2539_TMR_0
done
Added voter: \count_TMR_0_VOTER_17 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_17
	Port: I1 is connected to count_TMR_1_VOTER_wire_17
	Port: I0 is connected to count_TMR_2_VOTER_wire_17
trying to set port Q on cell $auto$ff.cc:262:slice$2539_TMR_1
done
Added voter: \count_TMR_1_VOTER_17 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_17
	Port: I1 is connected to count_TMR_1_VOTER_wire_17
	Port: I0 is connected to count_TMR_2_VOTER_wire_17
trying to set port Q on cell $auto$ff.cc:262:slice$2539_TMR_2
done
Added voter: \count_TMR_2_VOTER_17 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_17
	Port: I1 is connected to count_TMR_1_VOTER_wire_17
	Port: I0 is connected to count_TMR_2_VOTER_wire_17
trying to set port Q on cell $auto$ff.cc:262:slice$2540_TMR_0
done
Added voter: \count_TMR_0_VOTER_18 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_18
	Port: I1 is connected to count_TMR_1_VOTER_wire_18
	Port: I0 is connected to count_TMR_2_VOTER_wire_18
trying to set port Q on cell $auto$ff.cc:262:slice$2540_TMR_1
done
Added voter: \count_TMR_1_VOTER_18 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_18
	Port: I1 is connected to count_TMR_1_VOTER_wire_18
	Port: I0 is connected to count_TMR_2_VOTER_wire_18
trying to set port Q on cell $auto$ff.cc:262:slice$2540_TMR_2
done
Added voter: \count_TMR_2_VOTER_18 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_18
	Port: I1 is connected to count_TMR_1_VOTER_wire_18
	Port: I0 is connected to count_TMR_2_VOTER_wire_18
trying to set port Q on cell $auto$ff.cc:262:slice$2524_TMR_0
done
Added voter: \count_TMR_0_VOTER_2 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_2
	Port: I1 is connected to count_TMR_1_VOTER_wire_2
	Port: I0 is connected to count_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2524_TMR_1
done
Added voter: \count_TMR_1_VOTER_2 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_2
	Port: I1 is connected to count_TMR_1_VOTER_wire_2
	Port: I0 is connected to count_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2524_TMR_2
done
Added voter: \count_TMR_2_VOTER_2 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_2
	Port: I1 is connected to count_TMR_1_VOTER_wire_2
	Port: I0 is connected to count_TMR_2_VOTER_wire_2
trying to set port Q on cell $auto$ff.cc:262:slice$2525_TMR_0
done
Added voter: \count_TMR_0_VOTER_3 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_3
	Port: I1 is connected to count_TMR_1_VOTER_wire_3
	Port: I0 is connected to count_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2525_TMR_1
done
Added voter: \count_TMR_1_VOTER_3 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_3
	Port: I1 is connected to count_TMR_1_VOTER_wire_3
	Port: I0 is connected to count_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2525_TMR_2
done
Added voter: \count_TMR_2_VOTER_3 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_3
	Port: I1 is connected to count_TMR_1_VOTER_wire_3
	Port: I0 is connected to count_TMR_2_VOTER_wire_3
trying to set port Q on cell $auto$ff.cc:262:slice$2526_TMR_0
done
Added voter: \count_TMR_0_VOTER_4 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_4
	Port: I1 is connected to count_TMR_1_VOTER_wire_4
	Port: I0 is connected to count_TMR_2_VOTER_wire_4
trying to set port Q on cell $auto$ff.cc:262:slice$2526_TMR_1
done
Added voter: \count_TMR_1_VOTER_4 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_4
	Port: I1 is connected to count_TMR_1_VOTER_wire_4
	Port: I0 is connected to count_TMR_2_VOTER_wire_4
trying to set port Q on cell $auto$ff.cc:262:slice$2526_TMR_2
done
Added voter: \count_TMR_2_VOTER_4 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_4
	Port: I1 is connected to count_TMR_1_VOTER_wire_4
	Port: I0 is connected to count_TMR_2_VOTER_wire_4
trying to set port Q on cell $auto$ff.cc:262:slice$2527_TMR_0
done
Added voter: \count_TMR_0_VOTER_5 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_5
	Port: I1 is connected to count_TMR_1_VOTER_wire_5
	Port: I0 is connected to count_TMR_2_VOTER_wire_5
trying to set port Q on cell $auto$ff.cc:262:slice$2527_TMR_1
done
Added voter: \count_TMR_1_VOTER_5 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_5
	Port: I1 is connected to count_TMR_1_VOTER_wire_5
	Port: I0 is connected to count_TMR_2_VOTER_wire_5
trying to set port Q on cell $auto$ff.cc:262:slice$2527_TMR_2
done
Added voter: \count_TMR_2_VOTER_5 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_5
	Port: I1 is connected to count_TMR_1_VOTER_wire_5
	Port: I0 is connected to count_TMR_2_VOTER_wire_5
trying to set port Q on cell $auto$ff.cc:262:slice$2528_TMR_0
done
Added voter: \count_TMR_0_VOTER_6 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_6
	Port: I1 is connected to count_TMR_1_VOTER_wire_6
	Port: I0 is connected to count_TMR_2_VOTER_wire_6
trying to set port Q on cell $auto$ff.cc:262:slice$2528_TMR_1
done
Added voter: \count_TMR_1_VOTER_6 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_6
	Port: I1 is connected to count_TMR_1_VOTER_wire_6
	Port: I0 is connected to count_TMR_2_VOTER_wire_6
trying to set port Q on cell $auto$ff.cc:262:slice$2528_TMR_2
done
Added voter: \count_TMR_2_VOTER_6 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_6
	Port: I1 is connected to count_TMR_1_VOTER_wire_6
	Port: I0 is connected to count_TMR_2_VOTER_wire_6
trying to set port Q on cell $auto$ff.cc:262:slice$2529_TMR_0
done
Added voter: \count_TMR_0_VOTER_7 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_7
	Port: I1 is connected to count_TMR_1_VOTER_wire_7
	Port: I0 is connected to count_TMR_2_VOTER_wire_7
trying to set port Q on cell $auto$ff.cc:262:slice$2529_TMR_1
done
Added voter: \count_TMR_1_VOTER_7 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_7
	Port: I1 is connected to count_TMR_1_VOTER_wire_7
	Port: I0 is connected to count_TMR_2_VOTER_wire_7
trying to set port Q on cell $auto$ff.cc:262:slice$2529_TMR_2
done
Added voter: \count_TMR_2_VOTER_7 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_7
	Port: I1 is connected to count_TMR_1_VOTER_wire_7
	Port: I0 is connected to count_TMR_2_VOTER_wire_7
trying to set port Q on cell $auto$ff.cc:262:slice$2530_TMR_0
done
Added voter: \count_TMR_0_VOTER_8 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_8
	Port: I1 is connected to count_TMR_1_VOTER_wire_8
	Port: I0 is connected to count_TMR_2_VOTER_wire_8
trying to set port Q on cell $auto$ff.cc:262:slice$2530_TMR_1
done
Added voter: \count_TMR_1_VOTER_8 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_8
	Port: I1 is connected to count_TMR_1_VOTER_wire_8
	Port: I0 is connected to count_TMR_2_VOTER_wire_8
trying to set port Q on cell $auto$ff.cc:262:slice$2530_TMR_2
done
Added voter: \count_TMR_2_VOTER_8 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_8
	Port: I1 is connected to count_TMR_1_VOTER_wire_8
	Port: I0 is connected to count_TMR_2_VOTER_wire_8
trying to set port Q on cell $auto$ff.cc:262:slice$2531_TMR_0
done
Added voter: \count_TMR_0_VOTER_9 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_0
	Port: I2 is connected to count_TMR_0_VOTER_wire_9
	Port: I1 is connected to count_TMR_1_VOTER_wire_9
	Port: I0 is connected to count_TMR_2_VOTER_wire_9
trying to set port Q on cell $auto$ff.cc:262:slice$2531_TMR_1
done
Added voter: \count_TMR_1_VOTER_9 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_1
	Port: I2 is connected to count_TMR_0_VOTER_wire_9
	Port: I1 is connected to count_TMR_1_VOTER_wire_9
	Port: I0 is connected to count_TMR_2_VOTER_wire_9
trying to set port Q on cell $auto$ff.cc:262:slice$2531_TMR_2
done
Added voter: \count_TMR_2_VOTER_9 (in module: \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter)
	Connections:
	Port: O is connected to count_TMR_2
	Port: I2 is connected to count_TMR_0_VOTER_wire_9
	Port: I1 is connected to count_TMR_1_VOTER_wire_9
	Port: I0 is connected to count_TMR_2_VOTER_wire_9
Inserted 143 Voters

10. Executing CHECK pass (checking for obvious problems).
Checking module debounce_top...
Checking module debounce...
Checking module \$paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter...
Found and reported 0 problems.

11. Executing BLIF backend.

End of script. Logfile hash: 178c447bb7, CPU: user 3.32s system 0.15s, MEM: 141.32 MB peak
Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 55% 21x read_verilog (2 sec), 8% 14x opt_clean (0 sec), ...
