Protel Design System Design Rule Check
PCB File : C:\Users\dev02\OneDrive\Documents\GitHub\Motor-Control\Goose_6\TestRig\Control_Test_Board\Control_Test_Board.PcbDoc
Date     : 2021-06-26
Time     : 3:34:58 PM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-10(3500mil,1500mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad Free-9(1700mil,2550mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-1(3100.669mil,1440.433mil) on Top Layer And Track (2912.165mil,1431.575mil)(3057.835mil,1431.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-1(3100.669mil,1440.433mil) on Top Layer And Track (3057.835mil,1431.575mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-1(3100.669mil,1440.433mil) on Top Layer And Track (3071.614mil,1417.795mil)(3129.685mil,1417.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-10(2869.331mil,1593.976mil) on Top Layer And Track (2912.165mil,1431.575mil)(2912.165mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-11(2869.331mil,1568.386mil) on Top Layer And Track (2912.165mil,1431.575mil)(2912.165mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-12(2869.331mil,1542.795mil) on Top Layer And Track (2912.165mil,1431.575mil)(2912.165mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-13(2869.331mil,1517.205mil) on Top Layer And Track (2912.165mil,1431.575mil)(2912.165mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-14(2869.331mil,1491.614mil) on Top Layer And Track (2912.165mil,1431.575mil)(2912.165mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-15(2869.331mil,1466.024mil) on Top Layer And Track (2912.165mil,1431.575mil)(2912.165mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-16(2869.331mil,1440.433mil) on Top Layer And Track (2912.165mil,1431.575mil)(2912.165mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-16(2869.331mil,1440.433mil) on Top Layer And Track (2912.165mil,1431.575mil)(3057.835mil,1431.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-2(3100.669mil,1466.024mil) on Top Layer And Track (3057.835mil,1431.575mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-3(3100.669mil,1491.614mil) on Top Layer And Track (3057.835mil,1431.575mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-4(3100.669mil,1517.205mil) on Top Layer And Track (3057.835mil,1431.575mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-5(3100.669mil,1542.795mil) on Top Layer And Track (3057.835mil,1431.575mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-6(3100.669mil,1568.386mil) on Top Layer And Track (3057.835mil,1431.575mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-7(3100.669mil,1593.976mil) on Top Layer And Track (3057.835mil,1431.575mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-8(3100.669mil,1619.567mil) on Top Layer And Track (2912.165mil,1628.425mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-8(3100.669mil,1619.567mil) on Top Layer And Track (3057.835mil,1431.575mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-9(2869.331mil,1619.567mil) on Top Layer And Track (2912.165mil,1431.575mil)(2912.165mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U1-9(2869.331mil,1619.567mil) on Top Layer And Track (2912.165mil,1628.425mil)(3057.835mil,1628.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U4-1(1920.021mil,2008.723mil) on Top Layer And Track (1887.541mil,1974.274mil)(1887.541mil,2043.172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
Rule Violations :22

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 24
Waived Violations : 0
Time Elapsed        : 00:00:01