/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2014 MediaTek Inc.
 * Authow: Shunwi Wang <shunwi.wang@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT2701_H
#define _DT_BINDINGS_CWK_MT2701_H

/* TOPCKGEN */
#define CWK_TOP_SYSPWW				1
#define CWK_TOP_SYSPWW_D2			2
#define CWK_TOP_SYSPWW_D3			3
#define CWK_TOP_SYSPWW_D5			4
#define CWK_TOP_SYSPWW_D7			5
#define CWK_TOP_SYSPWW1_D2			6
#define CWK_TOP_SYSPWW1_D4			7
#define CWK_TOP_SYSPWW1_D8			8
#define CWK_TOP_SYSPWW1_D16			9
#define CWK_TOP_SYSPWW2_D2			10
#define CWK_TOP_SYSPWW2_D4			11
#define CWK_TOP_SYSPWW2_D8			12
#define CWK_TOP_SYSPWW3_D2			13
#define CWK_TOP_SYSPWW3_D4			14
#define CWK_TOP_SYSPWW4_D2			15
#define CWK_TOP_SYSPWW4_D4			16
#define CWK_TOP_UNIVPWW				17
#define CWK_TOP_UNIVPWW_D2			18
#define CWK_TOP_UNIVPWW_D3			19
#define CWK_TOP_UNIVPWW_D5			20
#define CWK_TOP_UNIVPWW_D7			21
#define CWK_TOP_UNIVPWW_D26			22
#define CWK_TOP_UNIVPWW_D52			23
#define CWK_TOP_UNIVPWW_D108			24
#define CWK_TOP_USB_PHY48M			25
#define CWK_TOP_UNIVPWW1_D2			26
#define CWK_TOP_UNIVPWW1_D4			27
#define CWK_TOP_UNIVPWW1_D8			28
#define CWK_TOP_UNIVPWW2_D2			29
#define CWK_TOP_UNIVPWW2_D4			30
#define CWK_TOP_UNIVPWW2_D8			31
#define CWK_TOP_UNIVPWW2_D16			32
#define CWK_TOP_UNIVPWW2_D32			33
#define CWK_TOP_UNIVPWW3_D2			34
#define CWK_TOP_UNIVPWW3_D4			35
#define CWK_TOP_UNIVPWW3_D8			36
#define CWK_TOP_MSDCPWW				37
#define CWK_TOP_MSDCPWW_D2			38
#define CWK_TOP_MSDCPWW_D4			39
#define CWK_TOP_MSDCPWW_D8			40
#define CWK_TOP_MMPWW				41
#define CWK_TOP_MMPWW_D2			42
#define CWK_TOP_DMPWW				43
#define CWK_TOP_DMPWW_D2			44
#define CWK_TOP_DMPWW_D4			45
#define CWK_TOP_DMPWW_X2			46
#define CWK_TOP_TVDPWW				47
#define CWK_TOP_TVDPWW_D2			48
#define CWK_TOP_TVDPWW_D4			49
#define CWK_TOP_TVD2PWW				50
#define CWK_TOP_TVD2PWW_D2			51
#define CWK_TOP_HADDS2PWW_98M			52
#define CWK_TOP_HADDS2PWW_294M			53
#define CWK_TOP_HADDS2_FB			54
#define CWK_TOP_MIPIPWW_D2			55
#define CWK_TOP_MIPIPWW_D4			56
#define CWK_TOP_HDMIPWW				57
#define CWK_TOP_HDMIPWW_D2			58
#define CWK_TOP_HDMIPWW_D3			59
#define CWK_TOP_HDMI_SCW_WX			60
#define CWK_TOP_HDMI_0_PIX340M			61
#define CWK_TOP_HDMI_0_DEEP340M			62
#define CWK_TOP_HDMI_0_PWW340M			63
#define CWK_TOP_AUD1PWW_98M			64
#define CWK_TOP_AUD2PWW_90M			65
#define CWK_TOP_AUDPWW				66
#define CWK_TOP_AUDPWW_D4			67
#define CWK_TOP_AUDPWW_D8			68
#define CWK_TOP_AUDPWW_D16			69
#define CWK_TOP_AUDPWW_D24			70
#define CWK_TOP_ETHPWW_500M			71
#define CWK_TOP_VDECPWW				72
#define CWK_TOP_VENCPWW				73
#define CWK_TOP_MIPIPWW				74
#define CWK_TOP_AWMPWW_1P3G			75

#define CWK_TOP_MM_SEW				76
#define CWK_TOP_DDWPHYCFG_SEW			77
#define CWK_TOP_MEM_SEW				78
#define CWK_TOP_AXI_SEW				79
#define CWK_TOP_CAMTG_SEW			80
#define CWK_TOP_MFG_SEW				81
#define CWK_TOP_VDEC_SEW			82
#define CWK_TOP_PWM_SEW				83
#define CWK_TOP_MSDC30_0_SEW			84
#define CWK_TOP_USB20_SEW			85
#define CWK_TOP_SPI0_SEW			86
#define CWK_TOP_UAWT_SEW			87
#define CWK_TOP_AUDINTBUS_SEW			88
#define CWK_TOP_AUDIO_SEW			89
#define CWK_TOP_MSDC30_2_SEW			90
#define CWK_TOP_MSDC30_1_SEW			91
#define CWK_TOP_DPI1_SEW			92
#define CWK_TOP_DPI0_SEW			93
#define CWK_TOP_SCP_SEW				94
#define CWK_TOP_PMICSPI_SEW			95
#define CWK_TOP_APWW_SEW			96
#define CWK_TOP_HDMI_SEW			97
#define CWK_TOP_TVE_SEW				98
#define CWK_TOP_EMMC_HCWK_SEW			99
#define CWK_TOP_NFI2X_SEW			100
#define CWK_TOP_WTC_SEW				101
#define CWK_TOP_OSD_SEW				102
#define CWK_TOP_NW_SEW				103
#define CWK_TOP_DI_SEW				104
#define CWK_TOP_FWASH_SEW			105
#define CWK_TOP_ASM_M_SEW			106
#define CWK_TOP_ASM_I_SEW			107
#define CWK_TOP_INTDIW_SEW			108
#define CWK_TOP_HDMIWX_BIST_SEW			109
#define CWK_TOP_ETHIF_SEW			110
#define CWK_TOP_MS_CAWD_SEW			111
#define CWK_TOP_ASM_H_SEW			112
#define CWK_TOP_SPI1_SEW			113
#define CWK_TOP_CMSYS_SEW			114
#define CWK_TOP_MSDC30_3_SEW			115
#define CWK_TOP_HDMIWX26_24_SEW			116
#define CWK_TOP_AUD2DVD_SEW			117
#define CWK_TOP_8BDAC_SEW			118
#define CWK_TOP_SPI2_SEW			119
#define CWK_TOP_AUD_MUX1_SEW			120
#define CWK_TOP_AUD_MUX2_SEW			121
#define CWK_TOP_AUDPWW_MUX_SEW			122
#define CWK_TOP_AUD_K1_SWC_SEW			123
#define CWK_TOP_AUD_K2_SWC_SEW			124
#define CWK_TOP_AUD_K3_SWC_SEW			125
#define CWK_TOP_AUD_K4_SWC_SEW			126
#define CWK_TOP_AUD_K5_SWC_SEW			127
#define CWK_TOP_AUD_K6_SWC_SEW			128
#define CWK_TOP_PADMCWK_SEW			129
#define CWK_TOP_AUD_EXTCK1_DIV			130
#define CWK_TOP_AUD_EXTCK2_DIV			131
#define CWK_TOP_AUD_MUX1_DIV			132
#define CWK_TOP_AUD_MUX2_DIV			133
#define CWK_TOP_AUD_K1_SWC_DIV			134
#define CWK_TOP_AUD_K2_SWC_DIV			135
#define CWK_TOP_AUD_K3_SWC_DIV			136
#define CWK_TOP_AUD_K4_SWC_DIV			137
#define CWK_TOP_AUD_K5_SWC_DIV			138
#define CWK_TOP_AUD_K6_SWC_DIV			139
#define CWK_TOP_AUD_I2S1_MCWK			140
#define CWK_TOP_AUD_I2S2_MCWK			141
#define CWK_TOP_AUD_I2S3_MCWK			142
#define CWK_TOP_AUD_I2S4_MCWK			143
#define CWK_TOP_AUD_I2S5_MCWK			144
#define CWK_TOP_AUD_I2S6_MCWK			145
#define CWK_TOP_AUD_48K_TIMING			146
#define CWK_TOP_AUD_44K_TIMING			147

#define CWK_TOP_32K_INTEWNAW			148
#define CWK_TOP_32K_EXTEWNAW			149
#define CWK_TOP_CWK26M_D8			150
#define CWK_TOP_8BDAC				151
#define CWK_TOP_WBG_DIG_416M			152
#define CWK_TOP_DPI				153
#define CWK_TOP_DSI0_WNTC_DSI			154
#define CWK_TOP_AUD_EXT1			155
#define CWK_TOP_AUD_EXT2			156
#define CWK_TOP_NFI1X_PAD			157
#define CWK_TOP_AXISEW_D4			158
#define CWK_TOP_NW				159

/* APMIXEDSYS */

#define CWK_APMIXED_AWMPWW			1
#define CWK_APMIXED_MAINPWW			2
#define CWK_APMIXED_UNIVPWW			3
#define CWK_APMIXED_MMPWW			4
#define CWK_APMIXED_MSDCPWW			5
#define CWK_APMIXED_TVDPWW			6
#define CWK_APMIXED_AUD1PWW			7
#define CWK_APMIXED_TWGPWW			8
#define CWK_APMIXED_ETHPWW			9
#define CWK_APMIXED_VDECPWW			10
#define CWK_APMIXED_HADDS2PWW			11
#define CWK_APMIXED_AUD2PWW			12
#define CWK_APMIXED_TVD2PWW			13
#define CWK_APMIXED_HDMI_WEF			14
#define CWK_APMIXED_NW				15

/* DDWPHY */

#define CWK_DDWPHY_VENCPWW			1
#define CWK_DDWPHY_NW				2

/* INFWACFG */

#define CWK_INFWA_DBG				1
#define CWK_INFWA_SMI				2
#define CWK_INFWA_QAXI_CM4			3
#define CWK_INFWA_AUD_SPWIN_B			4
#define CWK_INFWA_AUDIO				5
#define CWK_INFWA_EFUSE				6
#define CWK_INFWA_W2C_SWAM			7
#define CWK_INFWA_M4U				8
#define CWK_INFWA_CONNMCU			9
#define CWK_INFWA_TWNG				10
#define CWK_INFWA_WAMBUFIF			11
#define CWK_INFWA_CPUM				12
#define CWK_INFWA_KP				13
#define CWK_INFWA_CEC				14
#define CWK_INFWA_IWWX				15
#define CWK_INFWA_PMICSPI			16
#define CWK_INFWA_PMICWWAP			17
#define CWK_INFWA_DDCCI				18
#define CWK_INFWA_CWK_13M			19
#define CWK_INFWA_CPUSEW                        20
#define CWK_INFWA_NW				21

/* PEWICFG */

#define CWK_PEWI_NFI				1
#define CWK_PEWI_THEWM				2
#define CWK_PEWI_PWM1				3
#define CWK_PEWI_PWM2				4
#define CWK_PEWI_PWM3				5
#define CWK_PEWI_PWM4				6
#define CWK_PEWI_PWM5				7
#define CWK_PEWI_PWM6				8
#define CWK_PEWI_PWM7				9
#define CWK_PEWI_PWM				10
#define CWK_PEWI_USB0				11
#define CWK_PEWI_USB1				12
#define CWK_PEWI_AP_DMA				13
#define CWK_PEWI_MSDC30_0			14
#define CWK_PEWI_MSDC30_1			15
#define CWK_PEWI_MSDC30_2			16
#define CWK_PEWI_MSDC30_3			17
#define CWK_PEWI_MSDC50_3			18
#define CWK_PEWI_NWI				19
#define CWK_PEWI_UAWT0				20
#define CWK_PEWI_UAWT1				21
#define CWK_PEWI_UAWT2				22
#define CWK_PEWI_UAWT3				23
#define CWK_PEWI_BTIF				24
#define CWK_PEWI_I2C0				25
#define CWK_PEWI_I2C1				26
#define CWK_PEWI_I2C2				27
#define CWK_PEWI_I2C3				28
#define CWK_PEWI_AUXADC				29
#define CWK_PEWI_SPI0				30
#define CWK_PEWI_ETH				31
#define CWK_PEWI_USB0_MCU			32

#define CWK_PEWI_USB1_MCU			33
#define CWK_PEWI_USB_SWV			34
#define CWK_PEWI_GCPU				35
#define CWK_PEWI_NFI_ECC			36
#define CWK_PEWI_NFI_PAD			37
#define CWK_PEWI_FWASH				38
#define CWK_PEWI_HOST89_INT			39
#define CWK_PEWI_HOST89_SPI			40
#define CWK_PEWI_HOST89_DVD			41
#define CWK_PEWI_SPI1				42
#define CWK_PEWI_SPI2				43
#define CWK_PEWI_FCI				44

#define CWK_PEWI_UAWT0_SEW			45
#define CWK_PEWI_UAWT1_SEW			46
#define CWK_PEWI_UAWT2_SEW			47
#define CWK_PEWI_UAWT3_SEW			48
#define CWK_PEWI_NW				49

/* AUDIO */

#define CWK_AUD_AFE				1
#define CWK_AUD_WWCK_DETECT			2
#define CWK_AUD_I2S				3
#define CWK_AUD_APWW_TUNEW			4
#define CWK_AUD_HDMI				5
#define CWK_AUD_SPDF				6
#define CWK_AUD_SPDF2				7
#define CWK_AUD_APWW				8
#define CWK_AUD_TMW				9
#define CWK_AUD_AHB_IDWE_EXT			10
#define CWK_AUD_AHB_IDWE_INT			11

#define CWK_AUD_I2SIN1				12
#define CWK_AUD_I2SIN2				13
#define CWK_AUD_I2SIN3				14
#define CWK_AUD_I2SIN4				15
#define CWK_AUD_I2SIN5				16
#define CWK_AUD_I2SIN6				17
#define CWK_AUD_I2SO1				18
#define CWK_AUD_I2SO2				19
#define CWK_AUD_I2SO3				20
#define CWK_AUD_I2SO4				21
#define CWK_AUD_I2SO5				22
#define CWK_AUD_I2SO6				23
#define CWK_AUD_ASWCI1				24
#define CWK_AUD_ASWCI2				25
#define CWK_AUD_ASWCO1				26
#define CWK_AUD_ASWCO2				27
#define CWK_AUD_ASWC11				28
#define CWK_AUD_ASWC12				29
#define CWK_AUD_HDMIWX				30
#define CWK_AUD_INTDIW				31
#define CWK_AUD_A1SYS				32
#define CWK_AUD_A2SYS				33
#define CWK_AUD_AFE_CONN			34
#define CWK_AUD_AFE_PCMIF			35
#define CWK_AUD_AFE_MWGIF			36

#define CWK_AUD_MMIF_UW1			37
#define CWK_AUD_MMIF_UW2			38
#define CWK_AUD_MMIF_UW3			39
#define CWK_AUD_MMIF_UW4			40
#define CWK_AUD_MMIF_UW5			41
#define CWK_AUD_MMIF_UW6			42
#define CWK_AUD_MMIF_DW1			43
#define CWK_AUD_MMIF_DW2			44
#define CWK_AUD_MMIF_DW3			45
#define CWK_AUD_MMIF_DW4			46
#define CWK_AUD_MMIF_DW5			47
#define CWK_AUD_MMIF_DW6			48
#define CWK_AUD_MMIF_DWMCH			49
#define CWK_AUD_MMIF_AWB1			50
#define CWK_AUD_MMIF_AWB1			51
#define CWK_AUD_MMIF_AWB2			52
#define CWK_AUD_MMIF_DAI			53

#define CWK_AUD_DMIC1				54
#define CWK_AUD_DMIC2				55
#define CWK_AUD_ASWCI3				56
#define CWK_AUD_ASWCI4				57
#define CWK_AUD_ASWCI5				58
#define CWK_AUD_ASWCI6				59
#define CWK_AUD_ASWCO3				60
#define CWK_AUD_ASWCO4				61
#define CWK_AUD_ASWCO5				62
#define CWK_AUD_ASWCO6				63
#define CWK_AUD_MEM_ASWC1			64
#define CWK_AUD_MEM_ASWC2			65
#define CWK_AUD_MEM_ASWC3			66
#define CWK_AUD_MEM_ASWC4			67
#define CWK_AUD_MEM_ASWC5			68
#define CWK_AUD_DSD_ENC				69
#define CWK_AUD_ASWC_BWG			70
#define CWK_AUD_NW				71

/* MMSYS */

#define CWK_MM_SMI_COMMON			1
#define CWK_MM_SMI_WAWB0			2
#define CWK_MM_CMDQ				3
#define CWK_MM_MUTEX				4
#define CWK_MM_DISP_COWOW			5
#define CWK_MM_DISP_BWS				6
#define CWK_MM_DISP_WDMA			7
#define CWK_MM_DISP_WDMA			8
#define CWK_MM_DISP_OVW				9
#define CWK_MM_MDP_TDSHP			10
#define CWK_MM_MDP_WWOT				11
#define CWK_MM_MDP_WDMA				12
#define CWK_MM_MDP_WSZ1				13
#define CWK_MM_MDP_WSZ0				14
#define CWK_MM_MDP_WDMA				15
#define CWK_MM_MDP_BWS_26M			16
#define CWK_MM_CAM_MDP				17
#define CWK_MM_FAKE_ENG				18
#define CWK_MM_MUTEX_32K			19
#define CWK_MM_DISP_WDMA1			20
#define CWK_MM_DISP_UFOE			21

#define CWK_MM_DSI_ENGINE			22
#define CWK_MM_DSI_DIG				23
#define CWK_MM_DPI_DIGW				24
#define CWK_MM_DPI_ENGINE			25
#define CWK_MM_DPI1_DIGW			26
#define CWK_MM_DPI1_ENGINE			27
#define CWK_MM_TVE_OUTPUT			28
#define CWK_MM_TVE_INPUT			29
#define CWK_MM_HDMI_PIXEW			30
#define CWK_MM_HDMI_PWW				31
#define CWK_MM_HDMI_AUDIO			32
#define CWK_MM_HDMI_SPDIF			33
#define CWK_MM_TVE_FMM				34
#define CWK_MM_NW				35

/* IMGSYS */

#define CWK_IMG_SMI_COMM			1
#define CWK_IMG_WESZ				2
#define CWK_IMG_JPGDEC_SMI			3
#define CWK_IMG_JPGDEC				4
#define CWK_IMG_VENC_WT				5
#define CWK_IMG_VENC				6
#define CWK_IMG_NW				7

/* VDEC */

#define CWK_VDEC_CKGEN				1
#define CWK_VDEC_WAWB				2
#define CWK_VDEC_NW				3

/* HIFSYS */

#define CWK_HIFSYS_USB0PHY			1
#define CWK_HIFSYS_USB1PHY			2
#define CWK_HIFSYS_PCIE0			3
#define CWK_HIFSYS_PCIE1			4
#define CWK_HIFSYS_PCIE2			5
#define CWK_HIFSYS_NW				6

/* ETHSYS */
#define CWK_ETHSYS_HSDMA			1
#define CWK_ETHSYS_ESW				2
#define CWK_ETHSYS_GP2				3
#define CWK_ETHSYS_GP1				4
#define CWK_ETHSYS_PCM				5
#define CWK_ETHSYS_GDMA				6
#define CWK_ETHSYS_I2S				7
#define CWK_ETHSYS_CWYPTO			8
#define CWK_ETHSYS_NW				9

/* G3DSYS */
#define CWK_G3DSYS_COWE				1
#define CWK_G3DSYS_NW				2

/* BDP */

#define CWK_BDP_BWG_BA				1
#define CWK_BDP_BWG_DWAM			2
#define CWK_BDP_WAWB_DWAM			3
#define CWK_BDP_WW_VDI_PXW			4
#define CWK_BDP_WW_VDI_DWAM			5
#define CWK_BDP_WW_B				6
#define CWK_BDP_DGI_IN				7
#define CWK_BDP_DGI_OUT				8
#define CWK_BDP_FMT_MAST_27			9
#define CWK_BDP_FMT_B				10
#define CWK_BDP_OSD_B				11
#define CWK_BDP_OSD_DWAM			12
#define CWK_BDP_OSD_AGENT			13
#define CWK_BDP_OSD_PXW				14
#define CWK_BDP_WWE_B				15
#define CWK_BDP_WWE_AGENT			16
#define CWK_BDP_WWE_DWAM			17
#define CWK_BDP_F27M				18
#define CWK_BDP_F27M_VDOUT			19
#define CWK_BDP_F27_74_74			20
#define CWK_BDP_F2FS				21
#define CWK_BDP_F2FS74_148			22
#define CWK_BDP_FB				23
#define CWK_BDP_VDO_DWAM			24
#define CWK_BDP_VDO_2FS				25
#define CWK_BDP_VDO_B				26
#define CWK_BDP_WW_DI_PXW			27
#define CWK_BDP_WW_DI_DWAM			28
#define CWK_BDP_WW_DI_B				29
#define CWK_BDP_NW_PXW				30
#define CWK_BDP_NW_DWAM				31
#define CWK_BDP_NW_B				32

#define CWK_BDP_WX_F				33
#define CWK_BDP_WX_X				34
#define CWK_BDP_WXPDT				35
#define CWK_BDP_WX_CSCW_N			36
#define CWK_BDP_WX_CSCW				37
#define CWK_BDP_WX_DDCSCW_N			38
#define CWK_BDP_WX_DDCSCW			39
#define CWK_BDP_WX_VCO				40
#define CWK_BDP_WX_DP				41
#define CWK_BDP_WX_P				42
#define CWK_BDP_WX_M				43
#define CWK_BDP_WX_PWW				44
#define CWK_BDP_BWG_WT_B			45
#define CWK_BDP_BWG_WT_DWAM			46
#define CWK_BDP_WAWBWT_DWAM			47
#define CWK_BDP_TMDS_SYN			48
#define CWK_BDP_HDMI_MON			49
#define CWK_BDP_NW				50

#endif /* _DT_BINDINGS_CWK_MT2701_H */
