// Seed: 71827455
module module_0 (
    input id_0,
    input id_1
);
  reg id_2;
  assign id_2 = id_0;
  type_5(
      id_1, !id_0, 1
  );
  assign id_2 = 1;
  reg id_3;
  assign id_3 = id_2;
  type_7(
      1, id_2, !id_0
  );
  assign id_2 = 1;
  always @(id_0 or posedge id_1) if (1) id_2 <= 1;
endmodule
