#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jun 24 17:31:20 2019
# Process ID: 11652
# Current directory: C:/Users/adam/Desktop/FPGA_Projects/GRC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11836 C:\Users\adam\Desktop\FPGA_Projects\GRC\project_tt.xpr
# Log file: C:/Users/adam/Desktop/FPGA_Projects/GRC/vivado.log
# Journal file: C:/Users/adam/Desktop/FPGA_Projects/GRC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'brd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 796.246 ; gain = 152.203
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jul  4 16:39:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/runme.log
[Thu Jul  4 16:39:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 20:01:46 2019...
