ZCU111	xps:xsg	hw_sys	zcu111:xczu28dr
ZCU111	xps:xsg	clk_src	sys_clk
ZCU111	xps:xsg	clk_rate	256
ZCU111	xps:xsg	sample_period	1
ZCU111	xps:xsg	synthesis_tool	XST
bitfield_snapshot/ss/bram	xps:bram	arith_type	Unsigned
bitfield_snapshot/ss/bram	xps:bram	addr_width	13
bitfield_snapshot/ss/bram	xps:bram	data_width	32
bitfield_snapshot/ss/bram	xps:bram	reg_prim_output	off
bitfield_snapshot/ss/bram	xps:bram	reg_core_output	off
bitfield_snapshot/ss/bram	xps:bram	optimization	Minimum_Area
bitfield_snapshot/ss/bram	xps:bram	data_bin_pt	0
bitfield_snapshot/ss/bram	xps:bram	init_vals	[0:2^13-1]
bitfield_snapshot/ss/bram	xps:bram	sample_rate	1
bitfield_snapshot/ss/ctrl	xps:sw_reg	io_dir	From\_Processor
bitfield_snapshot/ss/ctrl	xps:sw_reg	io_delay	0
bitfield_snapshot/ss/ctrl	xps:sw_reg	init_val	0
bitfield_snapshot/ss/ctrl	xps:sw_reg	sample_period	1
bitfield_snapshot/ss/ctrl	xps:sw_reg	names	reg
bitfield_snapshot/ss/ctrl	xps:sw_reg	bitwidths	32
bitfield_snapshot/ss/ctrl	xps:sw_reg	bin_pts	0
bitfield_snapshot/ss/ctrl	xps:sw_reg	arith_types	0
bitfield_snapshot/ss/ctrl	xps:sw_reg	sim_port	off
bitfield_snapshot/ss/ctrl	xps:sw_reg	show_format	on
bitfield_snapshot/ss/status	xps:sw_reg	io_dir	To\_Processor
bitfield_snapshot/ss/status	xps:sw_reg	io_delay	0
bitfield_snapshot/ss/status	xps:sw_reg	init_val	0
bitfield_snapshot/ss/status	xps:sw_reg	sample_period	1
bitfield_snapshot/ss/status	xps:sw_reg	names	reg
bitfield_snapshot/ss/status	xps:sw_reg	bitwidths	32
bitfield_snapshot/ss/status	xps:sw_reg	bin_pts	0
bitfield_snapshot/ss/status	xps:sw_reg	arith_types	0
bitfield_snapshot/ss/status	xps:sw_reg	sim_port	off
bitfield_snapshot/ss/status	xps:sw_reg	show_format	on
dest_ip	xps:sw_reg	io_dir	From\_Processor
dest_ip	xps:sw_reg	io_delay	0
dest_ip	xps:sw_reg	init_val	0
dest_ip	xps:sw_reg	sample_period	1
dest_ip	xps:sw_reg	names	reg
dest_ip	xps:sw_reg	bitwidths	32
dest_ip	xps:sw_reg	bin_pts	0
dest_ip	xps:sw_reg	arith_types	0
dest_ip	xps:sw_reg	sim_port	on
dest_ip	xps:sw_reg	show_format	off
dest_port	xps:sw_reg	io_dir	From\_Processor
dest_port	xps:sw_reg	io_delay	0
dest_port	xps:sw_reg	init_val	0
dest_port	xps:sw_reg	sample_period	1
dest_port	xps:sw_reg	names	reg
dest_port	xps:sw_reg	bitwidths	16
dest_port	xps:sw_reg	bin_pts	0
dest_port	xps:sw_reg	arith_types	0
dest_port	xps:sw_reg	sim_port	on
dest_port	xps:sw_reg	show_format	off
pkt_sim/enable	xps:sw_reg	io_dir	From\_Processor
pkt_sim/enable	xps:sw_reg	io_delay	0
pkt_sim/enable	xps:sw_reg	init_val	0
pkt_sim/enable	xps:sw_reg	sample_period	1
pkt_sim/enable	xps:sw_reg	names	reg
pkt_sim/enable	xps:sw_reg	bitwidths	32
pkt_sim/enable	xps:sw_reg	bin_pts	0
pkt_sim/enable	xps:sw_reg	arith_types	0
pkt_sim/enable	xps:sw_reg	sim_port	on
pkt_sim/enable	xps:sw_reg	show_format	off
pkt_sim/payload_len	xps:sw_reg	io_dir	From\_Processor
pkt_sim/payload_len	xps:sw_reg	io_delay	0
pkt_sim/payload_len	xps:sw_reg	init_val	0
pkt_sim/payload_len	xps:sw_reg	sample_period	1
pkt_sim/payload_len	xps:sw_reg	names	reg
pkt_sim/payload_len	xps:sw_reg	bitwidths	32
pkt_sim/payload_len	xps:sw_reg	bin_pts	0
pkt_sim/payload_len	xps:sw_reg	arith_types	0
pkt_sim/payload_len	xps:sw_reg	sim_port	on
pkt_sim/payload_len	xps:sw_reg	show_format	off
pkt_sim/period	xps:sw_reg	io_dir	From\_Processor
pkt_sim/period	xps:sw_reg	io_delay	0
pkt_sim/period	xps:sw_reg	init_val	0
pkt_sim/period	xps:sw_reg	sample_period	1
pkt_sim/period	xps:sw_reg	names	reg
pkt_sim/period	xps:sw_reg	bitwidths	32
pkt_sim/period	xps:sw_reg	bin_pts	0
pkt_sim/period	xps:sw_reg	arith_types	0
pkt_sim/period	xps:sw_reg	sim_port	on
pkt_sim/period	xps:sw_reg	show_format	off
rst	xps:sw_reg	io_dir	From\_Processor
rst	xps:sw_reg	io_delay	0
rst	xps:sw_reg	init_val	0
rst	xps:sw_reg	sample_period	1
rst	xps:sw_reg	names	[core_rst\_cnt_rst]
rst	xps:sw_reg	bitwidths	[1\_1]
rst	xps:sw_reg	bin_pts	0
rst	xps:sw_reg	arith_types	[2\_2]
rst	xps:sw_reg	sim_port	on
rst	xps:sw_reg	show_format	off
bitfield_snapshot	casper:bitsnap	io_names	[data\_valid\_eof]
bitfield_snapshot	casper:bitsnap	io_widths	[8\_1\_1]
bitfield_snapshot	casper:bitsnap	io_bps	[0\_0\_0]
bitfield_snapshot	casper:bitsnap	io_types	[0\_2\_2]
bitfield_snapshot	casper:bitsnap	show_format	on
bitfield_snapshot	casper:bitsnap	snap_storage	bram
bitfield_snapshot	casper:bitsnap	snap_dram_dimm	2
bitfield_snapshot	casper:bitsnap	snap_dram_clock	250
bitfield_snapshot	casper:bitsnap	snap_nsamples	13
bitfield_snapshot	casper:bitsnap	snap_data_width	32
bitfield_snapshot	casper:bitsnap	snap_offset	off
bitfield_snapshot	casper:bitsnap	snap_circap	off
bitfield_snapshot	casper:bitsnap	snap_value	off
bitfield_snapshot	casper:bitsnap	snap_ext_arm	off
bitfield_snapshot	casper:bitsnap	snap_ext_circ	off
bitfield_snapshot	casper:bitsnap	snap_provide_outputs	on
bitfield_snapshot	casper:bitsnap	snap_use_dsp48	on
bitfield_snapshot	casper:bitsnap	snap_delay	0
bitfield_snapshot	casper:bitsnap	extra_names	[c\_d]
bitfield_snapshot	casper:bitsnap	extra_widths	[30\_2]
bitfield_snapshot	casper:bitsnap	extra_bps	[0\_0]
bitfield_snapshot	casper:bitsnap	extra_types	[0\_0]
bitfield_snapshot/ss	casper:snapshot	storage	bram
bitfield_snapshot/ss	casper:snapshot	dram_dimm	2
bitfield_snapshot/ss	casper:snapshot	dram_clock	250
bitfield_snapshot/ss	casper:snapshot	nsamples	13
bitfield_snapshot/ss	casper:snapshot	data_width	32
bitfield_snapshot/ss	casper:snapshot	offset	off
bitfield_snapshot/ss	casper:snapshot	circap	off
bitfield_snapshot/ss	casper:snapshot	value	off
bitfield_snapshot/ss	casper:snapshot	ext_arm	off
bitfield_snapshot/ss	casper:snapshot	ext_circ	off
bitfield_snapshot/ss	casper:snapshot	provide_outputs	off
bitfield_snapshot/ss	casper:snapshot	use_dsp48	on
77777	77777	tags	casper:bitsnap,casper:snapshot,xps:bram,xps:sw_reg,xps:xsg
77777	77777	system	onegbe_test
77777	77777	builddate	16-Oct-2020\_21:02:28
77777	77777	latency	NaN
77777	77777	xlSgRoot	/home/wei/Software/Vivado/install/Vivado/2018.3/lib/lnx64.o/matlab/sysgen.mexa64
