Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado_1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6e7d454ebf5e4bf280dc614207f088e1 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_sim_behav xil_defaultlib.top_module_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_add
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.mem_store
Compiling module xil_defaultlib.register_store
Compiling module xil_defaultlib.ALU_32
Compiling module xil_defaultlib.Decoding_control
Compiling module xil_defaultlib.RIJ_CPU
Compiling module xil_defaultlib.top_module_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_sim_behav
