MODULE main
VAR
  state : {s0, s1};
ASSIGN
  init(state) := s0;
  next(state) := case
	state = s0 : s1;
	state = s1 : s1;
	esac;
DEFINE
  p := state = s0;
  q := state = s1;
LTLSPEC
  F(p) -> F(q);
CTLSPEC
  AF(p) -> AF(q);
CTLSPEC
  AG(p -> AF(q));