verilog work "top.v"
verilog work "simu.v"
