// Seed: 4104705136
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  output id_12;
  input id_11;
  inout id_10;
  input id_9;
  inout id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_8  = 1;
  assign id_12 = id_10;
  logic id_13;
  assign id_6  = id_8;
  assign id_7  = id_13;
  assign id_13 = id_11;
endmodule
`define pp_13 0
