`timescale 1ns / 1ps


////dataflow
//module mux_4x1(y,s,i);
//input [3:0]i;
//input [1:0] s;
//output [3:0]y;
//assign y=i[s];

//endmodule

////behavioral
module mux_4x1(y,s,i);
input [3:0]i;
input [1:0]s;
output reg [3:0]y;
always@(*)begin
    y=4'b0000;
    case(s)
        2'd0:y[0]=i[0];
        2'd1:y[1]=i[1];
        2'd2:y[2]=i[2];
        2'd3:y[3]=i[3];
        default:$display("error");
    endcase
    end
endmodule
