#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Feb 21 21:00:28 2025
# Process ID         : 146942
# Current directory  : /home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex
# Command line       : vivado -notrace -source /home/mark/fpga/src/zcu106/pcie_led/pcie_led.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_ex.tcl
# Log file           : /home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/vivado.log
# Journal file       : /home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/vivado.jou
# Running On         : zen
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 1940.634 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 16089 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20384 MB
# Available Virtual  : 12317 MB
#-----------------------------------------------------------
start_gui
source /home/mark/fpga/src/zcu106/pcie_led/pcie_led.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mark/software/amd/installed/Vivado/2024.2/data/ip'.
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'pcie4_uscale_plus_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'pcie4_uscale_plus_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'pcie4_uscale_plus_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'pcie4_uscale_plus_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: ttcl/example_scriptext.tcl
INFO: [open_example_project] Sourcing extension script: clk_wiz.tcl
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/home/mark/software/amd/installed/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/software/amd/installed/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/xsim/pcie4_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/xsim/pcie4_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/modelsim/pcie4_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/modelsim/pcie4_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/questa/pcie4_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/questa/pcie4_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-5] Generating a 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch. Please note that the single-step script generation is not supported currently for system design containing SystemC/cpp/C sources.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/xcelium/pcie4_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/xcelium/pcie4_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-38] Property 'vcs.elaborate.debug_pp' is deprecated and will be removed in the next Vivado release. Please use 'vcs.elaborate.debug_acc' instead.
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/vcs/pcie4_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/vcs/pcie4_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/riviera/pcie4_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4_uscale_plus_0/riviera/pcie4_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/home/mark/software/amd/installed/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/software/amd/installed/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-5] Generating a 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch. Please note that the single-step script generation is not supported currently for system design containing SystemC/cpp/C sources.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xcelium/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xcelium/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-38] Property 'vcs.elaborate.debug_pp' is deprecated and will be removed in the next Vivado release. Please use 'vcs.elaborate.debug_acc' instead.
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.sh'
INFO: [SIM-utils-43] Exported '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.bmj'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 22 12:08:10 2025...
