{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523825236208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523825236208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 23:47:16 2018 " "Processing started: Sun Apr 15 23:47:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523825236208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523825236208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map erg1 -c erg1 --generate_functional_sim_netlist " "Command: quartus_map erg1 -c erg1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523825236208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523825236536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erg1.vhd 12 6 " "Found 12 design units, including 6 entities, in source file erg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 erg1-my_arch " "Found design unit 1: erg1-my_arch" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NOT1-Narch " "Found design unit 2: NOT1-Narch" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND310-AND1arch " "Found design unit 3: AND310-AND1arch" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR13-OR1arch " "Found design unit 4: OR13-OR1arch" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR14-OR1arch " "Found design unit 5: OR14-OR1arch" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR123-OR1arch " "Found design unit 6: OR123-OR1arch" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_ENTITY_NAME" "1 erg1 " "Found entity 1: erg1" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOT1 " "Found entity 2: NOT1" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND310 " "Found entity 3: AND310" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR13 " "Found entity 4: OR13" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR14 " "Found entity 5: OR14" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR123 " "Found entity 6: OR123" {  } { { "erg1.vhd" "" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523825236927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "erg1 " "Elaborating entity \"erg1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523825236958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT1 NOT1:stage0 " "Elaborating entity \"NOT1\" for hierarchy \"NOT1:stage0\"" {  } { { "erg1.vhd" "stage0" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523825236958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR14 OR14:stage5 " "Elaborating entity \"OR14\" for hierarchy \"OR14:stage5\"" {  } { { "erg1.vhd" "stage5" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523825236974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR123 OR123:stage9 " "Elaborating entity \"OR123\" for hierarchy \"OR123:stage9\"" {  } { { "erg1.vhd" "stage9" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523825236974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR13 OR13:stage14 " "Elaborating entity \"OR13\" for hierarchy \"OR13:stage14\"" {  } { { "erg1.vhd" "stage14" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523825236974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND310 AND310:stage15 " "Elaborating entity \"AND310\" for hierarchy \"AND310:stage15\"" {  } { { "erg1.vhd" "stage15" { Text "C:/altera/13.0sp1/vhdl/p3150085/erg1.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523825236989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523825237067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 23:47:17 2018 " "Processing ended: Sun Apr 15 23:47:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523825237067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523825237067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523825237067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523825237067 ""}
