{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688873141425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688873141425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 09 10:25:41 2023 " "Processing started: Sun Jul 09 10:25:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688873141425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688873141425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRJ_DSD -c PRJ_DSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRJ_DSD -c PRJ_DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688873141425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688873142227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_0808.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_0808.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_0808-behav " "Found design unit 1: ADC_0808-behav" {  } { { "ADC_0808.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/ADC_0808.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_0808 " "Found entity 1: ADC_0808" {  } { { "ADC_0808.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/ADC_0808.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873143077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_ct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CT-controller " "Found design unit 1: LCD_CT-controller" {  } { { "LCD_CT.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_CT.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143082 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CT " "Found entity 1: LCD_CT" {  } { { "LCD_CT.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_CT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873143082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DATA-bhv_data " "Found design unit 1: LCD_DATA-bhv_data" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143085 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DATA " "Found entity 1: LCD_DATA" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873143085 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement UART_tx.vhd(112) " "VHDL syntax error at UART_tx.vhd(112) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1688873143100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement UART_tx.vhd(128) " "VHDL syntax error at UART_tx.vhd(128) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 128 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1688873143100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"if\" UART_tx.vhd(133) " "VHDL syntax error at UART_tx.vhd(133) near text \"case\";  expecting \"if\"" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1688873143100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"case\" UART_tx.vhd(135) " "VHDL syntax error at UART_tx.vhd(135) near text \"process\";  expecting \"case\"" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 135 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1688873143100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_tx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873143100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_dsd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prj_dsd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRJ_DSD-behav " "Found design unit 1: PRJ_DSD-behav" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143104 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRJ_DSD " "Found entity 1: PRJ_DSD" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873143104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_clk-LogicFunction " "Found design unit 1: DIV_clk-LogicFunction" {  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143113 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_clk " "Found entity 1: DIV_clk" {  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873143113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873143113 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688873143349 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 09 10:25:43 2023 " "Processing ended: Sun Jul 09 10:25:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688873143349 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688873143349 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688873143349 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688873143349 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688873143955 ""}
