<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3266" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3266{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3266{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3266{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3266{left:69px;bottom:1084px;}
#t5_3266{left:95px;bottom:1088px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t6_3266{left:69px;bottom:1061px;}
#t7_3266{left:95px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3266{left:69px;bottom:1040px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_3266{left:69px;bottom:1024px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#ta_3266{left:69px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_3266{left:69px;bottom:982px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_3266{left:69px;bottom:958px;letter-spacing:-0.13px;}
#td_3266{left:95px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3266{left:95px;bottom:941px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tf_3266{left:69px;bottom:917px;letter-spacing:-0.14px;}
#tg_3266{left:95px;bottom:917px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#th_3266{left:95px;bottom:900px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ti_3266{left:95px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3266{left:95px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tk_3266{left:95px;bottom:849px;letter-spacing:-0.17px;word-spacing:-1.14px;}
#tl_3266{left:95px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tm_3266{left:154px;bottom:833px;}
#tn_3266{left:163px;bottom:833px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#to_3266{left:95px;bottom:816px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tp_3266{left:247px;bottom:823px;}
#tq_3266{left:69px;bottom:791px;letter-spacing:-0.13px;}
#tr_3266{left:95px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3266{left:95px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3266{left:95px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tu_3266{left:95px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3266{left:95px;bottom:724px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_3266{left:69px;bottom:700px;letter-spacing:-0.14px;}
#tx_3266{left:95px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3266{left:69px;bottom:675px;letter-spacing:-0.14px;}
#tz_3266{left:95px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t10_3266{left:95px;bottom:658px;letter-spacing:-0.26px;word-spacing:-0.42px;}
#t11_3266{left:69px;bottom:634px;letter-spacing:-0.13px;}
#t12_3266{left:95px;bottom:634px;letter-spacing:-0.13px;word-spacing:-0.68px;}
#t13_3266{left:95px;bottom:617px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t14_3266{left:95px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t15_3266{left:95px;bottom:584px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t16_3266{left:69px;bottom:559px;letter-spacing:-0.14px;}
#t17_3266{left:95px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3266{left:69px;bottom:535px;letter-spacing:-0.14px;}
#t19_3266{left:95px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_3266{left:95px;bottom:512px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1b_3266{left:95px;bottom:489px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1c_3266{left:95px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1d_3266{left:120px;bottom:443px;letter-spacing:-0.21px;}
#t1e_3266{left:143px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1f_3266{left:120px;bottom:397px;letter-spacing:-0.18px;}
#t1g_3266{left:143px;bottom:374px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1h_3266{left:95px;bottom:351px;letter-spacing:-0.14px;}
#t1i_3266{left:95px;bottom:328px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1j_3266{left:95px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_3266{left:120px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3266{left:143px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1m_3266{left:165px;bottom:237px;letter-spacing:-0.21px;}
#t1n_3266{left:191px;bottom:214px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1o_3266{left:397px;bottom:212px;}
#t1p_3266{left:420px;bottom:214px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1q_3266{left:165px;bottom:191px;letter-spacing:-0.18px;}
#t1r_3266{left:191px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_3266{left:519px;bottom:166px;}
#t1t_3266{left:541px;bottom:168px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1u_3266{left:621px;bottom:166px;}
#t1v_3266{left:644px;bottom:168px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t1w_3266{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t1x_3266{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t1y_3266{left:285px;bottom:116px;}
#t1z_3266{left:296px;bottom:116px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t20_3266{left:391px;bottom:116px;}
#t21_3266{left:398px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.02px;}

.s1_3266{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3266{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3266{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3266{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3266{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_3266{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3266{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s8_3266{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3266{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3266" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3266Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3266" style="-webkit-user-select: none;"><object width="935" height="1210" data="3266/3266.svg" type="image/svg+xml" id="pdf3266" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3266" class="t s1_3266">8-10 </span><span id="t2_3266" class="t s1_3266">Vol. 3A </span>
<span id="t3_3266" class="t s2_3266">TASK MANAGEMENT </span>
<span id="t4_3266" class="t s3_3266">• </span><span id="t5_3266" class="t s4_3266">An interrupt or exception vector points to a task-gate descriptor in the IDT. </span>
<span id="t6_3266" class="t s3_3266">• </span><span id="t7_3266" class="t s4_3266">The current task executes an IRET when the NT flag in the EFLAGS register is set. </span>
<span id="t8_3266" class="t s4_3266">JMP, CALL, and IRET instructions, as well as interrupts and exceptions, are all mechanisms for redirecting a </span>
<span id="t9_3266" class="t s4_3266">program. The referencing of a TSS descriptor or a task gate (when calling or jumping to a task) or the state of the </span>
<span id="ta_3266" class="t s4_3266">NT flag (when executing an IRET instruction) determines whether a task switch occurs. </span>
<span id="tb_3266" class="t s4_3266">The processor performs the following operations when switching to a new task: </span>
<span id="tc_3266" class="t s4_3266">1. </span><span id="td_3266" class="t s4_3266">Obtains the TSS segment selector for the new task as the operand of the JMP or CALL instruction, from a task </span>
<span id="te_3266" class="t s4_3266">gate, or from the previous task link field (for a task switch initiated with an IRET instruction). </span>
<span id="tf_3266" class="t s4_3266">2. </span><span id="tg_3266" class="t s4_3266">Checks that the current (old) task is allowed to switch to the new task. Data-access privilege rules apply to JMP </span>
<span id="th_3266" class="t s4_3266">and CALL instructions. The CPL of the current (old) task and the RPL of the segment selector for the new task </span>
<span id="ti_3266" class="t s4_3266">must be less than or equal to the DPL of the TSS descriptor or task gate being referenced. Exceptions, </span>
<span id="tj_3266" class="t s4_3266">interrupts (except for those identified in the next sentence), and the IRET and INT1 instructions are permitted </span>
<span id="tk_3266" class="t s4_3266">to switch tasks regardless of the DPL of the destination task-gate or TSS descriptor. For interrupts generated by </span>
<span id="tl_3266" class="t s4_3266">the INT </span><span id="tm_3266" class="t s5_3266">n</span><span id="tn_3266" class="t s4_3266">, INT3, and INTO instructions, the DPL is checked and a general-protection exception (#GP) results if </span>
<span id="to_3266" class="t s4_3266">it is less than the CPL. </span>
<span id="tp_3266" class="t s6_3266">1 </span>
<span id="tq_3266" class="t s4_3266">3. </span><span id="tr_3266" class="t s4_3266">Checks that the TSS descriptor of the new task is marked present and has a valid limit (greater than or equal </span>
<span id="ts_3266" class="t s4_3266">to 67H). If the task switch was initiated by IRET and shadow stacks are enabled at the current CPL, then the </span>
<span id="tt_3266" class="t s4_3266">SSP must be aligned to 8 bytes, else a #TS(current task TSS) fault is generated. If CR4.CET is 1, then the TSS </span>
<span id="tu_3266" class="t s4_3266">must be a 32 bit TSS and the limit of the new task’s TSS must be greater than or equal to 107 bytes, else a </span>
<span id="tv_3266" class="t s4_3266">#TS(new task TSS) fault is generated. </span>
<span id="tw_3266" class="t s4_3266">4. </span><span id="tx_3266" class="t s4_3266">Checks that the new task is available (call, jump, exception, or interrupt) or busy (IRET return). </span>
<span id="ty_3266" class="t s4_3266">5. </span><span id="tz_3266" class="t s4_3266">Checks that the current (old) TSS, new TSS, and all segment descriptors used in the task switch are paged into </span>
<span id="t10_3266" class="t s4_3266">system memory. </span>
<span id="t11_3266" class="t s4_3266">6. </span><span id="t12_3266" class="t s4_3266">Saves the state of the current (old) task in the current task’s TSS. The processor finds the base address of the </span>
<span id="t13_3266" class="t s4_3266">current TSS in the task register and then copies the states of the following registers into the current TSS: all the </span>
<span id="t14_3266" class="t s4_3266">general-purpose registers, segment selectors from the segment registers, the temporarily saved image of the </span>
<span id="t15_3266" class="t s4_3266">EFLAGS register, and the instruction pointer register (EIP). </span>
<span id="t16_3266" class="t s4_3266">7. </span><span id="t17_3266" class="t s4_3266">Loads the task register with the segment selector and descriptor for the new task's TSS. </span>
<span id="t18_3266" class="t s4_3266">8. </span><span id="t19_3266" class="t s4_3266">If CET is enabled, the processor performs following shadow stack actions: </span>
<span id="t1a_3266" class="t s4_3266">Read CS of new task from new task TSS </span>
<span id="t1b_3266" class="t s4_3266">Read EFLAGS of new task from new task TSS </span>
<span id="t1c_3266" class="t s4_3266">IF EFLAGS.VM = 1 </span>
<span id="t1d_3266" class="t s4_3266">THEN </span>
<span id="t1e_3266" class="t s4_3266">new task CPL = 3; </span>
<span id="t1f_3266" class="t s4_3266">ELSE </span>
<span id="t1g_3266" class="t s4_3266">new task CPL = CS.RPL; </span>
<span id="t1h_3266" class="t s4_3266">FI; </span>
<span id="t1i_3266" class="t s4_3266">pushCsLipSsp = 0 </span>
<span id="t1j_3266" class="t s4_3266">IF task switch was initiated by CALL instruction, exception or interrupt </span>
<span id="t1k_3266" class="t s4_3266">IF shadow stack enabled at current CPL </span>
<span id="t1l_3266" class="t s4_3266">IF new task CPL &lt; CPL and current task CPL = 3 </span>
<span id="t1m_3266" class="t s4_3266">THEN </span>
<span id="t1n_3266" class="t s4_3266">IA32_PL3_SSP = SSP (* user </span><span id="t1o_3266" class="t s7_3266">→ </span><span id="t1p_3266" class="t s4_3266">supervisor *) </span>
<span id="t1q_3266" class="t s4_3266">ELSE </span>
<span id="t1r_3266" class="t s4_3266">pushCsLipSsp = 1 (* no privilege change; supv </span><span id="t1s_3266" class="t s7_3266">→ </span><span id="t1t_3266" class="t s4_3266">supv; supv </span><span id="t1u_3266" class="t s7_3266">→ </span><span id="t1v_3266" class="t s4_3266">user *) tempSSP = SSP </span>
<span id="t1w_3266" class="t s8_3266">1. </span><span id="t1x_3266" class="t s8_3266">The INT1 has opcode F1; the INT </span><span id="t1y_3266" class="t s9_3266">n </span><span id="t1z_3266" class="t s8_3266">instruction with </span><span id="t20_3266" class="t s9_3266">n</span><span id="t21_3266" class="t s8_3266">=1 has opcode CD 01. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
