/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 0 0 184 232)
	(text "fp_add_sub" (rect 25 0 190 31)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 207 45 228)(font "Arial" ))
	(port
		(pt 0 40)
		(input)
		(text "dataa[31..0]" (rect 0 0 133 25)(font "Arial" (font_size 8)))
		(text "dataa[31..0]" (rect 20 28 134 52)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "datab[31..0]" (rect 0 0 133 25)(font "Arial" (font_size 8)))
		(text "datab[31..0]" (rect 20 44 134 68)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(line_width 3))
	)
	(port
		(pt 0 72)
		(input)
		(text "add_sub" (rect 0 0 96 25)(font "Arial" (font_size 8)))
		(text "add_sub" (rect 20 60 103 84)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 104)
		(input)
		(text "clock" (rect 0 0 59 25)(font "Arial" (font_size 8)))
		(text "clock" (rect 20 92 71 116)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 184 40)
		(output)
		(text "result[31..0]" (rect 0 0 132 25)(font "Arial" (font_size 8)))
		(text "result[31..0]" (rect 54 28 166 52)(font "Arial" (font_size 8)))
		(line (pt 184 40)(pt 168 40)(line_width 3))
	)
	(port
		(pt 184 56)
		(output)
		(text "overflow" (rect 0 0 96 25)(font "Arial" (font_size 8)))
		(text "overflow" (rect 86 44 168 68)(font "Arial" (font_size 8)))
		(line (pt 184 56)(pt 168 56))
	)
	(drawing
		(text "Clock Cycles: 14" (rect 20 110 175 240)(font "Arial" ))
		(text "Single Precision" (rect 20 126 170 272)(font "Arial" ))
		(text "Exponent Width: 8" (rect 20 142 188 304)(font "Arial" ))
		(text "Mantissa Width: 23" (rect 20 158 195 336)(font "Arial" ))
		(text "Optimization: Speed" (rect 20 174 205 368)(font "Arial" ))
		(line (pt 0 0)(pt 189 0))
		(line (pt 189 0)(pt 189 234))
		(line (pt 0 234)(pt 189 234))
		(line (pt 0 0)(pt 0 234))
		(line (pt 16 24)(pt 170 24))
		(line (pt 170 24)(pt 170 210))
		(line (pt 16 210)(pt 170 210))
		(line (pt 16 24)(pt 16 210))
	)
)
