

================================================================
== Vivado HLS Report for 'mersenne_twister'
================================================================
* Date:           Wed Jan 20 10:50:32 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        twister
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.589 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          1|          1|  inf |    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    357|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|     206|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     206|    444|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |ar_227_U  |mersenne_twister_bkb  |        1|  0|   0|    0|   225|   32|     1|         7200|
    |ar_396_U  |mersenne_twister_cud  |        1|  0|   0|    0|   395|   32|     1|        12640|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|    0|   620|   64|     2|        19840|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln209_1_fu_313_p2              |     +    |      0|  0|  15|           9|           1|
    |add_ln209_fu_278_p2                |     +    |      0|  0|  15|           8|           1|
    |add_ln700_fu_333_p2                |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_134                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_458                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op35_load_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op84_write_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op93_load_state3      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln887_1_fu_272_p2             |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln887_2_fu_307_p2             |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln887_fu_228_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln891_fu_239_p2               |   icmp   |      0|  0|  13|          10|           9|
    |select_ln106_fu_319_p3             |  select  |      0|  0|   9|           1|           9|
    |select_ln89_fu_591_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln96_fu_284_p3              |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |random_numbers_V_din               |    xor   |      0|  0|  32|          32|          32|
    |result_fu_617_p2                   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln90_fu_611_p2                 |    xor   |      0|  0|  32|          32|          32|
    |y1_fu_370_p2                       |    xor   |      0|  0|  32|          32|          32|
    |y2_fu_490_p2                       |    xor   |      0|  0|  32|          32|          32|
    |y3_fu_542_p2                       |    xor   |      0|  0|  32|          32|          32|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 357|         270|         290|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_index_m_phi_fu_213_p4       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_index_m_reg_210   |   9|          2|   32|         64|
    |ap_sig_allocacmp_index_minus_0_2       |   9|          2|   32|         64|
    |ap_sig_allocacmp_result_last_load      |   9|          2|   32|         64|
    |ap_sig_allocacmp_result_last_valid_lo  |   9|          2|    1|          2|
    |index_0_fu_156                         |   9|          2|   32|         64|
    |random_numbers_V_blk_n                 |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  87|         19|  164|        329|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_index_m_reg_210  |  32|   0|   32|          0|
    |ar_396_addr_reg_709                   |   9|   0|    9|          0|
    |cn_227_V                              |   8|   0|    8|          0|
    |cn_396_V                              |   9|   0|    9|          0|
    |cnt_V                                 |  10|   0|   10|          0|
    |icmp_ln887_reg_683                    |   1|   0|    1|          0|
    |icmp_ln891_reg_692                    |   1|   0|    1|          0|
    |index_0_fu_156                        |  32|   0|   32|          0|
    |index_1_fu_144                        |  32|   0|   32|          0|
    |index_minus_0_fu_148                  |  32|   0|   32|          0|
    |index_minus_396_vali                  |   1|   0|    1|          0|
    |index_minus_396_vali_1_reg_696        |   1|   0|    1|          0|
    |result_last_fu_152                    |  32|   0|   32|          0|
    |result_last_valid                     |   1|   0|    1|          0|
    |result_last_valid_lo_reg_700          |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 206|   0|  206|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | mersenne_twister | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | mersenne_twister | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | mersenne_twister | return value |
|ap_done                  | out |    1| ap_ctrl_hs | mersenne_twister | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | mersenne_twister | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | mersenne_twister | return value |
|seeds_address0           | out |   10|  ap_memory |       seeds      |     array    |
|seeds_ce0                | out |    1|  ap_memory |       seeds      |     array    |
|seeds_q0                 |  in |   32|  ap_memory |       seeds      |     array    |
|random_numbers_V_din     | out |   32|   ap_fifo  | random_numbers_V |    pointer   |
|random_numbers_V_full_n  |  in |    1|   ap_fifo  | random_numbers_V |    pointer   |
|random_numbers_V_write   | out |    1|   ap_fifo  | random_numbers_V |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

