{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493293434396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493293434404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 05:43:54 2017 " "Processing started: Thu Apr 27 05:43:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493293434404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293434404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KPN_Modules -c KPN_Modules " "Command: quartus_map --read_settings_files=on --write_settings_files=off KPN_Modules -c KPN_Modules" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293434405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493293435155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493293435155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_module " "Found entity 1: adder_module" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_module " "Found entity 1: delay_module" {  } { { "delay_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_module.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_module " "Found entity 1: divider_module" {  } { { "divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module " "Found entity 1: fifo_module" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_module.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_module " "Found entity 1: multiplier_module" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_module.v 1 1 " "Found 1 design units, including 1 entities, in source file split_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_module " "Found entity 1: split_module" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_module.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_module " "Found entity 1: subtractor_module" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_module.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_module_testbench " "Found entity 1: adder_module_testbench" {  } { { "adder_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_module_testbench " "Found entity 1: subtractor_module_testbench" {  } { { "subtractor_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_module_testbench " "Found entity 1: delay_module_testbench" {  } { { "delay_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file split_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_module_testbench " "Found entity 1: split_module_testbench" {  } { { "split_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module_testbench " "Found entity 1: fifo_module_testbench" {  } { { "fifo_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_module_testbench " "Found entity 1: multiplier_module_testbench" {  } { { "multiplier_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_module_testbench " "Found entity 1: divider_module_testbench" {  } { { "divider_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue_module.v 1 1 " "Found 1 design units, including 1 entities, in source file queue_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue_module " "Found entity 1: queue_module" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file queue_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue_module_testbench " "Found entity 1: queue_module_testbench" {  } { { "queue_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module_update.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module_update.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module_update " "Found entity 1: fifo_module_update" {  } { { "fifo_module_update.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module_update_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module_update_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module_update_testbench " "Found entity 1: fifo_module_update_testbench" {  } { { "fifo_module_update_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_to_display.v 1 1 " "Found 1 design units, including 1 entities, in source file write_to_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_display " "Found entity 1: write_to_display" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_testbench " "Found entity 1: top_module_testbench" {  } { { "top_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_module " "Found entity 1: lcd_module" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_lcd " "Found entity 1: top_module_lcd" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_display.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_display " "Found entity 1: top_module_display" {  } { { "top_module_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_display_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_display_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_display_testbench " "Found entity 1: top_module_display_testbench" {  } { { "top_module_display_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_lcd_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_lcd_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_lcd_testbench " "Found entity 1: top_module_lcd_testbench" {  } { { "top_module_lcd_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493293456539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module_lcd " "Elaborating entity \"top_module_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493293456611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_inst\"" {  } { { "top_module_lcd.v" "clk_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493293456637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 clock_divider_module.v(28) " "Verilog HDL assignment warning at clock_divider_module.v(28): truncated value with size 32 to match size of target (23)" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493293456639 "|top_module_lcd|clock_divider:clk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue_module queue_module:queue_1_inst " "Elaborating entity \"queue_module\" for hierarchy \"queue_module:queue_1_inst\"" {  } { { "top_module_lcd.v" "queue_1_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493293456640 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_reg queue_module.v(28) " "Verilog HDL or VHDL warning at queue_module.v(28): object \"full_reg\" assigned a value but never read" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493293456642 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 queue_module.v(42) " "Verilog HDL warning at queue_module.v(42): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1493293456642 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 queue_module.v(54) " "Verilog HDL assignment warning at queue_module.v(54): truncated value with size 32 to match size of target (5)" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493293456642 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.data_a 0 queue_module.v(23) " "Net \"array_reg.data_a\" at queue_module.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1493293456642 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.waddr_a 0 queue_module.v(23) " "Net \"array_reg.waddr_a\" at queue_module.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1493293456642 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.we_a 0 queue_module.v(23) " "Net \"array_reg.we_a\" at queue_module.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1493293456643 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_module fifo_module:fifo_1_inst " "Elaborating entity \"fifo_module\" for hierarchy \"fifo_module:fifo_1_inst\"" {  } { { "top_module_lcd.v" "fifo_1_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493293456644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty fifo_module.v(38) " "Verilog HDL or VHDL warning at fifo_module.v(38): object \"empty\" assigned a value but never read" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493293456646 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full_reg fifo_module.v(48) " "Verilog HDL Always Construct warning at fifo_module.v(48): variable \"full_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1493293456646 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entry_1 fifo_module.v(51) " "Verilog HDL Always Construct warning at fifo_module.v(51): variable \"entry_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1493293456646 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_ptr_reg fifo_module.v(51) " "Verilog HDL Always Construct warning at fifo_module.v(51): variable \"w_ptr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1493293456646 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_ptr_reg fifo_module.v(52) " "Verilog HDL Always Construct warning at fifo_module.v(52): variable \"w_ptr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1493293456646 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(52) " "Verilog HDL assignment warning at fifo_module.v(52): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493293456646 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_ptr_reg fifo_module.v(54) " "Verilog HDL Always Construct warning at fifo_module.v(54): variable \"r_ptr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1493293456646 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "empty_reg fifo_module.v(60) " "Verilog HDL Always Construct warning at fifo_module.v(60): variable \"empty_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1493293456646 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_ptr_reg fifo_module.v(62) " "Verilog HDL Always Construct warning at fifo_module.v(62): variable \"r_ptr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1493293456646 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_ptr_reg fifo_module.v(63) " "Verilog HDL Always Construct warning at fifo_module.v(63): variable \"r_ptr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(63) " "Verilog HDL assignment warning at fifo_module.v(63): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_ptr_reg fifo_module.v(66) " "Verilog HDL Always Construct warning at fifo_module.v(66): variable \"w_ptr_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "empty_reg fifo_module.v(42) " "Verilog HDL Always Construct warning at fifo_module.v(42): inferring latch(es) for variable \"empty_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_ptr_succ fifo_module.v(42) " "Verilog HDL Always Construct warning at fifo_module.v(42): inferring latch(es) for variable \"w_ptr_succ\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_ptr_reg fifo_module.v(42) " "Verilog HDL Always Construct warning at fifo_module.v(42): inferring latch(es) for variable \"w_ptr_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_reg fifo_module.v(42) " "Verilog HDL Always Construct warning at fifo_module.v(42): inferring latch(es) for variable \"full_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_1 fifo_module.v(42) " "Verilog HDL Always Construct warning at fifo_module.v(42): inferring latch(es) for variable \"output_1\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_ptr_succ fifo_module.v(42) " "Verilog HDL Always Construct warning at fifo_module.v(42): inferring latch(es) for variable \"r_ptr_succ\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_ptr_reg fifo_module.v(42) " "Verilog HDL Always Construct warning at fifo_module.v(42): inferring latch(es) for variable \"r_ptr_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ptr_reg\[0\] fifo_module.v(58) " "Inferred latch for \"r_ptr_reg\[0\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ptr_reg\[1\] fifo_module.v(58) " "Inferred latch for \"r_ptr_reg\[1\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456647 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ptr_reg\[2\] fifo_module.v(58) " "Inferred latch for \"r_ptr_reg\[2\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ptr_reg\[3\] fifo_module.v(58) " "Inferred latch for \"r_ptr_reg\[3\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_ptr_reg\[4\] fifo_module.v(58) " "Inferred latch for \"r_ptr_reg\[4\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[0\] fifo_module.v(58) " "Inferred latch for \"output_1\[0\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[1\] fifo_module.v(58) " "Inferred latch for \"output_1\[1\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[2\] fifo_module.v(58) " "Inferred latch for \"output_1\[2\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[3\] fifo_module.v(58) " "Inferred latch for \"output_1\[3\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[4\] fifo_module.v(58) " "Inferred latch for \"output_1\[4\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[5\] fifo_module.v(58) " "Inferred latch for \"output_1\[5\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[6\] fifo_module.v(58) " "Inferred latch for \"output_1\[6\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[7\] fifo_module.v(58) " "Inferred latch for \"output_1\[7\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[8\] fifo_module.v(58) " "Inferred latch for \"output_1\[8\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[9\] fifo_module.v(58) " "Inferred latch for \"output_1\[9\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[10\] fifo_module.v(58) " "Inferred latch for \"output_1\[10\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[11\] fifo_module.v(58) " "Inferred latch for \"output_1\[11\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456648 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[12\] fifo_module.v(58) " "Inferred latch for \"output_1\[12\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[13\] fifo_module.v(58) " "Inferred latch for \"output_1\[13\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[14\] fifo_module.v(58) " "Inferred latch for \"output_1\[14\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[15\] fifo_module.v(58) " "Inferred latch for \"output_1\[15\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_reg fifo_module.v(58) " "Inferred latch for \"full_reg\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ptr_reg\[0\] fifo_module.v(58) " "Inferred latch for \"w_ptr_reg\[0\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ptr_reg\[1\] fifo_module.v(58) " "Inferred latch for \"w_ptr_reg\[1\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ptr_reg\[2\] fifo_module.v(58) " "Inferred latch for \"w_ptr_reg\[2\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ptr_reg\[3\] fifo_module.v(58) " "Inferred latch for \"w_ptr_reg\[3\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ptr_reg\[4\] fifo_module.v(58) " "Inferred latch for \"w_ptr_reg\[4\]\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty_reg fifo_module.v(58) " "Inferred latch for \"empty_reg\" at fifo_module.v(58)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293456649 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_module adder_module:adder_inst " "Elaborating entity \"adder_module\" for hierarchy \"adder_module:adder_inst\"" {  } { { "top_module_lcd.v" "adder_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493293456651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_module lcd_module:write_to_lcd_inst " "Elaborating entity \"lcd_module\" for hierarchy \"lcd_module:write_to_lcd_inst\"" {  } { { "top_module_lcd.v" "write_to_lcd_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493293456653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(122) " "Verilog HDL assignment warning at lcd_module.v(122): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493293456654 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(124) " "Verilog HDL assignment warning at lcd_module.v(124): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493293456655 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(160) " "Verilog HDL assignment warning at lcd_module.v(160): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493293456656 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(162) " "Verilog HDL assignment warning at lcd_module.v(162): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493293456656 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "queue_module:queue_2_inst\|array_reg " "RAM logic \"queue_module:queue_2_inst\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "queue_module.v" "array_reg" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1493293457216 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "queue_module:queue_1_inst\|array_reg " "RAM logic \"queue_module:queue_1_inst\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "queue_module.v" "array_reg" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1493293457216 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1493293457216 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/KPN_Modules.ram0_queue_module_dacf37a8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/KPN_Modules.ram0_queue_module_dacf37a8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1493293457218 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/KPN_Modules.ram0_queue_module_dacf37a8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/KPN_Modules.ram0_queue_module_dacf37a8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1493293457219 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~99 fifo_module:fifo_2_inst\|array_reg~97 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~99\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~97\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~83 fifo_module:fifo_2_inst\|array_reg~81 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~83\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~81\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~67 fifo_module:fifo_2_inst\|array_reg~65 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~67\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~65\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~115 fifo_module:fifo_2_inst\|array_reg~113 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~115\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~113\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~27 fifo_module:fifo_2_inst\|array_reg~25 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~27\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~25\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~43 fifo_module:fifo_2_inst\|array_reg~41 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~43\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~41\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~11 fifo_module:fifo_2_inst\|array_reg~9 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~11\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~9\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~59 fifo_module:fifo_2_inst\|array_reg~57 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~59\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~57\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~35 fifo_module:fifo_2_inst\|array_reg~33 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~35\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~33\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~19 fifo_module:fifo_2_inst\|array_reg~17 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~19\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~17\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~3 fifo_module:fifo_2_inst\|array_reg~1 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~3\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~1\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~51 fifo_module:fifo_2_inst\|array_reg~49 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~51\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~49\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~107 fifo_module:fifo_2_inst\|array_reg~105 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~107\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~105\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~91 fifo_module:fifo_2_inst\|array_reg~89 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~91\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~89\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~75 fifo_module:fifo_2_inst\|array_reg~73 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~75\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~73\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~123 fifo_module:fifo_2_inst\|array_reg~121 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~123\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~121\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~155 fifo_module:fifo_2_inst\|array_reg~153 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~155\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~153\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~211 fifo_module:fifo_2_inst\|array_reg~209 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~211\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~209\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~147 fifo_module:fifo_2_inst\|array_reg~145 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~147\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~145\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~219 fifo_module:fifo_2_inst\|array_reg~217 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~219\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~217\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~227 fifo_module:fifo_2_inst\|array_reg~225 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~227\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~225\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~171 fifo_module:fifo_2_inst\|array_reg~169 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~171\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~169\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~163 fifo_module:fifo_2_inst\|array_reg~161 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~163\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~161\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~235 fifo_module:fifo_2_inst\|array_reg~233 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~235\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~233\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~139 fifo_module:fifo_2_inst\|array_reg~137 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~139\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~137\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~195 fifo_module:fifo_2_inst\|array_reg~193 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~195\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~193\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~131 fifo_module:fifo_2_inst\|array_reg~129 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~131\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~129\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~203 fifo_module:fifo_2_inst\|array_reg~201 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~203\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~201\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~243 fifo_module:fifo_2_inst\|array_reg~241 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~243\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~241\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~187 fifo_module:fifo_2_inst\|array_reg~185 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~187\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~185\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~179 fifo_module:fifo_2_inst\|array_reg~177 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~179\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~177\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~251 fifo_module:fifo_2_inst\|array_reg~249 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~251\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~249\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~99 fifo_module:fifo_1_inst\|array_reg~97 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~99\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~97\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~83 fifo_module:fifo_1_inst\|array_reg~81 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~83\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~81\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~67 fifo_module:fifo_1_inst\|array_reg~65 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~67\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~65\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~115 fifo_module:fifo_1_inst\|array_reg~113 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~115\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~113\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~27 fifo_module:fifo_1_inst\|array_reg~25 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~27\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~25\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~43 fifo_module:fifo_1_inst\|array_reg~41 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~43\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~41\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~11 fifo_module:fifo_1_inst\|array_reg~9 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~11\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~9\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~59 fifo_module:fifo_1_inst\|array_reg~57 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~59\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~57\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~35 fifo_module:fifo_1_inst\|array_reg~33 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~35\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~33\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~19 fifo_module:fifo_1_inst\|array_reg~17 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~19\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~17\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~3 fifo_module:fifo_1_inst\|array_reg~1 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~3\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~1\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~51 fifo_module:fifo_1_inst\|array_reg~49 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~51\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~49\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~107 fifo_module:fifo_1_inst\|array_reg~105 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~107\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~105\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~91 fifo_module:fifo_1_inst\|array_reg~89 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~91\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~89\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~75 fifo_module:fifo_1_inst\|array_reg~73 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~75\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~73\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~123 fifo_module:fifo_1_inst\|array_reg~121 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~123\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~121\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~155 fifo_module:fifo_1_inst\|array_reg~153 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~155\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~153\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~211 fifo_module:fifo_1_inst\|array_reg~209 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~211\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~209\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~147 fifo_module:fifo_1_inst\|array_reg~145 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~147\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~145\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~219 fifo_module:fifo_1_inst\|array_reg~217 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~219\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~217\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~227 fifo_module:fifo_1_inst\|array_reg~225 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~227\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~225\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~171 fifo_module:fifo_1_inst\|array_reg~169 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~171\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~169\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~163 fifo_module:fifo_1_inst\|array_reg~161 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~163\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~161\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~235 fifo_module:fifo_1_inst\|array_reg~233 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~235\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~233\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~139 fifo_module:fifo_1_inst\|array_reg~137 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~139\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~137\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~195 fifo_module:fifo_1_inst\|array_reg~193 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~195\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~193\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~131 fifo_module:fifo_1_inst\|array_reg~129 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~131\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~129\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~203 fifo_module:fifo_1_inst\|array_reg~201 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~203\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~201\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~243 fifo_module:fifo_1_inst\|array_reg~241 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~243\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~241\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~187 fifo_module:fifo_1_inst\|array_reg~185 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~187\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~185\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~179 fifo_module:fifo_1_inst\|array_reg~177 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~179\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~177\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~251 fifo_module:fifo_1_inst\|array_reg~249 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~251\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~249\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~100 fifo_module:fifo_2_inst\|array_reg~101 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~100\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~101\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~103 fifo_module:fifo_2_inst\|array_reg~101 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~103\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~101\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~84 fifo_module:fifo_2_inst\|array_reg~85 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~84\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~85\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~87 fifo_module:fifo_2_inst\|array_reg~85 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~87\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~85\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~68 fifo_module:fifo_2_inst\|array_reg~69 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~68\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~69\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~71 fifo_module:fifo_2_inst\|array_reg~69 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~71\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~69\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~116 fifo_module:fifo_2_inst\|array_reg~117 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~116\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~117\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~119 fifo_module:fifo_2_inst\|array_reg~117 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~119\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~117\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~28 fifo_module:fifo_2_inst\|array_reg~29 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~28\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~29\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~31 fifo_module:fifo_2_inst\|array_reg~29 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~31\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~29\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~44 fifo_module:fifo_2_inst\|array_reg~45 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~44\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~45\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~47 fifo_module:fifo_2_inst\|array_reg~45 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~47\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~45\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~12 fifo_module:fifo_2_inst\|array_reg~13 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~12\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~13\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~15 fifo_module:fifo_2_inst\|array_reg~13 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~15\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~13\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~60 fifo_module:fifo_2_inst\|array_reg~61 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~60\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~61\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~63 fifo_module:fifo_2_inst\|array_reg~61 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~63\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~61\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~36 fifo_module:fifo_2_inst\|array_reg~37 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~36\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~37\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~39 fifo_module:fifo_2_inst\|array_reg~37 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~39\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~37\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~20 fifo_module:fifo_2_inst\|array_reg~21 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~20\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~21\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~23 fifo_module:fifo_2_inst\|array_reg~21 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~23\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~21\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~4 fifo_module:fifo_2_inst\|array_reg~5 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~4\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~5\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~7 fifo_module:fifo_2_inst\|array_reg~5 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~7\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~5\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~52 fifo_module:fifo_2_inst\|array_reg~53 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~52\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~53\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~55 fifo_module:fifo_2_inst\|array_reg~53 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~55\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~53\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~108 fifo_module:fifo_2_inst\|array_reg~109 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~108\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~109\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~111 fifo_module:fifo_2_inst\|array_reg~109 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~111\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~109\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~92 fifo_module:fifo_2_inst\|array_reg~93 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~92\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~93\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~95 fifo_module:fifo_2_inst\|array_reg~93 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~95\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~93\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~76 fifo_module:fifo_2_inst\|array_reg~77 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~76\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~77\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~79 fifo_module:fifo_2_inst\|array_reg~77 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~79\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~77\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~124 fifo_module:fifo_2_inst\|array_reg~125 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~124\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~125\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~127 fifo_module:fifo_2_inst\|array_reg~125 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~127\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~125\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~156 fifo_module:fifo_2_inst\|array_reg~157 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~156\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~157\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~159 fifo_module:fifo_2_inst\|array_reg~157 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~159\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~157\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~212 fifo_module:fifo_2_inst\|array_reg~213 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~212\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~213\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~215 fifo_module:fifo_2_inst\|array_reg~213 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~215\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~213\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~148 fifo_module:fifo_2_inst\|array_reg~149 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~148\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~149\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~151 fifo_module:fifo_2_inst\|array_reg~149 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~151\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~149\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~220 fifo_module:fifo_2_inst\|array_reg~221 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~220\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~221\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~223 fifo_module:fifo_2_inst\|array_reg~221 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~223\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~221\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~228 fifo_module:fifo_2_inst\|array_reg~229 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~228\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~229\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~231 fifo_module:fifo_2_inst\|array_reg~229 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~231\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~229\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~172 fifo_module:fifo_2_inst\|array_reg~173 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~172\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~173\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~175 fifo_module:fifo_2_inst\|array_reg~173 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~175\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~173\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~164 fifo_module:fifo_2_inst\|array_reg~165 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~164\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~165\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~167 fifo_module:fifo_2_inst\|array_reg~165 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~167\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~165\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~236 fifo_module:fifo_2_inst\|array_reg~237 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~236\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~237\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~239 fifo_module:fifo_2_inst\|array_reg~237 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~239\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~237\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~140 fifo_module:fifo_2_inst\|array_reg~141 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~140\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~141\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~143 fifo_module:fifo_2_inst\|array_reg~141 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~143\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~141\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~196 fifo_module:fifo_2_inst\|array_reg~197 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~196\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~197\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~199 fifo_module:fifo_2_inst\|array_reg~197 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~199\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~197\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~132 fifo_module:fifo_2_inst\|array_reg~133 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~132\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~133\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~135 fifo_module:fifo_2_inst\|array_reg~133 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~135\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~133\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~204 fifo_module:fifo_2_inst\|array_reg~205 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~204\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~205\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~207 fifo_module:fifo_2_inst\|array_reg~205 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~207\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~205\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~244 fifo_module:fifo_2_inst\|array_reg~245 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~244\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~245\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~247 fifo_module:fifo_2_inst\|array_reg~245 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~247\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~245\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~188 fifo_module:fifo_2_inst\|array_reg~189 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~188\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~189\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~191 fifo_module:fifo_2_inst\|array_reg~189 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~191\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~189\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~180 fifo_module:fifo_2_inst\|array_reg~181 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~180\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~181\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~183 fifo_module:fifo_2_inst\|array_reg~181 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~183\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~181\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~252 fifo_module:fifo_2_inst\|array_reg~253 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~252\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~253\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|array_reg~255 fifo_module:fifo_2_inst\|array_reg~253 " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~255\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|array_reg~253\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~100 fifo_module:fifo_1_inst\|array_reg~101 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~100\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~101\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~103 fifo_module:fifo_1_inst\|array_reg~101 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~103\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~101\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~84 fifo_module:fifo_1_inst\|array_reg~85 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~84\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~85\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~87 fifo_module:fifo_1_inst\|array_reg~85 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~87\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~85\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~68 fifo_module:fifo_1_inst\|array_reg~69 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~68\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~69\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~71 fifo_module:fifo_1_inst\|array_reg~69 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~71\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~69\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~116 fifo_module:fifo_1_inst\|array_reg~117 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~116\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~117\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~119 fifo_module:fifo_1_inst\|array_reg~117 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~119\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~117\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~28 fifo_module:fifo_1_inst\|array_reg~29 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~28\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~29\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~31 fifo_module:fifo_1_inst\|array_reg~29 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~31\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~29\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~44 fifo_module:fifo_1_inst\|array_reg~45 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~44\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~45\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~47 fifo_module:fifo_1_inst\|array_reg~45 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~47\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~45\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~12 fifo_module:fifo_1_inst\|array_reg~13 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~12\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~13\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~15 fifo_module:fifo_1_inst\|array_reg~13 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~15\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~13\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~60 fifo_module:fifo_1_inst\|array_reg~61 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~60\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~61\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~63 fifo_module:fifo_1_inst\|array_reg~61 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~63\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~61\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~36 fifo_module:fifo_1_inst\|array_reg~37 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~36\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~37\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~39 fifo_module:fifo_1_inst\|array_reg~37 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~39\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~37\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~20 fifo_module:fifo_1_inst\|array_reg~21 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~20\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~21\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~23 fifo_module:fifo_1_inst\|array_reg~21 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~23\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~21\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~4 fifo_module:fifo_1_inst\|array_reg~5 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~4\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~5\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~7 fifo_module:fifo_1_inst\|array_reg~5 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~7\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~5\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~52 fifo_module:fifo_1_inst\|array_reg~53 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~52\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~53\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~55 fifo_module:fifo_1_inst\|array_reg~53 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~55\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~53\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~108 fifo_module:fifo_1_inst\|array_reg~109 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~108\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~109\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~111 fifo_module:fifo_1_inst\|array_reg~109 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~111\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~109\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~92 fifo_module:fifo_1_inst\|array_reg~93 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~92\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~93\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~95 fifo_module:fifo_1_inst\|array_reg~93 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~95\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~93\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~76 fifo_module:fifo_1_inst\|array_reg~77 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~76\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~77\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~79 fifo_module:fifo_1_inst\|array_reg~77 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~79\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~77\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~124 fifo_module:fifo_1_inst\|array_reg~125 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~124\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~125\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~127 fifo_module:fifo_1_inst\|array_reg~125 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~127\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~125\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~156 fifo_module:fifo_1_inst\|array_reg~157 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~156\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~157\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~159 fifo_module:fifo_1_inst\|array_reg~157 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~159\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~157\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~212 fifo_module:fifo_1_inst\|array_reg~213 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~212\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~213\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~215 fifo_module:fifo_1_inst\|array_reg~213 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~215\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~213\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~148 fifo_module:fifo_1_inst\|array_reg~149 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~148\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~149\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~151 fifo_module:fifo_1_inst\|array_reg~149 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~151\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~149\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~220 fifo_module:fifo_1_inst\|array_reg~221 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~220\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~221\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~223 fifo_module:fifo_1_inst\|array_reg~221 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~223\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~221\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~228 fifo_module:fifo_1_inst\|array_reg~229 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~228\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~229\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~231 fifo_module:fifo_1_inst\|array_reg~229 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~231\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~229\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~172 fifo_module:fifo_1_inst\|array_reg~173 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~172\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~173\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~175 fifo_module:fifo_1_inst\|array_reg~173 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~175\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~173\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~164 fifo_module:fifo_1_inst\|array_reg~165 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~164\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~165\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~167 fifo_module:fifo_1_inst\|array_reg~165 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~167\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~165\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~236 fifo_module:fifo_1_inst\|array_reg~237 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~236\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~237\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~239 fifo_module:fifo_1_inst\|array_reg~237 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~239\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~237\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~140 fifo_module:fifo_1_inst\|array_reg~141 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~140\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~141\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~143 fifo_module:fifo_1_inst\|array_reg~141 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~143\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~141\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~196 fifo_module:fifo_1_inst\|array_reg~197 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~196\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~197\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~199 fifo_module:fifo_1_inst\|array_reg~197 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~199\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~197\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~132 fifo_module:fifo_1_inst\|array_reg~133 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~132\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~133\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~135 fifo_module:fifo_1_inst\|array_reg~133 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~135\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~133\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~204 fifo_module:fifo_1_inst\|array_reg~205 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~204\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~205\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~207 fifo_module:fifo_1_inst\|array_reg~205 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~207\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~205\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~244 fifo_module:fifo_1_inst\|array_reg~245 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~244\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~245\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~247 fifo_module:fifo_1_inst\|array_reg~245 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~247\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~245\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~188 fifo_module:fifo_1_inst\|array_reg~189 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~188\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~189\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~191 fifo_module:fifo_1_inst\|array_reg~189 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~191\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~189\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~180 fifo_module:fifo_1_inst\|array_reg~181 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~180\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~181\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~183 fifo_module:fifo_1_inst\|array_reg~181 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~183\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~181\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~252 fifo_module:fifo_1_inst\|array_reg~253 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~252\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~253\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|array_reg~255 fifo_module:fifo_1_inst\|array_reg~253 " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~255\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|array_reg~253\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458068 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1493293458068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_module:fifo_3_inst\|empty_reg " "Latch fifo_module:fifo_3_inst\|empty_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_divider:clk_inst\|divcounter\[22\] " "Ports D and ENA on the latch are fed by the same signal clock_divider:clk_inst\|divcounter\[22\]" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293458087 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293458087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_module:fifo_3_inst\|full_reg " "Latch fifo_module:fifo_3_inst\|full_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_divider:clk_inst\|divcounter\[22\] " "Ports D and ENA on the latch are fed by the same signal clock_divider:clk_inst\|divcounter\[22\]" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293458089 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293458089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_module:fifo_2_inst\|empty_reg " "Latch fifo_module:fifo_2_inst\|empty_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_divider:clk_inst\|divcounter\[22\] " "Ports D and ENA on the latch are fed by the same signal clock_divider:clk_inst\|divcounter\[22\]" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293458090 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293458090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_module:fifo_1_inst\|empty_reg " "Latch fifo_module:fifo_1_inst\|empty_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_divider:clk_inst\|divcounter\[22\] " "Ports D and ENA on the latch are fed by the same signal clock_divider:clk_inst\|divcounter\[22\]" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293458091 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293458091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_module:fifo_2_inst\|full_reg " "Latch fifo_module:fifo_2_inst\|full_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_divider:clk_inst\|divcounter\[22\] " "Ports D and ENA on the latch are fed by the same signal clock_divider:clk_inst\|divcounter\[22\]" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293458094 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293458094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_module:fifo_1_inst\|full_reg " "Latch fifo_module:fifo_1_inst\|full_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_divider:clk_inst\|divcounter\[22\] " "Ports D and ENA on the latch are fed by the same signal clock_divider:clk_inst\|divcounter\[22\]" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493293458094 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493293458094 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|output_1\[4\] fifo_module:fifo_2_inst\|output_1\[2\] " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|output_1\[4\]\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|output_1\[2\]\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458475 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|output_1\[4\] fifo_module:fifo_1_inst\|output_1\[2\] " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|output_1\[4\]\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|output_1\[2\]\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458475 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_2_inst\|output_1\[8\] fifo_module:fifo_2_inst\|output_1\[6\] " "Duplicate LATCH primitive \"fifo_module:fifo_2_inst\|output_1\[8\]\" merged with LATCH primitive \"fifo_module:fifo_2_inst\|output_1\[6\]\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458475 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fifo_module:fifo_1_inst\|output_1\[8\] fifo_module:fifo_1_inst\|output_1\[6\] " "Duplicate LATCH primitive \"fifo_module:fifo_1_inst\|output_1\[8\]\" merged with LATCH primitive \"fifo_module:fifo_1_inst\|output_1\[6\]\"" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493293458475 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1493293458475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493293458524 "|top_module_lcd|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "on VCC " "Pin \"on\" is stuck at VCC" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493293458524 "|top_module_lcd|on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493293458524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493293458751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493293462533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493293463011 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493293463011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1483 " "Implemented 1483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493293463209 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493293463209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1470 " "Implemented 1470 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493293463209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493293463209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493293463292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 05:44:23 2017 " "Processing ended: Thu Apr 27 05:44:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493293463292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493293463292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493293463292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493293463292 ""}
