{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd " "Source file: C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1610967705032 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1610967705032 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd " "Source file: C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1610967705223 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1610967705223 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd " "Source file: C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1610967705378 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1610967705378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610967706195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610967706195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 12:01:45 2021 " "Processing started: Mon Jan 18 12:01:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610967706195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1610967706195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t sys/build_id.tcl compile ZXNext ZXNext " "Command: quartus_sh -t sys/build_id.tcl compile ZXNext ZXNext" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1610967706195 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile ZXNext ZXNext " "Quartus(args): compile ZXNext ZXNext" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1610967706195 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "sys/build_id.tcl " "Evaluation of Tcl script sys/build_id.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1610967706586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610967706586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 12:01:46 2021 " "Processing ended: Mon Jan 18 12:01:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610967706586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610967706586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610967706586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1610967706586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1610967707854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Signal Tap Quartus Prime " "Running Quartus Prime Signal Tap" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610967707854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 12:01:47 2021 " "Processing started: Mon Jan 18 12:01:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610967707854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Signal Tap" 0 -1 1610967707854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_stp ZXNext -c ZXNext " "Command: quartus_stp ZXNext -c ZXNext" {  } {  } 0 0 "Command: %1!s!" 0 0 "Signal Tap" 0 -1 1610967707854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Signal Tap 0 s 0 s Quartus Prime " "Quartus Prime Signal Tap was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610967708274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 12:01:48 2021 " "Processing ended: Mon Jan 18 12:01:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610967708274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610967708274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610967708274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Signal Tap" 0 -1 1610967708274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Signal Tap" 0 -1 1610967709470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610967709471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 12:01:49 2021 " "Processing started: Mon Jan 18 12:01:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610967709471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967709471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=off --write_settings_files=off ZXNext -c ZXNext " "Command: quartus_map --read_settings_files=off --write_settings_files=off ZXNext -c ZXNext" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967709471 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967710579 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1610967710647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "rtl/pll.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967723627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "rtl/pll/pll_0002.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967723630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi " "Found entity 1: pll_hdmi" {  } { { "sys/pll_hdmi.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967723632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi/pll_hdmi_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_hdmi/pll_hdmi_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_0002 " "Found entity 1: pll_hdmi_0002" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967723635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_cfg " "Found entity 1: pll_cfg" {  } { { "sys/pll_cfg.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967723637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "sys/pll_cfg/altera_pll_reconfig_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967723640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file sys/pll_cfg/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723647 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723647 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723647 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723647 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723647 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967723647 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer sys/pll_cfg/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"sys/pll_cfg/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "sys/pll_cfg/altera_std_synchronizer.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1610967723650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "sys/pll_cfg/altera_std_synchronizer.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967723650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sd_miso SD_MISO sys_top.v(141) " "Verilog HDL Declaration information at sys_top.v(141): object \"sd_miso\" differs only in case from object \"SD_MISO\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_USER btn_user sys_top.v(98) " "Verilog HDL Declaration information at sys_top.v(98): object \"BTN_USER\" differs only in case from object \"btn_user\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_OSD btn_osd sys_top.v(99) " "Verilog HDL Declaration information at sys_top.v(99): object \"BTN_OSD\" differs only in case from object \"btn_osd\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HDMI_TX_CLK hdmi_tx_clk sys_top.v(43) " "Verilog HDL Declaration information at sys_top.v(43): object \"HDMI_TX_CLK\" differs only in case from object \"hdmi_tx_clk\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDIO_L audio_l sys_top.v(85) " "Verilog HDL Declaration information at sys_top.v(85): object \"AUDIO_L\" differs only in case from object \"audio_l\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDIO_R audio_r sys_top.v(86) " "Verilog HDL Declaration information at sys_top.v(86): object \"AUDIO_R\" differs only in case from object \"audio_r\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_USER led_user sys_top.v(95) " "Verilog HDL Declaration information at sys_top.v(95): object \"LED_USER\" differs only in case from object \"led_user\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_POWER led_power sys_top.v(97) " "Verilog HDL Declaration information at sys_top.v(97): object \"LED_POWER\" differs only in case from object \"led_power\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967723655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sys_top.v 4 4 " "Found 4 design units, including 4 entities, in source file sys/sys_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_top " "Found entity 1: sys_top" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723656 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_fix " "Found entity 2: sync_fix" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723656 ""} { "Info" "ISGN_ENTITY_NAME" "3 aud_mix_top " "Found entity 3: aud_mix_top" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723656 ""} { "Info" "ISGN_ENTITY_NAME" "4 csync " "Found entity 4: csync" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967723656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967723656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ascal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys/ascal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascal-rtl " "Found design unit 1: ascal-rtl" {  } { { "sys/ascal.vhd" "" { Text "C:/github/ZXnext_MiSTer/sys/ascal.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724220 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascal " "Found entity 1: ascal" {  } { { "sys/ascal.vhd" "" { Text "C:/github/ZXnext_MiSTer/sys/ascal.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi_adj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys/pll_hdmi_adj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_hdmi_adj-rtl " "Found design unit 1: pll_hdmi_adj-rtl" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi_adj.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724224 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_adj " "Found entity 1: pll_hdmi_adj" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi_adj.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a hq2x.sv(304) " "Verilog HDL Declaration information at hq2x.sv(304): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967724229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b hq2x.sv(305) " "Verilog HDL Declaration information at hq2x.sv(305): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967724229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d hq2x.sv(306) " "Verilog HDL Declaration information at hq2x.sv(306): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967724230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e hq2x.sv(303) " "Verilog HDL Declaration information at hq2x.sv(303): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967724230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h hq2x.sv(308) " "Verilog HDL Declaration information at hq2x.sv(308): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967724230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f hq2x.sv(307) " "Verilog HDL Declaration information at hq2x.sv(307): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967724230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hq2x.sv 5 5 " "Found 5 design units, including 5 entities, in source file sys/hq2x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hq2x " "Found entity 1: Hq2x" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724231 ""} { "Info" "ISGN_ENTITY_NAME" "2 hq2x_in " "Found entity 2: hq2x_in" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724231 ""} { "Info" "ISGN_ENTITY_NAME" "3 hq2x_buf " "Found entity 3: hq2x_buf" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724231 ""} { "Info" "ISGN_ENTITY_NAME" "4 DiffCheck " "Found entity 4: DiffCheck" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724231 ""} { "Info" "ISGN_ENTITY_NAME" "5 Blend " "Found entity 5: Blend" {  } { { "sys/hq2x.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hq2x.sv" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hq2x Hq2x scandoubler.v(29) " "Verilog HDL Declaration information at scandoubler.v(29): object \"hq2x\" differs only in case from object \"Hq2x\" in the same scope" {  } { { "sys/scandoubler.v" "" { Text "C:/github/ZXnext_MiSTer/sys/scandoubler.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967724235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "sys/scandoubler.v" "" { Text "C:/github/ZXnext_MiSTer/sys/scandoubler.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/scanlines.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/scanlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanlines " "Found entity 1: scanlines" {  } { { "sys/scanlines.v" "" { Text "C:/github/ZXnext_MiSTer/sys/scanlines.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_cleaner.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/video_cleaner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_cleaner " "Found entity 1: video_cleaner" {  } { { "sys/video_cleaner.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/video_cleaner.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724243 ""} { "Info" "ISGN_ENTITY_NAME" "2 s_fix " "Found entity 2: s_fix" {  } { { "sys/video_cleaner.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/video_cleaner.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/gamma_corr.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/gamma_corr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamma_corr " "Found entity 1: gamma_corr" {  } { { "sys/gamma_corr.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/gamma_corr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724248 ""} { "Info" "ISGN_ENTITY_NAME" "2 gamma_fast " "Found entity 2: gamma_fast" {  } { { "sys/gamma_corr.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/gamma_corr.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724248 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "12161 sys/video_mixer.sv(22) " "Verilog HDL or VHDL warning at sys/video_mixer.sv(22): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12161." {  } { { "sys/video_mixer.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/video_mixer.sv" 22 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1610967724250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/video_mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_mixer " "Found entity 1: video_mixer" {  } { { "sys/video_mixer.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/video_mixer.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/arcade_video.v 3 3 " "Found 3 design units, including 3 entities, in source file sys/arcade_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 arcade_video " "Found entity 1: arcade_video" {  } { { "sys/arcade_video.v" "" { Text "C:/github/ZXnext_MiSTer/sys/arcade_video.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724256 ""} { "Info" "ISGN_ENTITY_NAME" "2 arcade_vga " "Found entity 2: arcade_vga" {  } { { "sys/arcade_video.v" "" { Text "C:/github/ZXnext_MiSTer/sys/arcade_video.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724256 ""} { "Info" "ISGN_ENTITY_NAME" "3 screen_rotate " "Found entity 3: screen_rotate" {  } { { "sys/arcade_video.v" "" { Text "C:/github/ZXnext_MiSTer/sys/arcade_video.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/osd.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "sys/osd.v" "" { Text "C:/github/ZXnext_MiSTer/sys/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/vga_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/vga_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_out " "Found entity 1: vga_out" {  } { { "sys/vga_out.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/vga_out.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "sys/i2c.v" "" { Text "C:/github/ZXnext_MiSTer/sys/i2c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/alsa.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/alsa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alsa " "Found entity 1: alsa" {  } { { "sys/alsa.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/alsa.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "sys/i2s.v" "" { Text "C:/github/ZXnext_MiSTer/sys/i2s.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/spdif.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/spdif.v" { { "Info" "ISGN_ENTITY_NAME" "1 spdif " "Found entity 1: spdif" {  } { { "sys/spdif.v" "" { Text "C:/github/ZXnext_MiSTer/sys/spdif.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724278 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_out.v(38) " "Verilog HDL information at audio_out.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "sys/audio_out.v" "" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1610967724281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/audio_out.v 2 2 " "Found 2 design units, including 2 entities, in source file sys/audio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_out " "Found entity 1: audio_out" {  } { { "sys/audio_out.v" "" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724282 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpf_aud " "Found entity 2: lpf_aud" {  } { { "sys/audio_out.v" "" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ltc2308.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/ltc2308.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc2308 " "Found entity 1: ltc2308" {  } { { "sys/ltc2308.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/ltc2308.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724286 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc2308_tape " "Found entity 2: ltc2308_tape" {  } { { "sys/ltc2308.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/ltc2308.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sigma_delta_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/sigma_delta_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_dac " "Found entity 1: sigma_delta_dac" {  } { { "sys/sigma_delta_dac.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sigma_delta_dac.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hdmi_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/hdmi_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_config " "Found entity 1: hdmi_config" {  } { { "sys/hdmi_config.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/hdmi_config.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/mcp23009.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/mcp23009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcp23009 " "Found entity 1: mcp23009" {  } { { "sys/mcp23009.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/mcp23009.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ddr_svc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/ddr_svc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_svc " "Found entity 1: ddr_svc" {  } { { "sys/ddr_svc.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/ddr_svc.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sysmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/sysmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sysmem_lite " "Found entity 1: sysmem_lite" {  } { { "sys/sysmem.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/sysmem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724303 ""} { "Info" "ISGN_ENTITY_NAME" "2 sysmem_HPS_fpga_interfaces " "Found entity 2: sysmem_HPS_fpga_interfaces" {  } { { "sys/sysmem.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/sysmem.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sd_card.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/sd_card.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card " "Found entity 1: sd_card" {  } { { "sys/sd_card.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/sd_card.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724307 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdbuf " "Found entity 2: sdbuf" {  } { { "sys/sd_card.sv" "" { Text "C:/github/ZXnext_MiSTer/sys/sd_card.sv" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hps_io.v 3 3 " "Found 3 design units, including 3 entities, in source file sys/hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_io " "Found entity 1: hps_io" {  } { { "sys/hps_io.v" "" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724313 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2_device " "Found entity 2: ps2_device" {  } { { "sys/hps_io.v" "" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724313 ""} { "Info" "ISGN_ENTITY_NAME" "3 video_calc " "Found entity 3: video_calc" {  } { { "sys/hps_io.v" "" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset ZXNext.sv(29) " "Verilog HDL Declaration information at ZXNext.sv(29): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610967724317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zxnext.sv 1 1 " "Found 1 design units, including 1 entities, in source file zxnext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 emu " "Found entity 1: emu" {  } { { "ZXNext.sv" "" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/ym2149.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/ym2149.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YM2149-RTL " "Found design unit 1: YM2149-RTL" {  } { { "rtl/audio/ym2149.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/ym2149.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724322 ""} { "Info" "ISGN_ENTITY_NAME" "1 YM2149 " "Found entity 1: YM2149" {  } { { "rtl/audio/ym2149.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/ym2149.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/turbosound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/turbosound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 turbosound-rtl " "Found design unit 1: turbosound-rtl" {  } { { "rtl/audio/turbosound.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/turbosound.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724325 ""} { "Info" "ISGN_ENTITY_NAME" "1 turbosound " "Found entity 1: turbosound" {  } { { "rtl/audio/turbosound.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/turbosound.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/soundrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/soundrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soundrive-rtl " "Found design unit 1: soundrive-rtl" {  } { { "rtl/audio/soundrive.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/soundrive.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724355 ""} { "Info" "ISGN_ENTITY_NAME" "1 soundrive " "Found entity 1: soundrive" {  } { { "rtl/audio/soundrive.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/soundrive.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "rtl/audio/pwm.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/pwm.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724358 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "rtl/audio/pwm.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/pwm.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transmitter-rtl " "Found design unit 1: i2s_transmitter-rtl" {  } { { "rtl/audio/i2s_transmitter.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s_transmitter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724361 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transmitter " "Found entity 1: i2s_transmitter" {  } { { "rtl/audio/i2s_transmitter.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s_transmitter.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zx_i2s-rtl " "Found design unit 1: zx_i2s-rtl" {  } { { "rtl/audio/i2s.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724365 ""} { "Info" "ISGN_ENTITY_NAME" "1 zx_i2s " "Found entity 1: zx_i2s" {  } { { "rtl/audio/i2s.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "rtl/audio/dac.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/dac.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724368 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "rtl/audio/dac.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/dac.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_mixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/audio_mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_mixer-rtl " "Found design unit 1: audio_mixer-rtl" {  } { { "rtl/audio/audio_mixer.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/audio_mixer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724372 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_mixer " "Found entity 1: audio_mixer" {  } { { "rtl/audio/audio_mixer.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/audio_mixer.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s/i2s_transmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s/i2s_transmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transmit-rtl " "Found design unit 1: i2s_transmit-rtl" {  } { { "rtl/audio/i2s/i2s_transmit.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_transmit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724374 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transmit " "Found entity 1: i2s_transmit" {  } { { "rtl/audio/i2s/i2s_transmit.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_transmit.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s/i2s_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s/i2s_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_slave-rtl " "Found design unit 1: i2s_slave-rtl" {  } { { "rtl/audio/i2s/i2s_slave.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_slave.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724377 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_slave " "Found entity 1: i2s_slave" {  } { { "rtl/audio/i2s/i2s_slave.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_slave.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s/i2s_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s/i2s_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_receive-rtl " "Found design unit 1: i2s_receive-rtl" {  } { { "rtl/audio/i2s/i2s_receive.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_receive.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724381 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_receive " "Found entity 1: i2s_receive" {  } { { "rtl/audio/i2s/i2s_receive.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_receive.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/audio/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-rtl " "Found design unit 1: i2s_master-rtl" {  } { { "rtl/audio/i2s/i2s_master.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_master.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724383 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "rtl/audio/i2s/i2s_master.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/audio/i2s/i2s_master.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/dpram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/dpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram2-rtl " "Found design unit 1: dpram2-rtl" {  } { { "rtl/ram/dpram2.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724385 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram2 " "Found entity 1: dpram2" {  } { { "rtl/ram/dpram2.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/cpu/t80na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80Na-rtl " "Found design unit 1: T80Na-rtl" {  } { { "rtl/cpu/t80na.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80na.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724388 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80Na " "Found entity 1: T80Na" {  } { { "rtl/cpu/t80na.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80na.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80n_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file rtl/cpu/t80n_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z80N_pack " "Found design unit 1: Z80N_pack" {  } { { "rtl/cpu/t80n_pack.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_pack.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724391 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T80N_Pack " "Found design unit 2: T80N_Pack" {  } { { "rtl/cpu/t80n_pack.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_pack.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80n_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/cpu/t80n_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N_MCode-rtl " "Found design unit 1: T80N_MCode-rtl" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724410 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N_MCode " "Found entity 1: T80N_MCode" {  } { { "rtl/cpu/t80n_mcode.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_mcode.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80n_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/cpu/t80n_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N_ALU-rtl " "Found design unit 1: T80N_ALU-rtl" {  } { { "rtl/cpu/t80n_alu.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_alu.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724415 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N_ALU " "Found entity 1: T80N_ALU" {  } { { "rtl/cpu/t80n_alu.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n_alu.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cpu/t80n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/cpu/t80n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N-rtl " "Found design unit 1: T80N-rtl" {  } { { "rtl/cpu/t80n.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724420 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N " "Found entity 1: T80N" {  } { { "rtl/cpu/t80n.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/cpu/t80n.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/multiface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/multiface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiface-rtl " "Found design unit 1: multiface-rtl" {  } { { "rtl/device/multiface.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/multiface.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724423 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiface " "Found entity 1: multiface" {  } { { "rtl/device/multiface.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/multiface.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80dma-z80dma_unit " "Found design unit 1: z80dma-z80dma_unit" {  } { { "rtl/device/dma.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/dma.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724427 ""} { "Info" "ISGN_ENTITY_NAME" "1 z80dma " "Found entity 1: z80dma" {  } { { "rtl/device/dma.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/dma.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-rtl " "Found design unit 1: divmmc-rtl" {  } { { "rtl/device/divmmc.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/divmmc.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724432 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "rtl/device/divmmc.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/divmmc.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/copper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/copper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 copper-rtl " "Found design unit 1: copper-rtl" {  } { { "rtl/device/copper.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/copper.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724435 ""} { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "rtl/device/copper.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/copper.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/ps2_mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/input/ps2_mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "rtl/input/ps2_mouse.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/ps2_mouse.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/membrane/membrane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/membrane/membrane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 membrane-rtl " "Found design unit 1: membrane-rtl" {  } { { "rtl/input/membrane/membrane.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/membrane/membrane.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724441 ""} { "Info" "ISGN_ENTITY_NAME" "1 membrane " "Found entity 1: membrane" {  } { { "rtl/input/membrane/membrane.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/membrane/membrane.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/membrane/emu_fnkeys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/membrane/emu_fnkeys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emu_fnkeys-rtl " "Found design unit 1: emu_fnkeys-rtl" {  } { { "rtl/input/membrane/emu_fnkeys.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/membrane/emu_fnkeys.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724444 ""} { "Info" "ISGN_ENTITY_NAME" "1 emu_fnkeys " "Found entity 1: emu_fnkeys" {  } { { "rtl/input/membrane/emu_fnkeys.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/membrane/emu_fnkeys.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/keyboard/ps2_keyb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/keyboard/ps2_keyb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyb-rtl " "Found design unit 1: ps2_keyb-rtl" {  } { { "rtl/input/keyboard/ps2_keyb.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_keyb.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724448 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyb " "Found entity 1: ps2_keyb" {  } { { "rtl/input/keyboard/ps2_keyb.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_keyb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/keyboard/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/keyboard/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "rtl/input/keyboard/ps2_iobase.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_iobase.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724452 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "rtl/input/keyboard/ps2_iobase.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/ps2_iobase.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/input/keyboard/keymaps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/input/keyboard/keymaps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keymaps-Behavior " "Found design unit 1: keymaps-Behavior" {  } { { "rtl/input/keyboard/keymaps.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/keymaps.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724456 ""} { "Info" "ISGN_ENTITY_NAME" "1 keymaps " "Found entity 1: keymaps" {  } { { "rtl/input/keyboard/keymaps.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/input/keyboard/keymaps.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/misc/synchronize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/misc/synchronize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronize-rtl " "Found design unit 1: synchronize-rtl" {  } { { "rtl/misc/synchronize.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/synchronize.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724459 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronize " "Found entity 1: synchronize" {  } { { "rtl/misc/synchronize.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/synchronize.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/misc/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/misc/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "rtl/misc/debounce.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/debounce.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724463 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "rtl/misc/debounce.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/debounce.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/misc/asymmetrical_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/misc/asymmetrical_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asymmetrical_debounce-rtl " "Found design unit 1: asymmetrical_debounce-rtl" {  } { { "rtl/misc/asymmetrical_debounce.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/asymmetrical_debounce.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724466 ""} { "Info" "ISGN_ENTITY_NAME" "1 asymmetrical_debounce " "Found entity 1: asymmetrical_debounce" {  } { { "rtl/misc/asymmetrical_debounce.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/asymmetrical_debounce.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/vga/scan_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/vga/scan_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_convert-RTL " "Found design unit 1: scan_convert-RTL" {  } { { "rtl/video/vga/scan_convert.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/vga/scan_convert.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724469 ""} { "Info" "ISGN_ENTITY_NAME" "1 scan_convert " "Found entity 1: scan_convert" {  } { { "rtl/video/vga/scan_convert.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/vga/scan_convert.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/zxula_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/zxula_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxula_timing-Behavior " "Found design unit 1: zxula_timing-Behavior" {  } { { "rtl/video/zxula_timing.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/zxula_timing.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724472 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxula_timing " "Found entity 1: zxula_timing" {  } { { "rtl/video/zxula_timing.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/zxula_timing.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/zxula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/zxula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxula-rtl " "Found design unit 1: zxula-rtl" {  } { { "rtl/video/zxula.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/zxula.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724476 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxula " "Found entity 1: zxula" {  } { { "rtl/video/zxula.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/zxula.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/tilemap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/tilemap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilemap-rtl " "Found design unit 1: tilemap-rtl" {  } { { "rtl/video/tilemap.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/tilemap.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724480 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilemap " "Found entity 1: tilemap" {  } { { "rtl/video/tilemap.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/tilemap.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/sprites.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/sprites.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprites-rtl " "Found design unit 1: sprites-rtl" {  } { { "rtl/video/sprites.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/sprites.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724485 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "rtl/video/sprites.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/sprites.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/lores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/lores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lores-rtl " "Found design unit 1: lores-rtl" {  } { { "rtl/video/lores.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/lores.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724488 ""} { "Info" "ISGN_ENTITY_NAME" "1 lores " "Found entity 1: lores" {  } { { "rtl/video/lores.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/lores.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video/layer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/video/layer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer2-rtl " "Found design unit 1: layer2-rtl" {  } { { "rtl/video/layer2.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/layer2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724491 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer2 " "Found entity 1: layer2" {  } { { "rtl/video/layer2.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/video/layer2.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/serial/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "rtl/serial/uart.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724494 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/serial/uart.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/uart.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/serial/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "rtl/serial/spi_master.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/spi_master.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724498 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "rtl/serial/spi_master.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/spi_master.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial/fifop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/serial/fifop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifop-rtl " "Found design unit 1: fifop-rtl" {  } { { "rtl/serial/fifop.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/fifop.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724501 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifop " "Found entity 1: fifop" {  } { { "rtl/serial/fifop.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/serial/fifop.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rom/bootrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/rom/bootrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bootrom-RTL " "Found design unit 1: bootrom-RTL" {  } { { "rtl/rom/bootrom.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/rom/bootrom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724508 ""} { "Info" "ISGN_ENTITY_NAME" "1 bootrom " "Found entity 1: bootrom" {  } { { "rtl/rom/bootrom.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/rom/bootrom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/tdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/tdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdpram-rtl " "Found design unit 1: tdpram-rtl" {  } { { "rtl/ram/tdpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/tdpram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724511 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdpram " "Found entity 1: tdpram" {  } { { "rtl/ram/tdpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/tdpram.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/spram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/spram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spram-rtl " "Found design unit 1: spram-rtl" {  } { { "rtl/ram/spram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/spram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724514 ""} { "Info" "ISGN_ENTITY_NAME" "1 spram " "Found entity 1: spram" {  } { { "rtl/ram/spram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/spram.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/sdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/sdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdpram-rtl " "Found design unit 1: sdpram-rtl" {  } { { "rtl/ram/sdpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sdpram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724517 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdpram " "Found entity 1: sdpram" {  } { { "rtl/ram/sdpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sdpram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-rtl " "Found design unit 1: dpram-rtl" {  } { { "rtl/ram/dpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724519 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "rtl/ram/dpram.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/dpram.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mister_sRam " "Found entity 1: Mister_sRam" {  } { { "rtl/ram/sram.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/sram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram/bufgmux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ram/bufgmux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFGMUX1-BUFGMUX1_V " "Found design unit 1: BUFGMUX1-BUFGMUX1_V" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724525 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFGMUX1 " "Found entity 1: BUFGMUX1" {  } { { "rtl/ram/BUFGMUX1.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/ram/BUFGMUX1.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/zxnext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/zxnext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxnext-rtl " "Found design unit 1: zxnext-rtl" {  } { { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724542 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxnext " "Found entity 1: zxnext" {  } { { "rtl/zxnext.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/zxnext_mister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/zxnext_mister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZXNEXT_Mister-rtl " "Found design unit 1: ZXNEXT_Mister-rtl" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724549 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZXNEXT_Mister " "Found entity 1: ZXNEXT_Mister" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/ctc_chan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/ctc_chan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctc_chan-rtl " "Found design unit 1: ctc_chan-rtl" {  } { { "rtl/device/ctc_chan.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/ctc_chan.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724551 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctc_chan " "Found entity 1: ctc_chan" {  } { { "rtl/device/ctc_chan.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/ctc_chan.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/device/ctc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/device/ctc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctc-rtl " "Found design unit 1: ctc-rtl" {  } { { "rtl/device/ctc.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/ctc.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctc " "Found entity 1: ctc" {  } { { "rtl/device/ctc.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/device/ctc.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/misc/compressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/misc/compressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compressor " "Found entity 1: compressor" {  } { { "rtl/misc/compressor.sv" "" { Text "C:/github/ZXnext_MiSTer/rtl/misc/compressor.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ds1307/ds1307.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ds1307/ds1307.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1307 " "Found entity 1: DS1307" {  } { { "rtl/ds1307/DS1307.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/DS1307.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ds1307/i2cslave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ds1307/i2cslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cSlave " "Found entity 1: i2cSlave" {  } { { "rtl/ds1307/i2cSlave.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/i2cSlave.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ds1307/registerinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ds1307/registerinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerInterface " "Found entity 1: registerInterface" {  } { { "rtl/ds1307/registerInterface.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/registerInterface.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ds1307/serialinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ds1307/serialinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 serialInterface " "Found entity 1: serialInterface" {  } { { "rtl/ds1307/serialInterface.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/serialInterface.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967724588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967724588 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DS1307.v(121) " "Verilog HDL or VHDL warning at DS1307.v(121): conditional expression evaluates to a constant" {  } { { "rtl/ds1307/DS1307.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/DS1307.v" 121 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1610967724800 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DS1307.v(130) " "Verilog HDL or VHDL warning at DS1307.v(130): conditional expression evaluates to a constant" {  } { { "rtl/ds1307/DS1307.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/ds1307/DS1307.v" 130 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1610967724800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys_top " "Elaborating entity \"sys_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610967725276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcp23009 mcp23009:mcp23009 " "Elaborating entity \"mcp23009\" for hierarchy \"mcp23009:mcp23009\"" {  } { { "sys/sys_top.v" "mcp23009" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967725297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c mcp23009:mcp23009\|i2c:i2c " "Elaborating entity \"i2c\" for hierarchy \"mcp23009:mcp23009\|i2c:i2c\"" {  } { { "sys/mcp23009.sv" "i2c" { Text "C:/github/ZXnext_MiSTer/sys/mcp23009.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967725298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysmem_lite sysmem_lite:sysmem " "Elaborating entity \"sysmem_lite\" for hierarchy \"sysmem_lite:sysmem\"" {  } { { "sys/sys_top.v" "sysmem" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967725301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysmem_HPS_fpga_interfaces sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"sysmem_HPS_fpga_interfaces\" for hierarchy \"sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "sys/sysmem.sv" "fpga_interfaces" { Text "C:/github/ZXnext_MiSTer/sys/sysmem.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967725306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_svc ddr_svc:ddr_svc " "Elaborating entity \"ddr_svc\" for hierarchy \"ddr_svc:ddr_svc\"" {  } { { "sys/sys_top.v" "ddr_svc" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967725312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascal ascal:ascal " "Elaborating entity \"ascal\" for hierarchy \"ascal:ascal\"" {  } { { "sys/sys_top.v" "ascal" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967725316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Instantiated megafunction \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727308 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967727308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89q1 " "Found entity 1: altsyncram_89q1" {  } { { "db/altsyncram_89q1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_89q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967727382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967727382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89q1 ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\|altsyncram_89q1:auto_generated " "Elaborating entity \"altsyncram_89q1\" for hierarchy \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\|altsyncram_89q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Elaborating entity \"altsyncram\" for hierarchy \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967727403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ccn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ccn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ccn1 " "Found entity 1: altsyncram_ccn1" {  } { { "db/altsyncram_ccn1.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/altsyncram_ccn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967727477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967727477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ccn1 ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\|altsyncram_ccn1:auto_generated " "Elaborating entity \"altsyncram_ccn1\" for hierarchy \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\|altsyncram_ccn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_adj pll_hdmi_adj:pll_hdmi_adj " "Elaborating entity \"pll_hdmi_adj\" for hierarchy \"pll_hdmi_adj:pll_hdmi_adj\"" {  } { { "sys/sys_top.v" "pll_hdmi_adj" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi pll_hdmi:pll_hdmi " "Elaborating entity \"pll_hdmi\" for hierarchy \"pll_hdmi:pll_hdmi\"" {  } { { "sys/sys_top.v" "pll_hdmi" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_0002 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst " "Elaborating entity \"pll_hdmi_0002\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\"" {  } { { "sys/pll_hdmi.v" "pll_hdmi_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "altera_pll_i" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727615 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967727618 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967727619 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967727619 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1610967727619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.500000 MHz " "Parameter \"output_clock_frequency0\" = \"148.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 4 " "Parameter \"m_cnt_hi_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 4 " "Parameter \"m_cnt_lo_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 1 " "Parameter \"c_cnt_lo_div0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 445.499999 MHz " "Parameter \"pll_output_clk_frequency\" = \"445.499999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 3908420153 " "Parameter \"pll_fractional_division\" = \"3908420153\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst true " "Parameter \"pll_slf_rst\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727620 ""}  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967727620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727668 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727698 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967727703 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967727704 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967727704 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610967727704 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cfg pll_cfg:pll_cfg " "Elaborating entity \"pll_cfg\" for hierarchy \"pll_cfg:pll_cfg\"" {  } { { "sys/sys_top.v" "pll_cfg" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\"" {  } { { "sys/pll_cfg.v" "pll_cfg_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967727746 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1610967727746 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1610967727747 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/github/ZXnext_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_config hdmi_config:hdmi_config " "Elaborating entity \"hdmi_config\" for hierarchy \"hdmi_config:hdmi_config\"" {  } { { "sys/sys_top.v" "hdmi_config" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c hdmi_config:hdmi_config\|i2c:i2c_av " "Elaborating entity \"i2c\" for hierarchy \"hdmi_config:hdmi_config\|i2c:i2c_av\"" {  } { { "sys/hdmi_config.sv" "i2c_av" { Text "C:/github/ZXnext_MiSTer/sys/hdmi_config.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanlines scanlines:HDMI_scanlines " "Elaborating entity \"scanlines\" for hierarchy \"scanlines:HDMI_scanlines\"" {  } { { "sys/sys_top.v" "HDMI_scanlines" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:hdmi_osd " "Elaborating entity \"osd\" for hierarchy \"osd:hdmi_osd\"" {  } { { "sys/sys_top.v" "hdmi_osd" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csync csync:csync_hdmi " "Elaborating entity \"csync\" for hierarchy \"csync:csync_hdmi\"" {  } { { "sys/sys_top.v" "csync_hdmi" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out altddio_out:hdmiclk_ddr " "Elaborating entity \"altddio_out\" for hierarchy \"altddio_out:hdmiclk_ddr\"" {  } { { "sys/sys_top.v" "hdmiclk_ddr" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddio_out:hdmiclk_ddr " "Elaborated megafunction instantiation \"altddio_out:hdmiclk_ddr\"" {  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 994 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddio_out:hdmiclk_ddr " "Instantiated megafunction \"altddio_out:hdmiclk_ddr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967727846 ""}  } { { "sys/sys_top.v" "" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 994 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967727846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b2j " "Found entity 1: ddio_out_b2j" {  } { { "db/ddio_out_b2j.tdf" "" { Text "C:/github/ZXnext_MiSTer/db/ddio_out_b2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610967727901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967727901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b2j altddio_out:hdmiclk_ddr\|ddio_out_b2j:auto_generated " "Elaborating entity \"ddio_out_b2j\" for hierarchy \"altddio_out:hdmiclk_ddr\|ddio_out_b2j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanlines scanlines:VGA_scanlines " "Elaborating entity \"scanlines\" for hierarchy \"scanlines:VGA_scanlines\"" {  } { { "sys/sys_top.v" "VGA_scanlines" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_out vga_out:vga_out " "Elaborating entity \"vga_out\" for hierarchy \"vga_out:vga_out\"" {  } { { "sys/sys_top.v" "vga_out" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aud_mix_top aud_mix_top:audmix_l " "Elaborating entity \"aud_mix_top\" for hierarchy \"aud_mix_top:audmix_l\"" {  } { { "sys/sys_top.v" "audmix_l" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_out audio_out:audio_out " "Elaborating entity \"audio_out\" for hierarchy \"audio_out:audio_out\"" {  } { { "sys/sys_top.v" "audio_out" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s audio_out:audio_out\|i2s:i2s " "Elaborating entity \"i2s\" for hierarchy \"audio_out:audio_out\|i2s:i2s\"" {  } { { "sys/audio_out.v" "i2s" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spdif audio_out:audio_out\|spdif:toslink " "Elaborating entity \"spdif\" for hierarchy \"audio_out:audio_out\|spdif:toslink\"" {  } { { "sys/audio_out.v" "toslink" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma_delta_dac audio_out:audio_out\|sigma_delta_dac:sd_l " "Elaborating entity \"sigma_delta_dac\" for hierarchy \"audio_out:audio_out\|sigma_delta_dac:sd_l\"" {  } { { "sys/audio_out.v" "sd_l" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf_aud audio_out:audio_out\|lpf_aud:lpf_l " "Elaborating entity \"lpf_aud\" for hierarchy \"audio_out:audio_out\|lpf_aud:lpf_l\"" {  } { { "sys/audio_out.v" "lpf_l" { Text "C:/github/ZXnext_MiSTer/sys/audio_out.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alsa alsa:alsa " "Elaborating entity \"alsa\" for hierarchy \"alsa:alsa\"" {  } { { "sys/sys_top.v" "alsa" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fix sync_fix:sync_v " "Elaborating entity \"sync_fix\" for hierarchy \"sync_fix:sync_v\"" {  } { { "sys/sys_top.v" "sync_v" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emu emu:emu " "Elaborating entity \"emu\" for hierarchy \"emu:emu\"" {  } { { "sys/sys_top.v" "emu" { Text "C:/github/ZXnext_MiSTer/sys/sys_top.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_io emu:emu\|hps_io:hps_io " "Elaborating entity \"hps_io\" for hierarchy \"emu:emu\|hps_io:hps_io\"" {  } { { "ZXNext.sv" "hps_io" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727949 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hps_io.v(381) " "Verilog HDL Case Statement information at hps_io.v(381): all case item expressions in this case statement are onehot" {  } { { "sys/hps_io.v" "" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 381 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610967727981 "|sys_top|emu:emu|hps_io:hps_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_calc emu:emu\|hps_io:hps_io\|video_calc:video_calc " "Elaborating entity \"video_calc\" for hierarchy \"emu:emu\|hps_io:hps_io\|video_calc:video_calc\"" {  } { { "sys/hps_io.v" "video_calc" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_device emu:emu\|hps_io:hps_io\|ps2_device:keyboard " "Elaborating entity \"ps2_device\" for hierarchy \"emu:emu\|hps_io:hps_io\|ps2_device:keyboard\"" {  } { { "sys/hps_io.v" "keyboard" { Text "C:/github/ZXnext_MiSTer/sys/hps_io.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll emu:emu\|pll:pll " "Elaborating entity \"pll\" for hierarchy \"emu:emu\|pll:pll\"" {  } { { "ZXNext.sv" "pll" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 emu:emu\|pll:pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"emu:emu\|pll:pll\|pll_0002:pll_inst\"" {  } { { "rtl/pll.v" "pll_inst" { Text "C:/github/ZXnext_MiSTer/rtl/pll.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "rtl/pll/pll_0002.v" "altera_pll_i" { Text "C:/github/ZXnext_MiSTer/rtl/pll/pll_0002.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967727995 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1610967728002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "rtl/pll/pll_0002.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/pll/pll_0002.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967728002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 28.000000 MHz " "Parameter \"output_clock_frequency0\" = \"28.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 28.000000 MHz " "Parameter \"output_clock_frequency1\" = \"28.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 17857 ps " "Parameter \"phase_shift1\" = \"17857 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 56.000000 MHz " "Parameter \"output_clock_frequency2\" = \"56.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 14.000000 MHz " "Parameter \"output_clock_frequency3\" = \"14.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 7.000000 MHz " "Parameter \"output_clock_frequency4\" = \"7.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610967728002 ""}  } { { "rtl/pll/pll_0002.v" "" { Text "C:/github/ZXnext_MiSTer/rtl/pll/pll_0002.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610967728002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mister_sRam emu:emu\|Mister_sRam:sRam " "Elaborating entity \"Mister_sRam\" for hierarchy \"emu:emu\|Mister_sRam:sRam\"" {  } { { "ZXNext.sv" "sRam" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967728005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZXNEXT_Mister emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister " "Elaborating entity \"ZXNEXT_Mister\" for hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\"" {  } { { "ZXNext.sv" "ZXNEXT_Mister" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967728006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_hdmi_audio zxnext_Mister.vhd(403) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(403): object \"zxn_hdmi_audio\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728010 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_speaker_en zxnext_Mister.vhd(404) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(404): object \"zxn_speaker_en\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728011 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_speaker_beep zxnext_Mister.vhd(405) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(405): object \"zxn_speaker_beep\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728011 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_tape_mic zxnext_Mister.vhd(406) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(406): object \"zxn_tape_mic\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 406 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728011 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_audio_ear zxnext_Mister.vhd(408) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(408): object \"zxn_audio_ear\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728011 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_audio_mic zxnext_Mister.vhd(409) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(409): object \"zxn_audio_mic\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728011 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank_out zxnext_Mister.vhd(429) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(429): object \"blank_out\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728011 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_hdmi_reset zxnext_Mister.vhd(443) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(443): object \"zxn_hdmi_reset\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728012 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_visible_s zxnext_Mister.vhd(445) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(445): object \"h_visible_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728012 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsync_start_s zxnext_Mister.vhd(446) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(446): object \"hsync_start_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728012 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsync_end_s zxnext_Mister.vhd(447) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(447): object \"hsync_end_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728012 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hcnt_end_s zxnext_Mister.vhd(448) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(448): object \"hcnt_end_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728012 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_visible_s zxnext_Mister.vhd(449) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(449): object \"v_visible_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 449 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728012 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_start_s zxnext_Mister.vhd(450) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(450): object \"vsync_start_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728012 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_end_s zxnext_Mister.vhd(451) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(451): object \"vsync_end_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728012 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vcnt_end_s zxnext_Mister.vhd(452) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(452): object \"vcnt_end_s\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728012 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_en zxnext_Mister.vhd(484) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(484): object \"zxn_joy_io_mode_en\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728013 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_lr zxnext_Mister.vhd(485) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(485): object \"zxn_joy_io_mode_lr\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728013 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_pin_7 zxnext_Mister.vhd(486) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(486): object \"zxn_joy_io_mode_pin_7\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728013 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zxn_ps2_mode zxnext_Mister.vhd(494) " "VHDL Signal Declaration warning at zxnext_Mister.vhd(494): used explicit default value for signal \"zxn_ps2_mode\" because signal was never assigned a value" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 494 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610967728013 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "membrane_function_keys zxnext_Mister.vhd(517) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(517): object \"membrane_function_keys\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728013 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "membrane_col zxnext_Mister.vhd(522) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(522): object \"membrane_col\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd_cs1_n_o zxnext_Mister.vhd(526) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(526): object \"sd_cs1_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 526 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_cs_n_o zxnext_Mister.vhd(531) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(531): object \"flash_cs_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sclk_o zxnext_Mister.vhd(532) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(532): object \"flash_sclk_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 532 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_mosi_o zxnext_Mister.vhd(533) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(533): object \"flash_mosi_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 533 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flash_miso_i zxnext_Mister.vhd(534) " "VHDL Signal Declaration warning at zxnext_Mister.vhd(534): used implicit default value for signal \"flash_miso_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 534 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_wp_o zxnext_Mister.vhd(535) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(535): object \"flash_wp_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_hold_o zxnext_Mister.vhd(536) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(536): object \"flash_hold_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 536 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyb_row_o zxnext_Mister.vhd(549) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(549): object \"keyb_row_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zxn_i2c_scl_n_i zxnext_Mister.vhd(557) " "VHDL Signal Declaration warning at zxnext_Mister.vhd(557): used implicit default value for signal \"zxn_i2c_scl_n_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 557 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610967728014 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_bus_nmi_debounce_disable zxnext_Mister.vhd(611) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(611): object \"zxn_bus_nmi_debounce_disable\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_clk35_o zxnext_Mister.vhd(615) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(615): object \"bus_clk35_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_addr_o zxnext_Mister.vhd(616) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(616): object \"bus_addr_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_ramcs_i zxnext_Mister.vhd(620) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(620): object \"bus_ramcs_i\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_halt_n_o zxnext_Mister.vhd(623) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(623): object \"bus_halt_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_iorq_n_o zxnext_Mister.vhd(624) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(624): object \"bus_iorq_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_m1_n_o zxnext_Mister.vhd(625) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(625): object \"bus_m1_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 625 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_mreq_n_o zxnext_Mister.vhd(626) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(626): object \"bus_mreq_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 626 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_rd_n_o zxnext_Mister.vhd(627) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(627): object \"bus_rd_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_wr_n_o zxnext_Mister.vhd(628) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(628): object \"bus_wr_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_rfsh_n_o zxnext_Mister.vhd(629) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(629): object \"bus_rfsh_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_busack_n_o zxnext_Mister.vhd(631) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(631): object \"bus_busack_n_o\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728015 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_flashboot zxnext_Mister.vhd(658) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(658): object \"zxn_flashboot\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 658 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728016 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_coreid zxnext_Mister.vhd(659) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(659): object \"zxn_coreid\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728016 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extras_io zxnext_Mister.vhd(690) " "Verilog HDL or VHDL warning at zxnext_Mister.vhd(690): object \"extras_io\" assigned a value but never read" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 690 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610967728016 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zxn_audio_L zxnext_Mister.vhd(1251) " "VHDL Process Statement warning at zxnext_Mister.vhd(1251): signal \"zxn_audio_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610967728021 "|sys_top|emu:emu|ZXNEXT_Mister:ZXNEXT_Mister"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "7 16 zxnext_Mister.vhd(1251) " "VHDL expression error at zxnext_Mister.vhd(1251): expression has 7 elements, but must have 16 elements" {  } { { "rtl/zxnext_Mister.vhd" "" { Text "C:/github/ZXnext_MiSTer/rtl/zxnext_Mister.vhd" 1251 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1610967728073 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister " "Can't elaborate user hierarchy \"emu:emu\|ZXNEXT_Mister:ZXNEXT_Mister\"" {  } { { "ZXNext.sv" "ZXNEXT_Mister" { Text "C:/github/ZXnext_MiSTer/ZXNext.sv" 360 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610967728074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/ZXnext_MiSTer/output_files/ZXNext.map.smsg " "Generated suppressed messages file C:/github/ZXnext_MiSTer/output_files/ZXNext.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967728442 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/github/ZXnext_MiSTer/db/ZXNext.map.json_files/ " "Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.map.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967728487 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/github/ZXnext_MiSTer/db/ZXNext.flow.json_files/ " "Generated JSON formatted report files in C:/github/ZXnext_MiSTer/db/ZXNext.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967728512 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 60 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5417 " "Peak virtual memory: 5417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610967728684 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 18 12:02:08 2021 " "Processing ended: Mon Jan 18 12:02:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610967728684 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610967728684 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610967728684 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967728684 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 60 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 60 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610967729398 ""}
