<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: power9.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_7255f11ae63de2e8cca919a042dd81b5.html">power9</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">power9.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::ibm::power9{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> power9 : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        PM_1FLOP_CMPL = 0x0000045050, <span class="comment">// one flop (fadd</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        PM_1PLUS_PPC_CMPL = 0x00000100F2, <span class="comment">// 1 or more ppc insts finished</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        PM_1PLUS_PPC_DISP = 0x00000400F2, <span class="comment">// Cycles at least one Instr Dispatched</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        PM_2FLOP_CMPL = 0x000004D052, <span class="comment">// DP vector version of fmul</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        PM_4FLOP_CMPL = 0x0000045052, <span class="comment">// 4 FLOP instruction completed</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        PM_8FLOP_CMPL = 0x000004D054, <span class="comment">// 8 FLOP instruction completed</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        PM_ANY_THRD_RUN_CYC = 0x00000100FA, <span class="comment">// Cycles in which at least one thread has the run latch set</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        PM_BACK_BR_CMPL = 0x000002505E, <span class="comment">// Branch instruction completed with a target address less than current instruction address</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        PM_BANK_CONFLICT = 0x0000004880, <span class="comment">// Read blocked due to interleave conflict.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        PM_BFU_BUSY = 0x000003005C, <span class="comment">// Cycles in which all 4 Binary Floating Point units are busy.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        PM_BR_2PATH = 0x0000020036, <span class="comment">// Branches that are not strongly biased</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        PM_BR_CMPL = 0x000004D05E, <span class="comment">// Any Branch instruction completed</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        PM_BR_CORECT_PRED_TAKEN_CMPL = 0x000000489C, <span class="comment">// Conditional Branch Completed in which the HW correctly predicted the direction as taken.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        PM_BR_MPRED_CCACHE = 0x00000040AC, <span class="comment">// Conditional Branch Completed that was Mispredicted due to the Count Cache Target Prediction</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        PM_BR_MPRED_CMPL = 0x00000400F6, <span class="comment">// Number of Branch Mispredicts</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        PM_BR_MPRED_LSTACK = 0x00000048AC, <span class="comment">// Conditional Branch Completed that was Mispredicted due to the Link Stack Target Prediction</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        PM_BR_MPRED_PCACHE = 0x00000048B0, <span class="comment">// Conditional Branch Completed that was Mispredicted due to pattern cache prediction</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        PM_BR_MPRED_TAKEN_CR = 0x00000040B8, <span class="comment">// A Conditional Branch that resolved to taken was mispredicted as not taken (due to the BHT Direction Prediction).</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        PM_BR_MPRED_TAKEN_TA = 0x00000048B8, <span class="comment">// Conditional Branch Completed that was Mispredicted due to the Target Address Prediction from the Count Cache or Link Stack.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        PM_BR_PRED_CCACHE = 0x00000040A4, <span class="comment">// Conditional Branch Completed that used the Count Cache for Target Prediction</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        PM_BR_PRED_LSTACK = 0x00000040A8, <span class="comment">// Conditional Branch Completed that used the Link Stack for Target Prediction</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        PM_BR_PRED_PCACHE = 0x00000048A0, <span class="comment">// Conditional branch completed that used pattern cache prediction</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        PM_BR_PRED_TAKEN_CR = 0x00000040B0, <span class="comment">// Conditional Branch that had its direction predicted.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        PM_BR_PRED_TA = 0x00000040B4, <span class="comment">// Conditional Branch Completed that had its target address predicted.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        PM_BR_PRED = 0x000000409C, <span class="comment">// Conditional Branch Executed in which the HW predicted the Direction or Target.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        PM_BR_TAKEN_CMPL = 0x00000200FA, <span class="comment">// New event for Branch Taken</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        PM_BRU_FIN = 0x0000010068, <span class="comment">// Branch Instruction Finished</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        PM_BR_UNCOND = 0x00000040A0, <span class="comment">// Unconditional Branch Completed.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        PM_BTAC_BAD_RESULT = 0x00000050B0, <span class="comment">// BTAC thinks branch will be taken but it is either predicted not-taken by the BHT</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        PM_BTAC_GOOD_RESULT = 0x00000058B0, <span class="comment">// BTAC predicts a taken branch and the BHT agrees</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        PM_CHIP_PUMP_CPRED = 0x0000010050, <span class="comment">// correct) for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        PM_CLB_HELD = 0x000000208C, <span class="comment">// CLB (control logic block - indicates quadword fetch block) Hold: Any Reason</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        PM_CMPLU_STALL_ANY_SYNC = 0x000001E05A, <span class="comment">// Cycles in which the NTC sync instruction (isync</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        PM_CMPLU_STALL_BRU = 0x000004D018, <span class="comment">// Completion stall due to a Branch Unit</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        PM_CMPLU_STALL_CRYPTO = 0x000004C01E, <span class="comment">// Finish stall because the NTF instruction was routed to the crypto execution pipe and was waiting to finish</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        PM_CMPLU_STALL_DCACHE_MISS = 0x000002C012, <span class="comment">// Finish stall because the NTF instruction was a load that missed the L1 and was waiting for the data to return from the nest</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        PM_CMPLU_STALL_DFLONG = 0x000001005A, <span class="comment">// Finish stall because the NTF instruction was a multi-cycle instruction issued to the Decimal Floating Point execution pipe and waiting to finish.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        PM_CMPLU_STALL_DFU = 0x000002D012, <span class="comment">// Finish stall because the NTF instruction was issued to the Decimal Floating Point execution pipe and waiting to finish.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        PM_CMPLU_STALL_DMISS_L21_L31 = 0x000002C018, <span class="comment">// Completion stall by Dcache miss which resolved on chip (excluding local L2/L3)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        PM_CMPLU_STALL_DMISS_L2L3_CONFLICT = 0x000004C016, <span class="comment">// Completion stall due to cache miss that resolves in the L2 or L3 with a conflict</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        PM_CMPLU_STALL_DMISS_L2L3 = 0x000001003C, <span class="comment">// Completion stall by Dcache miss which resolved in L2/L3</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        PM_CMPLU_STALL_DMISS_L3MISS = 0x000004C01A, <span class="comment">// Completion stall due to cache miss resolving missed the L3</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        PM_CMPLU_STALL_DMISS_LMEM = 0x0000030038, <span class="comment">// Completion stall due to cache miss that resolves in local memory</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        PM_CMPLU_STALL_DMISS_REMOTE = 0x000002C01C, <span class="comment">// Completion stall by Dcache miss which resolved from remote chip (cache or memory)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        PM_CMPLU_STALL_DPLONG = 0x000003405C, <span class="comment">// Finish stall because the NTF instruction was a scalar multi-cycle instruction issued to the Double Precision execution pipe and waiting to finish.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        PM_CMPLU_STALL_DP = 0x000001005C, <span class="comment">// Finish stall because the NTF instruction was a scalar instruction issued to the Double Precision execution pipe and waiting to finish.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        PM_CMPLU_STALL_EIEIO = 0x000004D01A, <span class="comment">// Finish stall because the NTF instruction is an EIEIO waiting for response from L2</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        PM_CMPLU_STALL_EMQ_FULL = 0x0000030004, <span class="comment">// Finish stall because the next to finish instruction suffered an ERAT miss and the EMQ was full</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        PM_CMPLU_STALL_ERAT_MISS = 0x000004C012, <span class="comment">// Finish stall because the NTF instruction was a load or store that suffered a translation miss</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        PM_CMPLU_STALL_EXCEPTION = 0x000003003A, <span class="comment">// Cycles in which the NTC instruction is not allowed to complete because it was interrupted by ANY exception</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        PM_CMPLU_STALL_EXEC_UNIT = 0x000002D018, <span class="comment">// Completion stall due to execution units (FXU/VSU/CRU)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        PM_CMPLU_STALL_FLUSH_ANY_THREAD = 0x000001E056, <span class="comment">// Cycles in which the NTC instruction is not allowed to complete because any of the 4 threads in the same core suffered a flush</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        PM_CMPLU_STALL_FXLONG = 0x000004D016, <span class="comment">// Completion stall due to a long latency scalar fixed point instruction (division</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        PM_CMPLU_STALL_FXU = 0x000002D016, <span class="comment">// Finish stall due to a scalar fixed point or CR instruction in the execution pipeline.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        PM_CMPLU_STALL_HWSYNC = 0x0000030036, <span class="comment">// completion stall due to hwsync</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        PM_CMPLU_STALL_LARX = 0x000001002A, <span class="comment">// Finish stall because the NTF instruction was a larx waiting to be satisfied</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        PM_CMPLU_STALL_LHS = 0x000002C01A, <span class="comment">// Finish stall because the NTF instruction was a load that hit on an older store and it was waiting for store data</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        PM_CMPLU_STALL_LMQ_FULL = 0x000004C014, <span class="comment">// Finish stall because the NTF instruction was a load that missed in the L1 and the LMQ was unable to accept this load miss request because it was full</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        PM_CMPLU_STALL_LOAD_FINISH = 0x000004D014, <span class="comment">// Finish stall because the NTF instruction was a load instruction with all its dependencies satisfied just going through the LSU pipe to finish</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        PM_CMPLU_STALL_LRQ_FULL = 0x000002D014, <span class="comment">// Finish stall because the NTF instruction was a load that was held in LSAQ (load-store address queue) because the LRQ (load-reorder queue) was full</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        PM_CMPLU_STALL_LRQ_OTHER = 0x0000010004, <span class="comment">// Finish stall due to LRQ miscellaneous reasons</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        PM_CMPLU_STALL_LSAQ_ARB = 0x000004E016, <span class="comment">// Finish stall because the NTF instruction was a load or store that was held in LSAQ because an older instruction from SRQ or LRQ won arbitration to the LSU pipe when this instruction tried to launch</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        PM_CMPLU_STALL_LSU_FIN = 0x000001003A, <span class="comment">// Finish stall because the NTF instruction was an LSU op (other than a load or a store) with all its dependencies met and just going through the LSU pipe to finish</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        PM_CMPLU_STALL_LSU_FLUSH_NEXT = 0x000002E01A, <span class="comment">// Completion stall of one cycle because the LSU requested to flush the next iop in the sequence.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        PM_CMPLU_STALL_LSU_MFSPR = 0x0000034056, <span class="comment">// Finish stall because the NTF instruction was a mfspr instruction targeting an LSU SPR and it was waiting for the register data to be returned</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        PM_CMPLU_STALL_LSU = 0x000002C010, <span class="comment">// Completion stall by LSU instruction</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        PM_CMPLU_STALL_LWSYNC = 0x0000010036, <span class="comment">// completion stall due to lwsync</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        PM_CMPLU_STALL_MTFPSCR = 0x000004E012, <span class="comment">// Completion stall because the ISU is updating the register and notifying the Effective Address Table (EAT)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        PM_CMPLU_STALL_NESTED_TBEGIN = 0x000001E05C, <span class="comment">// Completion stall because the ISU is updating the TEXASR to keep track of the nested tbegin.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        PM_CMPLU_STALL_NESTED_TEND = 0x000003003C, <span class="comment">// Completion stall because the ISU is updating the TEXASR to keep track of the nested tend and decrement the TEXASR nested level.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        PM_CMPLU_STALL_NTC_DISP_FIN = 0x000004E018, <span class="comment">// Finish stall because the NTF instruction was one that must finish at dispatch.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        PM_CMPLU_STALL_NTC_FLUSH = 0x000002E01E, <span class="comment">// Completion stall due to ntc flush</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        PM_CMPLU_STALL_OTHER_CMPL = 0x0000030006, <span class="comment">// Instructions the core completed while this tread was stalled</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        PM_CMPLU_STALL_PASTE = 0x000002C016, <span class="comment">// Finish stall because the NTF instruction was a paste waiting for response from L2</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        PM_CMPLU_STALL_PM = 0x000003000A, <span class="comment">// Finish stall because the NTF instruction was issued to the Permute execution pipe and waiting to finish.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        PM_CMPLU_STALL_SLB = 0x000001E052, <span class="comment">// Finish stall because the NTF instruction was awaiting L2 response for an SLB</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        PM_CMPLU_STALL_SPEC_FINISH = 0x0000030028, <span class="comment">// Finish stall while waiting for the non-speculative finish of either a stcx waiting for its result or a load waiting for non-critical sectors of data and ECC</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        PM_CMPLU_STALL_SRQ_FULL = 0x0000030016, <span class="comment">// Finish stall because the NTF instruction was a store that was held in LSAQ because the SRQ was full</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        PM_CMPLU_STALL_STCX = 0x000002D01C, <span class="comment">// Finish stall because the NTF instruction was a stcx waiting for response from L2</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        PM_CMPLU_STALL_ST_FWD = 0x000004C01C, <span class="comment">// Completion stall due to store forward</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        PM_CMPLU_STALL_STORE_DATA = 0x0000030026, <span class="comment">// Finish stall because the next to finish instruction was a store waiting on data</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        PM_CMPLU_STALL_STORE_FIN_ARB = 0x0000030014, <span class="comment">// Finish stall because the NTF instruction was a store waiting for a slot in the store finish pipe.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        PM_CMPLU_STALL_STORE_FINISH = 0x000002C014, <span class="comment">// Finish stall because the NTF instruction was a store with all its dependencies met</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        PM_CMPLU_STALL_STORE_PIPE_ARB = 0x000004C010, <span class="comment">// Finish stall because the NTF instruction was a store waiting for the next relaunch opportunity after an internal reject.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        PM_CMPLU_STALL_SYNC_PMU_INT = 0x000002C01E, <span class="comment">// Cycles in which the NTC instruction is waiting for a synchronous PMU interrupt</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        PM_CMPLU_STALL_TEND = 0x000001E050, <span class="comment">// Finish stall because the NTF instruction was a tend instruction awaiting response from L2</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        PM_CMPLU_STALL_THRD = 0x000001001C, <span class="comment">// Completion Stalled because the thread was blocked</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        PM_CMPLU_STALL_TLBIE = 0x000002E01C, <span class="comment">// Finish stall because the NTF instruction was a tlbie waiting for response from L2</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        PM_CMPLU_STALL = 0x000001E054, <span class="comment">// Nothing completed and ICT not empty</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        PM_CMPLU_STALL_VDPLONG = 0x000003C05A, <span class="comment">// Finish stall because the NTF instruction was a scalar multi-cycle instruction issued to the Double Precision execution pipe and waiting to finish.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        PM_CMPLU_STALL_VDP = 0x000004405C, <span class="comment">// Finish stall because the NTF instruction was a vector instruction issued to the Double Precision execution pipe and waiting to finish.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        PM_CMPLU_STALL_VFXLONG = 0x000002E018, <span class="comment">// Completion stall due to a long latency vector fixed point instruction (division</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        PM_CMPLU_STALL_VFXU = 0x000003C05C, <span class="comment">// Finish stall due to a vector fixed point instruction in the execution pipeline.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        PM_CO0_BUSY = 0x000003608C, <span class="comment">// CO mach 0 Busy.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        PM_CO0_BUSY_ALT = 0x000004608C, <span class="comment">// CO mach 0 Busy.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        PM_CO_DISP_FAIL = 0x0000016886, <span class="comment">// CO dispatch failed due to all CO machines being busy</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        PM_CO_TM_SC_FOOTPRINT = 0x0000026086, <span class="comment">// L2 did a cleanifdirty CO to the L3 (ie created an SC line in the L3) OR L2 TM_store hit dirty HPC line and L3 indicated SC line formed in L3 on RDR bus</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        PM_CO_USAGE = 0x000002688C, <span class="comment">// Continuous 16 cycle (2to1) window where this signals rotates thru sampling each CO machine busy.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        PM_CYC = 0x000001001E, <span class="comment">// Processor cycles</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        PM_DARQ0_0_3_ENTRIES = 0x000004D04A, <span class="comment">// Cycles in which 3 or less DARQ entries (out of 12) are in use</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        PM_DARQ0_10_12_ENTRIES = 0x000001D058, <span class="comment">// Cycles in which 10 or more DARQ entries (out of 12) are in use</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        PM_DARQ0_4_6_ENTRIES = 0x000003504E, <span class="comment">// Cycles in which 4</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        PM_DARQ0_7_9_ENTRIES = 0x000002E050, <span class="comment">// Cycles in which 7</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        PM_DARQ1_0_3_ENTRIES = 0x000004C122, <span class="comment">// Cycles in which 3 or fewer DARQ1 entries (out of 12) are in use</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        PM_DARQ1_10_12_ENTRIES = 0x0000020058, <span class="comment">// Cycles in which 10 or more DARQ1 entries (out of 12) are in use</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        PM_DARQ1_4_6_ENTRIES = 0x000003E050, <span class="comment">// Cycles in which 4</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        PM_DARQ1_7_9_ENTRIES = 0x000002005A, <span class="comment">// Cycles in which 7 to 9 DARQ1 entries (out of 12) are in use</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        PM_DARQ_STORE_REJECT = 0x000004405E, <span class="comment">// The DARQ attempted to transmit a store into an LSAQ or SRQ entry but It was rejected.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        PM_DARQ_STORE_XMIT = 0x0000030064, <span class="comment">// The DARQ attempted to transmit a store into an LSAQ or SRQ entry.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        PM_DATA_CHIP_PUMP_CPRED = 0x000001C050, <span class="comment">// correct) for a demand load</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        PM_DATA_FROM_DL2L3_MOD = 0x000004C048, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        PM_DATA_FROM_DL2L3_SHR = 0x000003C048, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        PM_DATA_FROM_DL4 = 0x000003C04C, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on a different Node or Group (Distant) due to a demand load</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        PM_DATA_FROM_DMEM = 0x000004C04C, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Distant) due to a demand load</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        PM_DATA_FROM_L21_MOD = 0x000004C046, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L2 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        PM_DATA_FROM_L21_SHR = 0x000003C046, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L2 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST = 0x000003C040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with load hit store conflict due to a demand load</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        PM_DATA_FROM_L2_DISP_CONFLICT_OTHER = 0x000004C040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with dispatch conflict due to a demand load</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        PM_DATA_FROM_L2_MEPF = 0x000002C040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 hit without dispatch conflicts on Mepf state due to a demand load</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        PM_DATA_FROM_L2MISS_MOD = 0x000001C04E, <span class="comment">// The processor&#39;s data cache was reloaded from a location other than the local core&#39;s L2 due to a demand load</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        PM_DATA_FROM_L2MISS = 0x00000200FE, <span class="comment">// Demand LD - L2 Miss (not L2 hit)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        PM_DATA_FROM_L2_NO_CONFLICT = 0x000001C040, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 without conflict due to a demand load</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        PM_DATA_FROM_L2 = 0x000001C042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 due to a demand load</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        PM_DATA_FROM_L31_ECO_MOD = 0x000004C044, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        PM_DATA_FROM_L31_ECO_SHR = 0x000003C044, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        PM_DATA_FROM_L31_MOD = 0x000002C044, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        PM_DATA_FROM_L31_SHR = 0x000001C046, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        PM_DATA_FROM_L3_DISP_CONFLICT = 0x000003C042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 with dispatch conflict due to a demand load</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        PM_DATA_FROM_L3_MEPF = 0x000002C042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without dispatch conflicts hit on Mepf state due to a demand load</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        PM_DATA_FROM_L3MISS_MOD = 0x000004C04E, <span class="comment">// The processor&#39;s data cache was reloaded from a location other than the local core&#39;s L3 due to a demand load</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        PM_DATA_FROM_L3MISS = 0x00000300FE, <span class="comment">// Demand LD - L3 Miss (not L2 hit and not L3 hit)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        PM_DATA_FROM_L3_NO_CONFLICT = 0x000001C044, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without conflict due to a demand load</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        PM_DATA_FROM_L3 = 0x000004C042, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 due to a demand load</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        PM_DATA_FROM_LL4 = 0x000001C04C, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s L4 cache due to a demand load</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        PM_DATA_FROM_LMEM = 0x000002C048, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s Memory due to a demand load</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        PM_DATA_FROM_MEMORY = 0x00000400FE, <span class="comment">// The processor&#39;s data cache was reloaded from a memory location including L4 from local remote or distant due to a demand load</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        PM_DATA_FROM_OFF_CHIP_CACHE = 0x000004C04A, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a demand load</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        PM_DATA_FROM_ON_CHIP_CACHE = 0x000001C048, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on the same chip due to a demand load</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        PM_DATA_FROM_RL2L3_MOD = 0x000002C046, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        PM_DATA_FROM_RL2L3_SHR = 0x000001C04A, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        PM_DATA_FROM_RL4 = 0x000002C04A, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on the same Node or Group (Remote) due to a demand load</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        PM_DATA_FROM_RMEM = 0x000003C04A, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Remote) due to a demand load</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        PM_DATA_GRP_PUMP_CPRED = 0x000002C050, <span class="comment">// correct) for a demand load</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        PM_DATA_GRP_PUMP_MPRED_RTY = 0x000001C052, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a demand load</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        PM_DATA_GRP_PUMP_MPRED = 0x000002C052, <span class="comment">// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for a demand load</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        PM_DATA_PUMP_CPRED = 0x000001C054, <span class="comment">// Pump prediction correct.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        PM_DATA_PUMP_MPRED = 0x000004C052, <span class="comment">// Pump misprediction.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        PM_DATA_STORE = 0x000000F0A0, <span class="comment">// All ops that drain from s2q to L2 containing data</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        PM_DATA_SYS_PUMP_CPRED = 0x000003C050, <span class="comment">// correct) for a demand load</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        PM_DATA_SYS_PUMP_MPRED_RTY = 0x000004C050, <span class="comment">// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for a demand load</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        PM_DATA_SYS_PUMP_MPRED = 0x000003C052, <span class="comment">// Final Pump Scope (system) mispredicted.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        PM_DATA_TABLEWALK_CYC = 0x000003001A, <span class="comment">// Data Tablewalk Cycles.</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        PM_DC_DEALLOC_NO_CONF = 0x000000F8AC, <span class="comment">// A demand load referenced a line in an active fuzzy prefetch stream.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        PM_DC_PREF_CONF = 0x000000F0A8, <span class="comment">// A demand load referenced a line in an active prefetch stream.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        PM_DC_PREF_CONS_ALLOC = 0x000000F0B4, <span class="comment">// Prefetch stream allocated in the conservative phase by either the hardware prefetch mechanism or software prefetch</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        PM_DC_PREF_FUZZY_CONF = 0x000000F8A8, <span class="comment">// A demand load referenced a line in an active fuzzy prefetch stream.</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        PM_DC_PREF_HW_ALLOC = 0x000000F0A4, <span class="comment">// Prefetch stream allocated by the hardware prefetch mechanism</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        PM_DC_PREF_STRIDED_CONF = 0x000000F0AC, <span class="comment">// A demand load referenced a line in an active strided prefetch stream.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        PM_DC_PREF_SW_ALLOC = 0x000000F8A4, <span class="comment">// Prefetch stream allocated by software prefetching</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        PM_DC_PREF_XCONS_ALLOC = 0x000000F8B4, <span class="comment">// Prefetch stream allocated in the Ultra conservative phase by either the hardware prefetch mechanism or software prefetch</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        PM_DECODE_FUSION_CONST_GEN = 0x00000048B4, <span class="comment">// 32-bit constant generation</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        PM_DECODE_FUSION_EXT_ADD = 0x0000005084, <span class="comment">// 32-bit extended addition</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        PM_DECODE_FUSION_LD_ST_DISP = 0x00000048A8, <span class="comment">// 32-bit displacement D-form and 16-bit displacement X-form</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        PM_DECODE_FUSION_OP_PRESERV = 0x0000005088, <span class="comment">// Destructive op operand preservation</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        PM_DECODE_HOLD_ICT_FULL = 0x00000058A8, <span class="comment">// Counts the number of cycles in which the IFU was not able to decode and transmit one or more instructions because all itags were in use.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        PM_DECODE_LANES_NOT_AVAIL = 0x0000005884, <span class="comment">// Decode has something to transmit but dispatch lanes are not available</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        PM_DERAT_MISS_16G = 0x000004C054, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 16G</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        PM_DERAT_MISS_16M = 0x000003C054, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 16M</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        PM_DERAT_MISS_1G = 0x000002C05A, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 1G.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        PM_DERAT_MISS_2M = 0x000001C05A, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 2M.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        PM_DERAT_MISS_4K = 0x000001C056, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 4K</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        PM_DERAT_MISS_64K = 0x000002C054, <span class="comment">// Data ERAT Miss (Data TLB Access) page size 64K</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        PM_DFU_BUSY = 0x000004D04C, <span class="comment">// Cycles in which all 4 Decimal Floating Point units are busy.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        PM_DISP_CLB_HELD_BAL = 0x000000288C, <span class="comment">// Dispatch/CLB Hold: Balance Flush</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        PM_DISP_CLB_HELD_SB = 0x0000002090, <span class="comment">// Dispatch/CLB Hold: Scoreboard</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        PM_DISP_CLB_HELD_TLBIE = 0x0000002890, <span class="comment">// Dispatch Hold: Due to TLBIE</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        PM_DISP_HELD_HB_FULL = 0x000003D05C, <span class="comment">// Dispatch held due to History Buffer full.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        PM_DISP_HELD_ISSQ_FULL = 0x0000020006, <span class="comment">// Dispatch held due to Issue q full.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        PM_DISP_HELD_SYNC_HOLD = 0x000004003C, <span class="comment">// Cycles in which dispatch is held because of a synchronizing instruction in the pipeline</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        PM_DISP_HELD_TBEGIN = 0x00000028B0, <span class="comment">// This outer tbegin transaction cannot be dispatched until the previous tend instruction completes</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        PM_DISP_HELD = 0x0000010006, <span class="comment">// Dispatch Held</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        PM_DISP_STARVED = 0x0000030008, <span class="comment">// Dispatched Starved</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        PM_DP_QP_FLOP_CMPL = 0x000004D05C, <span class="comment">// Double-Precion or Quad-Precision instruction completed</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        PM_DPTEG_FROM_DL2L3_MOD = 0x000004E048, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        PM_DPTEG_FROM_DL2L3_SHR = 0x000003E048, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        PM_DPTEG_FROM_DL4 = 0x000003E04C, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on a different Node or Group (Distant) due to a data side request.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        PM_DPTEG_FROM_DMEM = 0x000004E04C, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Distant) due to a data side request.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        PM_DPTEG_FROM_L21_MOD = 0x000004E046, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L2 on the same chip due to a data side request.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        PM_DPTEG_FROM_L21_SHR = 0x000003E046, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L2 on the same chip due to a data side request.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        PM_DPTEG_FROM_L2_MEPF = 0x000002E040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 hit without dispatch conflicts on Mepf state.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        PM_DPTEG_FROM_L2MISS = 0x000001E04E, <span class="comment">// A Page Table Entry was loaded into the TLB from a location other than the local core&#39;s L2 due to a data side request.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        PM_DPTEG_FROM_L2_NO_CONFLICT = 0x000001E040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 without conflict due to a data side request.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        PM_DPTEG_FROM_L2 = 0x000001E042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 due to a data side request.</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        PM_DPTEG_FROM_L31_ECO_MOD = 0x000004E044, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a data side request.</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        PM_DPTEG_FROM_L31_ECO_SHR = 0x000003E044, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a data side request.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        PM_DPTEG_FROM_L31_MOD = 0x000002E044, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L3 on the same chip due to a data side request.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        PM_DPTEG_FROM_L31_SHR = 0x000001E046, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L3 on the same chip due to a data side request.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        PM_DPTEG_FROM_L3_DISP_CONFLICT = 0x000003E042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 with dispatch conflict due to a data side request.</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        PM_DPTEG_FROM_L3_MEPF = 0x000002E042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without dispatch conflicts hit on Mepf state.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        PM_DPTEG_FROM_L3MISS = 0x000004E04E, <span class="comment">// A Page Table Entry was loaded into the TLB from a location other than the local core&#39;s L3 due to a data side request.</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        PM_DPTEG_FROM_L3_NO_CONFLICT = 0x000001E044, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without conflict due to a data side request.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        PM_DPTEG_FROM_L3 = 0x000004E042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 due to a data side request.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        PM_DPTEG_FROM_LL4 = 0x000001E04C, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s L4 cache due to a data side request.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        PM_DPTEG_FROM_LMEM = 0x000002E048, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s Memory due to a data side request.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        PM_DPTEG_FROM_MEMORY = 0x000002E04C, <span class="comment">// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a data side request.</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        PM_DPTEG_FROM_OFF_CHIP_CACHE = 0x000004E04A, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a data side request.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        PM_DPTEG_FROM_ON_CHIP_CACHE = 0x000001E048, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on the same chip due to a data side request.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        PM_DPTEG_FROM_RL2L3_MOD = 0x000002E046, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        PM_DPTEG_FROM_RL2L3_SHR = 0x000001E04A, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        PM_DPTEG_FROM_RL4 = 0x000002E04A, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on the same Node or Group (Remote) due to a data side request.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        PM_DPTEG_FROM_RMEM = 0x000003E04A, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Remote) due to a data side request.</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        PM_DSIDE_L2MEMACC = 0x0000036092, <span class="comment">// Valid when first beat of data comes in for an D-side fetch where data came EXCLUSIVELY from memory (excluding hpcread64 accesses)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        PM_DSIDE_MRU_TOUCH = 0x0000026884, <span class="comment">// D-side L2 MRU touch sent to L2</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        PM_DSIDE_OTHER_64B_L2MEMACC = 0x0000036892, <span class="comment">// Valid when first beat of data comes in for an D-side fetch where data came EXCLUSIVELY from memory that was for hpc_read64</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        PM_DSLB_MISS = 0x000000D0A8, <span class="comment">// Data SLB Miss - Total of all segment sizes</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        PM_DSLB_MISS_ALT = 0x0000010016, <span class="comment">// tid</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        PM_DTLB_MISS_16G = 0x000001C058, <span class="comment">// Data TLB Miss page size 16G</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        PM_DTLB_MISS_16M = 0x000004C056, <span class="comment">// Data TLB Miss page size 16M</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        PM_DTLB_MISS_1G = 0x000004C05A, <span class="comment">// Data TLB reload (after a miss) page size 1G.</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        PM_DTLB_MISS_2M = 0x000001C05C, <span class="comment">// Data TLB reload (after a miss) page size 2M.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        PM_DTLB_MISS_4K = 0x000002C056, <span class="comment">// Data TLB Miss page size 4k</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        PM_DTLB_MISS_64K = 0x000003C056, <span class="comment">// Data TLB Miss page size 64K</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        PM_DTLB_MISS = 0x00000300FC, <span class="comment">// Data PTEG reload</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        PM_SPACEHOLDER_0000040062 = 0x0000040062, <span class="comment">// SPACE_HOLDER for event 0000040062</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        PM_SPACEHOLDER_0000040064 = 0x0000040064, <span class="comment">// SPACE_HOLDER for event 0000040064</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        PM_EAT_FORCE_MISPRED = 0x00000050A8, <span class="comment">// XL-form branch was mispredicted due to the predicted target address missing from EAT.</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        PM_EAT_FULL_CYC = 0x0000004084, <span class="comment">// Cycles No room in EAT</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        PM_EE_OFF_EXT_INT = 0x0000002080, <span class="comment">// CyclesMSR[EE] is off and external interrupts are active</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        PM_EXT_INT = 0x00000200F8, <span class="comment">// external interrupt</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        PM_FLOP_CMPL = 0x000004505E, <span class="comment">// Floating Point Operation Finished</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        PM_FLUSH_COMPLETION = 0x0000030012, <span class="comment">// The instruction that was next to complete did not complete because it suffered a flush</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        PM_FLUSH_DISP_SB = 0x0000002088, <span class="comment">// Dispatch Flush: Scoreboard</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        PM_FLUSH_DISP_TLBIE = 0x0000002888, <span class="comment">// Dispatch Flush: TLBIE</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        PM_FLUSH_DISP = 0x0000002880, <span class="comment">// Dispatch flush</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        PM_FLUSH_HB_RESTORE_CYC = 0x0000002084, <span class="comment">// Cycles in which no new instructions can be dispatched to the ICT after a flush.</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        PM_FLUSH_LSU = 0x00000058A4, <span class="comment">// LSU flushes.</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        PM_FLUSH_MPRED = 0x00000050A4, <span class="comment">// Branch mispredict flushes.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        PM_FLUSH = 0x00000400F8, <span class="comment">// Flush (any type)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        PM_FMA_CMPL = 0x0000045054, <span class="comment">// two flops operation completed (fmadd</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        PM_FORCED_NOP = 0x000000509C, <span class="comment">// Instruction was forced to execute as a nop because it was found to behave like a nop (have no effect) at decode time</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        PM_FREQ_DOWN = 0x000003000C, <span class="comment">// Power Management: Below Threshold B</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        PM_FREQ_UP = 0x000004000C, <span class="comment">// Power Management: Above Threshold A</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        PM_FXU_1PLUS_BUSY = 0x000003000E, <span class="comment">// At least one of the 4 FXU units is busy</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        PM_FXU_BUSY = 0x000002000E, <span class="comment">// Cycles in which all 4 FXUs are busy.</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        PM_FXU_FIN = 0x0000040004, <span class="comment">// The fixed point unit Unit finished an instruction.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        PM_FXU_IDLE = 0x0000024052, <span class="comment">// Cycles in which FXU0</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        PM_GRP_PUMP_CPRED = 0x0000020050, <span class="comment">// Initial and Final Pump Scope and data sourced across this scope was group pump for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        PM_GRP_PUMP_MPRED_RTY = 0x0000010052, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        PM_GRP_PUMP_MPRED = 0x0000020052, <span class="comment">// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        PM_HV_CYC = 0x000002000A, <span class="comment">// Cycles in which msr_hv is high.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        PM_HWSYNC = 0x00000050A0, <span class="comment">// Hwsync instruction decoded and transferred</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        PM_IBUF_FULL_CYC = 0x0000004884, <span class="comment">// Cycles No room in ibuff</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        PM_IC_DEMAND_CYC = 0x0000010018, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a demand load</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        PM_IC_DEMAND_L2_BHT_REDIRECT = 0x0000004098, <span class="comment">// L2 I cache demand request due to BHT redirect</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        PM_IC_DEMAND_L2_BR_REDIRECT = 0x0000004898, <span class="comment">// L2 I cache demand request due to branch Mispredict (15 cycle path)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        PM_IC_DEMAND_REQ = 0x0000004088, <span class="comment">// Demand Instruction fetch request</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        PM_IC_INVALIDATE = 0x0000005888, <span class="comment">// Ic line invalidated</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        PM_IC_MISS_CMPL = 0x0000045058, <span class="comment">// Non-speculative icache miss</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        PM_IC_MISS_ICBI = 0x0000005094, <span class="comment">// threaded version</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        PM_IC_PREF_CANCEL_HIT = 0x0000004890, <span class="comment">// Prefetch Canceled due to icache hit</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        PM_IC_PREF_CANCEL_L2 = 0x0000004094, <span class="comment">// L2 Squashed a demand or prefetch request</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        PM_IC_PREF_CANCEL_PAGE = 0x0000004090, <span class="comment">// Prefetch Canceled due to page boundary</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        PM_IC_PREF_REQ = 0x0000004888, <span class="comment">// Instruction prefetch requests</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        PM_IC_PREF_WRITE = 0x000000488C, <span class="comment">// Instruction prefetch written into IL1</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        PM_IC_RELOAD_PRIVATE = 0x0000004894, <span class="comment">// Reloading line was brought in private for a specific thread.</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        PM_ICT_EMPTY_CYC = 0x0000020008, <span class="comment">// Cycles in which the ICT is completely empty.</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        PM_ICT_NOSLOT_BR_MPRED_ICMISS = 0x0000034058, <span class="comment">// Ict empty for this thread due to Icache Miss and branch mispred</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        PM_ICT_NOSLOT_BR_MPRED = 0x000004D01E, <span class="comment">// Ict empty for this thread due to branch mispred</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        PM_ICT_NOSLOT_CYC = 0x00000100F8, <span class="comment">// Number of cycles the ICT has no itags assigned to this thread</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        PM_ICT_NOSLOT_DISP_HELD_HB_FULL = 0x0000030018, <span class="comment">// Ict empty for this thread due to dispatch holds because the History Buffer was full.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        PM_ICT_NOSLOT_DISP_HELD_ISSQ = 0x000002D01E, <span class="comment">// Ict empty for this thread due to dispatch hold on this thread due to Issue q full</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        PM_ICT_NOSLOT_DISP_HELD_SYNC = 0x000004D01C, <span class="comment">// Dispatch held due to a synchronizing instruction at dispatch</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        PM_ICT_NOSLOT_DISP_HELD_TBEGIN = 0x0000010064, <span class="comment">// the NTC instruction is being held at dispatch because it is a tbegin instruction and there is an older tbegin in the pipeline that must complete before the younger tbegin can dispatch</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        PM_ICT_NOSLOT_DISP_HELD = 0x000004E01A, <span class="comment">// Cycles in which the NTC instruction is held at dispatch for any reason</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        PM_ICT_NOSLOT_IC_L3MISS = 0x000004E010, <span class="comment">// Ict empty for this thread due to icache misses that were sourced from beyond the local L3.</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        PM_ICT_NOSLOT_IC_L3 = 0x000003E052, <span class="comment">// Ict empty for this thread due to icache misses that were sourced from the local L3</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        PM_ICT_NOSLOT_IC_MISS = 0x000002D01A, <span class="comment">// Ict empty for this thread due to Icache Miss</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        PM_IERAT_RELOAD_16M = 0x000004006A, <span class="comment">// IERAT Reloaded (Miss) for a 16M page</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        PM_IERAT_RELOAD_4K = 0x0000020064, <span class="comment">// IERAT reloaded (after a miss) for 4K pages</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        PM_IERAT_RELOAD_64K = 0x000003006A, <span class="comment">// IERAT Reloaded (Miss) for a 64k page</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        PM_IERAT_RELOAD = 0x00000100F6, <span class="comment">// Number of I-ERAT reloads</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        PM_IFETCH_THROTTLE = 0x000003405E, <span class="comment">// Cycles in which Instruction fetch throttle was active.</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        PM_INST_CHIP_PUMP_CPRED = 0x0000014050, <span class="comment">// correct) for an instruction fetch</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        PM_INST_CMPL = 0x0000010002, <span class="comment">// Number of PowerPC Instructions that completed.</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        PM_INST_DISP = 0x00000200F2, <span class="comment">// # PPC Dispatched</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        PM_INST_FROM_DL2L3_MOD = 0x0000044048, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        PM_INST_FROM_DL2L3_SHR = 0x0000034048, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        PM_INST_FROM_DL4 = 0x000003404C, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s L4 on a different Node or Group (Distant) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        PM_INST_FROM_DMEM = 0x000004404C, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s memory on the same Node or Group (Distant) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        PM_INST_FROM_L1 = 0x0000004080, <span class="comment">// Instruction fetches from L1.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        PM_INST_FROM_L21_MOD = 0x0000044046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another core&#39;s L2 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        PM_INST_FROM_L21_SHR = 0x0000034046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another core&#39;s L2 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        PM_INST_FROM_L2_DISP_CONFLICT_LDHITST = 0x0000034040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 with load hit store conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        PM_INST_FROM_L2_DISP_CONFLICT_OTHER = 0x0000044040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 with dispatch conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        PM_INST_FROM_L2_MEPF = 0x0000024040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 hit without dispatch conflicts on Mepf state.</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        PM_INST_FROM_L2MISS = 0x000001404E, <span class="comment">// The processor&#39;s Instruction cache was reloaded from a location other than the local core&#39;s L2 due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        PM_INST_FROM_L2_NO_CONFLICT = 0x0000014040, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 without conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        PM_INST_FROM_L2 = 0x0000014042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L2 due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        PM_INST_FROM_L31_ECO_MOD = 0x0000044044, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another core&#39;s ECO L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        PM_INST_FROM_L31_ECO_SHR = 0x0000034044, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another core&#39;s ECO L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        PM_INST_FROM_L31_MOD = 0x0000024044, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another core&#39;s L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        PM_INST_FROM_L31_SHR = 0x0000014046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another core&#39;s L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        PM_INST_FROM_L3_DISP_CONFLICT = 0x0000034042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 with dispatch conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        PM_INST_FROM_L3_MEPF = 0x0000024042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 without dispatch conflicts hit on Mepf state.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        PM_INST_FROM_L3MISS_MOD = 0x000004404E, <span class="comment">// The processor&#39;s Instruction cache was reloaded from a location other than the local core&#39;s L3 due to a instruction fetch</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        PM_INST_FROM_L3MISS = 0x00000300FA, <span class="comment">// Marked instruction was reloaded from a location beyond the local chiplet</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        PM_INST_FROM_L3_NO_CONFLICT = 0x0000014044, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 without conflict due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        PM_INST_FROM_L3 = 0x0000044042, <span class="comment">// The processor&#39;s Instruction cache was reloaded from local core&#39;s L3 due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        PM_INST_FROM_LL4 = 0x000001404C, <span class="comment">// The processor&#39;s Instruction cache was reloaded from the local chip&#39;s L4 cache due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        PM_INST_FROM_LMEM = 0x0000024048, <span class="comment">// The processor&#39;s Instruction cache was reloaded from the local chip&#39;s Memory due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        PM_INST_FROM_MEMORY = 0x000002404C, <span class="comment">// The processor&#39;s Instruction cache was reloaded from a memory location including L4 from local remote or distant due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        PM_INST_FROM_OFF_CHIP_CACHE = 0x000004404A, <span class="comment">// The processor&#39;s Instruction cache was reloaded either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        PM_INST_FROM_ON_CHIP_CACHE = 0x0000014048, <span class="comment">// The processor&#39;s Instruction cache was reloaded either shared or modified data from another core&#39;s L2/L3 on the same chip due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        PM_INST_FROM_RL2L3_MOD = 0x0000024046, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        PM_INST_FROM_RL2L3_SHR = 0x000001404A, <span class="comment">// The processor&#39;s Instruction cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        PM_INST_FROM_RL4 = 0x000002404A, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s L4 on the same Node or Group (Remote) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        PM_INST_FROM_RMEM = 0x000003404A, <span class="comment">// The processor&#39;s Instruction cache was reloaded from another chip&#39;s memory on the same Node or Group (Remote) due to an instruction fetch (not prefetch)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        PM_INST_GRP_PUMP_CPRED = 0x000002C05C, <span class="comment">// correct) for an instruction fetch (demand only)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        PM_INST_GRP_PUMP_MPRED_RTY = 0x0000014052, <span class="comment">// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for an instruction fetch</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        PM_INST_GRP_PUMP_MPRED = 0x000002C05E, <span class="comment">// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for an instruction fetch (demand only)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        PM_INST_IMC_MATCH_CMPL = 0x000004001C, <span class="comment">// IMC Match Count</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        PM_INST_PUMP_CPRED = 0x0000014054, <span class="comment">// Pump prediction correct.</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        PM_INST_PUMP_MPRED = 0x0000044052, <span class="comment">// Pump misprediction.</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        PM_INST_SYS_PUMP_CPRED = 0x0000034050, <span class="comment">// correct) for an instruction fetch</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        PM_INST_SYS_PUMP_MPRED_RTY = 0x0000044050, <span class="comment">// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for an instruction fetch</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        PM_INST_SYS_PUMP_MPRED = 0x0000034052, <span class="comment">// Final Pump Scope (system) mispredicted.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        PM_IOPS_CMPL = 0x0000024050, <span class="comment">// Internal Operations completed</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        PM_IPTEG_FROM_DL2L3_MOD = 0x0000045048, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        PM_IPTEG_FROM_DL2L3_SHR = 0x0000035048, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        PM_IPTEG_FROM_DL4 = 0x000003504C, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on a different Node or Group (Distant) due to a instruction side request</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        PM_IPTEG_FROM_DMEM = 0x000004504C, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Distant) due to a instruction side request</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        PM_IPTEG_FROM_L21_MOD = 0x0000045046, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L2 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        PM_IPTEG_FROM_L21_SHR = 0x0000035046, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L2 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        PM_IPTEG_FROM_L2_MEPF = 0x0000025040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 hit without dispatch conflicts on Mepf state.</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        PM_IPTEG_FROM_L2MISS = 0x000001504E, <span class="comment">// A Page Table Entry was loaded into the TLB from a location other than the local core&#39;s L2 due to a instruction side request</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        PM_IPTEG_FROM_L2_NO_CONFLICT = 0x0000015040, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 without conflict due to a instruction side request</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        PM_IPTEG_FROM_L2 = 0x0000015042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 due to a instruction side request</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        PM_IPTEG_FROM_L31_ECO_MOD = 0x0000045044, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        PM_IPTEG_FROM_L31_ECO_SHR = 0x0000035044, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        PM_IPTEG_FROM_L31_MOD = 0x0000025044, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        PM_IPTEG_FROM_L31_SHR = 0x0000015046, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        PM_IPTEG_FROM_L3_DISP_CONFLICT = 0x0000035042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 with dispatch conflict due to a instruction side request</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        PM_IPTEG_FROM_L3_MEPF = 0x0000025042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without dispatch conflicts hit on Mepf state.</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        PM_IPTEG_FROM_L3MISS = 0x000004504E, <span class="comment">// A Page Table Entry was loaded into the TLB from a location other than the local core&#39;s L3 due to a instruction side request</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        PM_IPTEG_FROM_L3_NO_CONFLICT = 0x0000015044, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without conflict due to a instruction side request</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        PM_IPTEG_FROM_L3 = 0x0000045042, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 due to a instruction side request</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        PM_IPTEG_FROM_LL4 = 0x000001504C, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s L4 cache due to a instruction side request</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        PM_IPTEG_FROM_LMEM = 0x0000025048, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s Memory due to a instruction side request</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        PM_IPTEG_FROM_MEMORY = 0x000002504C, <span class="comment">// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a instruction side request</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        PM_IPTEG_FROM_OFF_CHIP_CACHE = 0x000004504A, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a instruction side request</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        PM_IPTEG_FROM_ON_CHIP_CACHE = 0x0000015048, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on the same chip due to a instruction side request</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        PM_IPTEG_FROM_RL2L3_MOD = 0x0000025046, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        PM_IPTEG_FROM_RL2L3_SHR = 0x000001504A, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        PM_IPTEG_FROM_RL4 = 0x000002504A, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on the same Node or Group (Remote) due to a instruction side request</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        PM_IPTEG_FROM_RMEM = 0x000003504A, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Remote) due to a instruction side request</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        PM_ISIDE_DISP_FAIL_ADDR = 0x000002608A, <span class="comment">// All I-side dispatch attempts for this thread that failed due to a addr collision with another machine (excludes i_l2mru_tch_reqs)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        PM_ISIDE_DISP_FAIL_OTHER = 0x000002688A, <span class="comment">// All I-side dispatch attempts for this thread that failed due to a reason other than addrs collision (excludes i_l2mru_tch_reqs)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        PM_ISIDE_DISP = 0x000001688A, <span class="comment">// All I-side dispatch attempts for this thread (excludes i_l2mru_tch_reqs)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        PM_ISIDE_L2MEMACC = 0x0000026890, <span class="comment">// Valid when first beat of data comes in for an I-side fetch where data came from memory</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        PM_ISIDE_MRU_TOUCH = 0x0000046880, <span class="comment">// I-side L2 MRU touch sent to L2 for this thread</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        PM_ISLB_MISS = 0x000000D8A8, <span class="comment">// Instruction SLB Miss - Total of all segment sizes</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        PM_ISLB_MISS_ALT = 0x0000040006, <span class="comment">// Number of ISLB misses for this thread</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        PM_ISQ_0_8_ENTRIES = 0x000003005A, <span class="comment">// Cycles in which 8 or less Issue Queue entries are in use.</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        PM_ISQ_36_44_ENTRIES = 0x000004000A, <span class="comment">// Cycles in which 36 or more Issue Queue entries are in use.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        PM_ISU0_ISS_HOLD_ALL = 0x0000003080, <span class="comment">// All ISU rejects</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        PM_ISU1_ISS_HOLD_ALL = 0x0000003084, <span class="comment">// All ISU rejects</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        PM_ISU2_ISS_HOLD_ALL = 0x0000003880, <span class="comment">// All ISU rejects</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        PM_ISU3_ISS_HOLD_ALL = 0x0000003884, <span class="comment">// All ISU rejects</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        PM_ISYNC = 0x0000002884, <span class="comment">// Isync completion count per thread</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        PM_ITLB_MISS = 0x00000400FC, <span class="comment">// ITLB Reloaded.</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        PM_L1_DCACHE_RELOADED_ALL = 0x000001002C, <span class="comment">// L1 data cache reloaded for demand.</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        PM_L1_DCACHE_RELOAD_VALID = 0x00000300F6, <span class="comment">// DL1 reloaded due to Demand Load</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        PM_L1_DEMAND_WRITE = 0x000000408C, <span class="comment">// Instruction Demand sectors written into IL1</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        PM_L1_ICACHE_MISS = 0x00000200FD, <span class="comment">// Demand iCache Miss</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        PM_L1_ICACHE_RELOADED_ALL = 0x0000040012, <span class="comment">// Counts all Icache reloads includes demand</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        PM_L1_ICACHE_RELOADED_PREF = 0x0000030068, <span class="comment">// Counts all Icache prefetch reloads (includes demand turned into prefetch)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        PM_L1PF_L2MEMACC = 0x0000016890, <span class="comment">// Valid when first beat of data comes in for an L1PF where data came from memory</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        PM_L1_PREF = 0x0000020054, <span class="comment">// A data line was written to the L1 due to a hardware or software prefetch</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        PM_L1_SW_PREF = 0x000000E880, <span class="comment">// Software L1 Prefetches</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        PM_L2_CASTOUT_MOD = 0x0000016082, <span class="comment">// L2 Castouts - Modified (M</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        PM_L2_CASTOUT_SHR = 0x0000016882, <span class="comment">// L2 Castouts - Shared (Tx</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        PM_L2_CHIP_PUMP = 0x0000046088, <span class="comment">// RC requests that were local (aka chip) pump attempts</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        PM_L2_DC_INV = 0x0000026882, <span class="comment">// D-cache invalidates sent over the reload bus to the core</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        PM_L2_DISP_ALL_L2MISS = 0x0000046080, <span class="comment">// All successful Ld/St dispatches for this thread that were an L2 miss (excludes i_l2mru_tch_reqs)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        PM_L2_GROUP_PUMP = 0x0000046888, <span class="comment">// RC requests that were on group (aka nodel) pump attempts</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        PM_L2_GRP_GUESS_CORRECT = 0x0000026088, <span class="comment">// L2 guess grp (GS or NNS) and guess was correct (data intra-group AND ^on-chip)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        PM_L2_GRP_GUESS_WRONG = 0x0000026888, <span class="comment">// L2 guess grp (GS or NNS) and guess was not correct (ie data on-chip OR beyond-group)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        PM_L2_IC_INV = 0x0000026082, <span class="comment">// I-cache Invalidates sent over the realod bus to the core</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        PM_L2_INST_MISS = 0x0000036880, <span class="comment">// All successful I-side dispatches that were an L2 miss for this thread (excludes i_l2mru_tch reqs)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        PM_L2_INST_MISS_ALT = 0x000004609E, <span class="comment">// All successful I-side dispatches that were an L2 miss for this thread (excludes i_l2mru_tch reqs)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        PM_L2_INST = 0x0000036080, <span class="comment">// All successful I-side dispatches for this thread (excludes i_l2mru_tch reqs)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        PM_L2_INST_ALT = 0x000003609E, <span class="comment">// All successful I-side dispatches for this thread (excludes i_l2mru_tch reqs)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        PM_L2_LD_DISP = 0x000001609E, <span class="comment">// All successful D-side load dispatches for this thread (L2 miss + L2 hits)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        PM_L2_LD_DISP_ALT = 0x0000036082, <span class="comment">// All successful I-or-D side load dispatches for this thread (excludes i_l2mru_tch_reqs)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        PM_L2_LD_HIT = 0x000002609E, <span class="comment">// All successful D-side load dispatches that were L2 hits for this thread</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        PM_L2_LD_HIT_ALT = 0x0000036882, <span class="comment">// All successful I-or-D side load dispatches for this thread that were L2 hits (excludes i_l2mru_tch_reqs)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        PM_L2_LD_MISS_128B = 0x0000016092, <span class="comment">// All successful D-side load dispatches that were an L2 miss (NOT Sx</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        PM_L2_LD_MISS_64B = 0x0000026092, <span class="comment">// All successful D-side load dispatches that were an L2 miss (NOT Sx</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        PM_L2_LD_MISS = 0x0000026080, <span class="comment">// All successful D-Side Load dispatches that were an L2 miss for this thread</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        PM_L2_LD = 0x0000016080, <span class="comment">// All successful D-side Load dispatches for this thread (L2 miss + L2 hits)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        PM_L2_LOC_GUESS_CORRECT = 0x0000016088, <span class="comment">// L2 guess local (LNS) and guess was correct (ie data local)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        PM_L2_LOC_GUESS_WRONG = 0x0000016888, <span class="comment">// L2 guess local (LNS) and guess was not correct (ie data not on chip)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        PM_L2_RCLD_DISP_FAIL_ADDR = 0x0000016884, <span class="comment">// All I-od-D side load dispatch attempts for this thread that failed due to address collision with RC/CO/SN/SQ machine (excludes i_l2mru_tch_reqs)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        PM_L2_RCLD_DISP_FAIL_OTHER = 0x0000026084, <span class="comment">// All I-or-D side load dispatch attempts for this thread that failed due to reason other than address collision (excludes i_l2mru_tch_reqs)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        PM_L2_RCLD_DISP = 0x0000016084, <span class="comment">// All I-or-D side load dispatch attempts for this thread (excludes i_l2mru_tch_reqs)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        PM_L2_RCST_DISP_FAIL_ADDR = 0x0000036884, <span class="comment">// All D-side store dispatch attempts for this thread that failed due to address collision with RC/CO/SN/SQ</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        PM_L2_RCST_DISP_FAIL_OTHER = 0x0000046084, <span class="comment">// All D-side store dispatch attempts for this thread that failed due to reason other than address collision</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        PM_L2_RCST_DISP = 0x0000036084, <span class="comment">// All D-side store dispatch attempts for this thread</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        PM_L2_RC_ST_DONE = 0x0000036086, <span class="comment">// RC did store to line that was Tx or Sx</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        PM_L2_RTY_LD = 0x000003688A, <span class="comment">// RC retries on PB for any load from core (excludes DCBFs)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        PM_L2_RTY_LD_ALT = 0x000003689E, <span class="comment">// RC retries on PB for any load from core (excludes DCBFs)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        PM_L2_RTY_ST = 0x000003608A, <span class="comment">// RC retries on PB for any store from core (excludes DCBFs)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        PM_L2_RTY_ST_ALT = 0x000004689E, <span class="comment">// RC retries on PB for any store from core (excludes DCBFs)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        PM_L2_SN_M_RD_DONE = 0x0000046086, <span class="comment">// SNP dispatched for a read and was M (true M)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        PM_L2_SN_M_WR_DONE = 0x0000016086, <span class="comment">// SNP dispatched for a write and was M (true M); for DMA cacheinj this will pulse if rty/push is required (won&#39;t pulse if cacheinj is accepted)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        PM_L2_SN_M_WR_DONE_ALT = 0x0000046886, <span class="comment">// SNP dispatched for a write and was M (true M); for DMA cacheinj this will pulse if rty/push is required (won&#39;t pulse if cacheinj is accepted)</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        PM_L2_SN_SX_I_DONE = 0x0000036886, <span class="comment">// SNP dispatched and went from Sx to Ix</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        PM_L2_ST_DISP = 0x0000046082, <span class="comment">// All successful D-side store dispatches for this thread</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        PM_L2_ST_DISP_ALT = 0x000001689E, <span class="comment">// All successful D-side store dispatches for this thread (L2 miss + L2 hits)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        PM_L2_ST_HIT = 0x0000046882, <span class="comment">// All successful D-side store dispatches for this thread that were L2 hits</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        PM_L2_ST_HIT_ALT = 0x000002689E, <span class="comment">// All successful D-side store dispatches that were L2 hits for this thread</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        PM_L2_ST_MISS_128B = 0x0000016892, <span class="comment">// All successful D-side store dispatches that were an L2 miss (NOT Sx</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        PM_L2_ST_MISS_64B = 0x0000026892, <span class="comment">// All successful D-side store dispatches that were an L2 miss (NOT Sx</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        PM_L2_ST_MISS = 0x0000026880, <span class="comment">// All successful D-Side Store dispatches that were an L2 miss for this thread</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        PM_L2_ST = 0x0000016880, <span class="comment">// All successful D-side store dispatches for this thread (L2 miss + L2 hits)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        PM_L2_SYS_GUESS_CORRECT = 0x0000036088, <span class="comment">// L2 guess system (VGS or RNS) and guess was correct (ie data beyond-group)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        PM_L2_SYS_GUESS_WRONG = 0x0000036888, <span class="comment">// L2 guess system (VGS or RNS) and guess was not correct (ie data ^beyond-group)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        PM_L2_SYS_PUMP = 0x000004688A, <span class="comment">// RC requests that were system pump attempts</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        PM_L3_CI_HIT = 0x00000260A2, <span class="comment">// L3 Castins Hit (total count)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        PM_L3_CI_MISS = 0x00000268A2, <span class="comment">// L3 castins miss (total count)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        PM_L3_CINJ = 0x00000368A4, <span class="comment">// L3 castin of cache inject</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        PM_L3_CI_USAGE = 0x00000168AC, <span class="comment">// Rotating sample of 16 CI or CO actives</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        PM_L3_CO0_BUSY = 0x00000368AC, <span class="comment">// Lifetime</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        PM_L3_CO0_BUSY_ALT = 0x00000468AC, <span class="comment">// Lifetime</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        PM_L3_CO_L31 = 0x00000268A0, <span class="comment">// L3 CO to L3.</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        PM_L3_CO_LCO = 0x00000360A4, <span class="comment">// Total L3 COs occurred on LCO L3.</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        PM_L3_CO_MEM = 0x00000260A0, <span class="comment">// may undercount if two cresp come in the same cyc)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        PM_L3_CO_MEPF = 0x000003E05E, <span class="comment">// L3 castouts in Mepf state for this thread</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        PM_L3_CO_MEPF_ALT = 0x00000168A0, <span class="comment">// L3 CO of line in Mep state (includes casthrough to memory).</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        PM_L3_CO = 0x00000360A8, <span class="comment">// L3 castout occurring (does not include casthrough or log writes (cinj/dmaw))</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        PM_L3_GRP_GUESS_CORRECT = 0x00000168B2, <span class="comment">// group (GS or NNS) and data from same group (near) (pred successful)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        PM_L3_GRP_GUESS_WRONG_HIGH = 0x00000368B2, <span class="comment">// group (GS or NNS) but data from local node.</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        PM_L3_GRP_GUESS_WRONG_LOW = 0x00000360B2, <span class="comment">// group (GS or NNS) but data from outside group (far or rem).</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        PM_L3_HIT = 0x00000160A4, <span class="comment">// L3 Hits (L2 miss hitting L3</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        PM_L3_L2_CO_HIT = 0x00000360A2, <span class="comment">// L2 CO hits</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        PM_L3_L2_CO_MISS = 0x00000368A2, <span class="comment">// L2 CO miss</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        PM_L3_LAT_CI_HIT = 0x00000460A2, <span class="comment">// L3 Lateral Castins Hit</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        PM_L3_LAT_CI_MISS = 0x00000468A2, <span class="comment">// L3 Lateral Castins Miss</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        PM_L3_LD_HIT = 0x00000260A4, <span class="comment">// L3 Hits for demand LDs</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        PM_L3_LD_MISS = 0x00000268A4, <span class="comment">// L3 Misses for demand LDs</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        PM_L3_LD_PREF = 0x000000F0B0, <span class="comment">// L3 load prefetch</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        PM_L3_LOC_GUESS_CORRECT = 0x00000160B2, <span class="comment">// node/chip (LNS) and data from local node (local) (pred successful) - always PFs only</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        PM_L3_LOC_GUESS_WRONG = 0x00000268B2, <span class="comment">// node (LNS) but data from out side local node (near or far or rem).</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        PM_L3_MISS = 0x00000168A4, <span class="comment">// L3 Misses (L2 miss also missing L3</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        PM_L3_P0_CO_L31 = 0x00000460AA, <span class="comment">// L3 CO to L3.</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        PM_L3_P0_CO_MEM = 0x00000360AA, <span class="comment">// L3 CO to memory port 0 with or without data</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        PM_L3_P0_CO_RTY = 0x00000360AE, <span class="comment">// L3 CO received retry port 0 (memory only)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        PM_L3_P0_CO_RTY_ALT = 0x00000460AE, <span class="comment">// L3 CO received retry port 2 (memory only)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        PM_L3_P0_GRP_PUMP = 0x00000260B0, <span class="comment">// L3 PF sent with grp scope port 0</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        PM_L3_P0_LCO_DATA = 0x00000260AA, <span class="comment">// LCO sent with data port 0</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        PM_L3_P0_LCO_NO_DATA = 0x00000160AA, <span class="comment">// Dataless L3 LCO sent port 0</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        PM_L3_P0_LCO_RTY = 0x00000160B4, <span class="comment">// L3 initiated LCO received retry on port 0 (can try 4 times)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        PM_L3_P0_NODE_PUMP = 0x00000160B0, <span class="comment">// L3 PF sent with nodal scope port 0</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        PM_L3_P0_PF_RTY = 0x00000160AE, <span class="comment">// L3 PF received retry port 0</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        PM_L3_P0_PF_RTY_ALT = 0x00000260AE, <span class="comment">// L3 PF received retry port 2</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        PM_L3_P0_SYS_PUMP = 0x00000360B0, <span class="comment">// L3 PF sent with sys scope port 0</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        PM_L3_P1_CO_L31 = 0x00000468AA, <span class="comment">// L3 CO to L3.</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        PM_L3_P1_CO_MEM = 0x00000368AA, <span class="comment">// L3 CO to memory port 1 with or without data</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        PM_L3_P1_CO_RTY = 0x00000368AE, <span class="comment">// L3 CO received retry port 1 (memory only)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        PM_L3_P1_CO_RTY_ALT = 0x00000468AE, <span class="comment">// L3 CO received retry port 3 (memory only)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        PM_L3_P1_GRP_PUMP = 0x00000268B0, <span class="comment">// L3 PF sent with grp scope port 1</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        PM_L3_P1_LCO_DATA = 0x00000268AA, <span class="comment">// LCO sent with data port 1</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        PM_L3_P1_LCO_NO_DATA = 0x00000168AA, <span class="comment">// Dataless L3 LCO sent port 1</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        PM_L3_P1_LCO_RTY = 0x00000168B4, <span class="comment">// L3 initiated LCO received retry on port 1 (can try 4 times)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        PM_L3_P1_NODE_PUMP = 0x00000168B0, <span class="comment">// L3 PF sent with nodal scope port 1</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        PM_L3_P1_PF_RTY = 0x00000168AE, <span class="comment">// L3 PF received retry port 1</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        PM_L3_P1_PF_RTY_ALT = 0x00000268AE, <span class="comment">// L3 PF received retry port 3</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        PM_L3_P1_SYS_PUMP = 0x00000368B0, <span class="comment">// L3 PF sent with sys scope port 1</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        PM_L3_P2_LCO_RTY = 0x00000260B4, <span class="comment">// L3 initiated LCO received retry on port 2 (can try 4 times)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        PM_L3_P3_LCO_RTY = 0x00000268B4, <span class="comment">// L3 initiated LCO received retry on port 3 (can try 4 times)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        PM_L3_PF0_BUSY = 0x00000360B4, <span class="comment">// Lifetime</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        PM_L3_PF0_BUSY_ALT = 0x00000460B4, <span class="comment">// Lifetime</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        PM_L3_PF_HIT_L3 = 0x00000260A8, <span class="comment">// L3 PF hit in L3 (abandoned)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        PM_L3_PF_MISS_L3 = 0x00000160A0, <span class="comment">// L3 PF missed in L3</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        PM_L3_PF_OFF_CHIP_CACHE = 0x00000368A0, <span class="comment">// L3 PF from Off chip cache</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        PM_L3_PF_OFF_CHIP_MEM = 0x00000468A0, <span class="comment">// L3 PF from Off chip memory</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        PM_L3_PF_ON_CHIP_CACHE = 0x00000360A0, <span class="comment">// L3 PF from On chip cache</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        PM_L3_PF_ON_CHIP_MEM = 0x00000460A0, <span class="comment">// L3 PF from On chip memory</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        PM_L3_PF_USAGE = 0x00000260AC, <span class="comment">// Rotating sample of 32 PF actives</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        PM_L3_RD0_BUSY = 0x00000368B4, <span class="comment">// Lifetime</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        PM_L3_RD0_BUSY_ALT = 0x00000468B4, <span class="comment">// Lifetime</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        PM_L3_RD_USAGE = 0x00000268AC, <span class="comment">// Rotating sample of 16 RD actives</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        PM_L3_SN0_BUSY = 0x00000360AC, <span class="comment">// Lifetime</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        PM_L3_SN0_BUSY_ALT = 0x00000460AC, <span class="comment">// Lifetime</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        PM_L3_SN_USAGE = 0x00000160AC, <span class="comment">// Rotating sample of 16 snoop valids</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        PM_L3_SW_PREF = 0x000000F8B0, <span class="comment">// L3 load prefetch</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        PM_L3_SYS_GUESS_CORRECT = 0x00000260B2, <span class="comment">// system (VGS or RNS) and data from outside group (far or rem)(pred successful)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        PM_L3_SYS_GUESS_WRONG = 0x00000460B2, <span class="comment">// system (VGS or RNS) but data from local or near.</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        PM_L3_TRANS_PF = 0x00000468A4, <span class="comment">// L3 Transient prefetch received from L2</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        PM_L3_WI0_BUSY = 0x00000160B6, <span class="comment">// Rotating sample of 8 WI valid</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        PM_L3_WI0_BUSY_ALT = 0x00000260B6, <span class="comment">// Rotating sample of 8 WI valid (duplicate)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        PM_L3_WI_USAGE = 0x00000168A8, <span class="comment">// Lifetime</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        PM_LARX_FIN = 0x000003C058, <span class="comment">// Larx finished</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        PM_LD_CMPL = 0x000004003E, <span class="comment">// count of Loads completed</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        PM_LD_L3MISS_PEND_CYC = 0x0000010062, <span class="comment">// Cycles L3 miss was pending for this thread</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        PM_LD_MISS_L1_FIN = 0x000002C04E, <span class="comment">// Number of load instructions that finished with an L1 miss.</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        PM_LD_MISS_L1 = 0x000003E054, <span class="comment">// Load Missed L1</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        PM_LD_REF_L1 = 0x00000100FC, <span class="comment">// All L1 D cache load references counted at finish</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        PM_LINK_STACK_CORRECT = 0x00000058A0, <span class="comment">// Link stack predicts right address</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        PM_LINK_STACK_INVALID_PTR = 0x0000005898, <span class="comment">// It is most often caused by certain types of flush where the pointer is not available.</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        PM_LINK_STACK_WRONG_ADD_PRED = 0x0000005098, <span class="comment">// Link stack predicts wrong address</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        PM_LMQ_EMPTY_CYC = 0x000002E05E, <span class="comment">// Cycles in which the LMQ has no pending load misses for this thread</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        PM_LMQ_MERGE = 0x000001002E, <span class="comment">// A demand miss collides with a prefetch for the same line</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        PM_LRQ_REJECT = 0x000002E05A, <span class="comment">// Internal LSU reject from LRQ.</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        PM_LS0_DC_COLLISIONS = 0x000000D090, <span class="comment">// Read-write data cache collisions</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        PM_LS0_ERAT_MISS_PREF = 0x000000E084, <span class="comment">// LS0 Erat miss due to prefetch</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        PM_LS0_LAUNCH_HELD_PREF = 0x000000C09C, <span class="comment">// Number of times a load or store instruction was unable to launch/relaunch because a high priority prefetch used that relaunch cycle</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        PM_LS0_PTE_TABLEWALK_CYC = 0x000000E0BC, <span class="comment">// Cycles when a tablewalk is pending on this thread on table 0</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        PM_LS0_TM_DISALLOW = 0x000000E0B4, <span class="comment">// A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        PM_LS0_UNALIGNED_LD = 0x000000C094, <span class="comment">// Load instructions whose data crosses a double-word boundary</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        PM_LS0_UNALIGNED_ST = 0x000000F0B8, <span class="comment">// Store instructions whose data crosses a double-word boundary</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        PM_LS1_DC_COLLISIONS = 0x000000D890, <span class="comment">// Read-write data cache collisions</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        PM_LS1_ERAT_MISS_PREF = 0x000000E884, <span class="comment">// LS1 Erat miss due to prefetch</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        PM_LS1_LAUNCH_HELD_PREF = 0x000000C89C, <span class="comment">// Number of times a load or store instruction was unable to launch/relaunch because a high priority prefetch used that relaunch cycle</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        PM_LS1_PTE_TABLEWALK_CYC = 0x000000E8BC, <span class="comment">// Cycles when a tablewalk is pending on this thread on table 1</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        PM_LS1_TM_DISALLOW = 0x000000E8B4, <span class="comment">// A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        PM_LS1_UNALIGNED_LD = 0x000000C894, <span class="comment">// Load instructions whose data crosses a double-word boundary</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        PM_LS1_UNALIGNED_ST = 0x000000F8B8, <span class="comment">// Store instructions whose data crosses a double-word boundary</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        PM_LS2_DC_COLLISIONS = 0x000000D094, <span class="comment">// Read-write data cache collisions</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        PM_LS2_ERAT_MISS_PREF = 0x000000E088, <span class="comment">// LS0 Erat miss due to prefetch</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        PM_LS2_TM_DISALLOW = 0x000000E0B8, <span class="comment">// A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        PM_LS2_UNALIGNED_LD = 0x000000C098, <span class="comment">// Load instructions whose data crosses a double-word boundary</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        PM_LS2_UNALIGNED_ST = 0x000000F0BC, <span class="comment">// Store instructions whose data crosses a double-word boundary</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        PM_LS3_DC_COLLISIONS = 0x000000D894, <span class="comment">// Read-write data cache collisions</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        PM_LS3_ERAT_MISS_PREF = 0x000000E888, <span class="comment">// LS1 Erat miss due to prefetch</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        PM_LS3_TM_DISALLOW = 0x000000E8B8, <span class="comment">// A TM-ineligible instruction tries to execute inside a transaction and the LSU disallows it</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        PM_LS3_UNALIGNED_LD = 0x000000C898, <span class="comment">// Load instructions whose data crosses a double-word boundary</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        PM_LS3_UNALIGNED_ST = 0x000000F8BC, <span class="comment">// Store instructions whose data crosses a double-word boundary</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        PM_LSU0_1_LRQF_FULL_CYC = 0x000000D0BC, <span class="comment">// Counts the number of cycles the LRQF is full.</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        PM_LSU0_ERAT_HIT = 0x000000E08C, <span class="comment">// Primary ERAT hit.</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        PM_LSU0_FALSE_LHS = 0x000000C0A0, <span class="comment">// False LHS match detected</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        PM_LSU0_L1_CAM_CANCEL = 0x000000F090, <span class="comment">// ls0 l1 tm cam cancel</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        PM_LSU0_LDMX_FIN = 0x000000D088, <span class="comment">// New P9 instruction LDMX.</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        PM_LSU0_LMQ_S0_VALID = 0x000000D8B8, <span class="comment">// Slot 0 of LMQ valid</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        PM_LSU0_LRQ_S0_VALID_CYC = 0x000000D8B4, <span class="comment">// Slot 0 of LRQ valid</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        PM_LSU0_SET_MPRED = 0x000000D080, <span class="comment">// Set prediction(set-p) miss.</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        PM_LSU0_SRQ_S0_VALID_CYC = 0x000000D0B4, <span class="comment">// Slot 0 of SRQ valid</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        PM_LSU0_STORE_REJECT = 0x000000F088, <span class="comment">// All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        PM_LSU0_TM_L1_HIT = 0x000000E094, <span class="comment">// Load tm hit in L1</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        PM_LSU0_TM_L1_MISS = 0x000000E09C, <span class="comment">// Load tm L1 miss</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        PM_LSU1_ERAT_HIT = 0x000000E88C, <span class="comment">// Primary ERAT hit.</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        PM_LSU1_FALSE_LHS = 0x000000C8A0, <span class="comment">// False LHS match detected</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        PM_LSU1_L1_CAM_CANCEL = 0x000000F890, <span class="comment">// ls1 l1 tm cam cancel</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        PM_LSU1_LDMX_FIN = 0x000000D888, <span class="comment">// New P9 instruction LDMX.</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        PM_LSU1_SET_MPRED = 0x000000D880, <span class="comment">// Set prediction(set-p) miss.</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        PM_LSU1_STORE_REJECT = 0x000000F888, <span class="comment">// All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        PM_LSU1_TM_L1_HIT = 0x000000E894, <span class="comment">// Load tm hit in L1</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        PM_LSU1_TM_L1_MISS = 0x000000E89C, <span class="comment">// Load tm L1 miss</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        PM_LSU2_3_LRQF_FULL_CYC = 0x000000D8BC, <span class="comment">// Counts the number of cycles the LRQF is full.</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        PM_LSU2_ERAT_HIT = 0x000000E090, <span class="comment">// Primary ERAT hit.</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        PM_LSU2_FALSE_LHS = 0x000000C0A4, <span class="comment">// False LHS match detected</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        PM_LSU2_L1_CAM_CANCEL = 0x000000F094, <span class="comment">// ls2 l1 tm cam cancel</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        PM_LSU2_LDMX_FIN = 0x000000D08C, <span class="comment">// New P9 instruction LDMX.</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        PM_LSU2_SET_MPRED = 0x000000D084, <span class="comment">// Set prediction(set-p) miss.</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        PM_LSU2_STORE_REJECT = 0x000000F08C, <span class="comment">// All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        PM_LSU2_TM_L1_HIT = 0x000000E098, <span class="comment">// Load tm hit in L1</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        PM_LSU2_TM_L1_MISS = 0x000000E0A0, <span class="comment">// Load tm L1 miss</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        PM_LSU3_ERAT_HIT = 0x000000E890, <span class="comment">// Primary ERAT hit.</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        PM_LSU3_FALSE_LHS = 0x000000C8A4, <span class="comment">// False LHS match detected</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        PM_LSU3_L1_CAM_CANCEL = 0x000000F894, <span class="comment">// ls3 l1 tm cam cancel</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        PM_LSU3_LDMX_FIN = 0x000000D88C, <span class="comment">// New P9 instruction LDMX.</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        PM_LSU3_SET_MPRED = 0x000000D884, <span class="comment">// Set prediction(set-p) miss.</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        PM_LSU3_STORE_REJECT = 0x000000F88C, <span class="comment">// All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        PM_LSU3_TM_L1_HIT = 0x000000E898, <span class="comment">// Load tm hit in L1</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        PM_LSU3_TM_L1_MISS = 0x000000E8A0, <span class="comment">// Load tm L1 miss</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        PM_LSU_DERAT_MISS = 0x00000200F6, <span class="comment">// DERAT Reloaded due to a DERAT miss</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        PM_LSU_FIN = 0x0000030066, <span class="comment">// LSU Finished a PPC instruction (up to 4 per cycle)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        PM_LSU_FLUSH_ATOMIC = 0x000000C8A8, <span class="comment">// Quad-word loads (lq) are considered atomic because they always span at least 2 slices.</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        PM_LSU_FLUSH_CI = 0x000000C0A8, <span class="comment">// Load was not issued to LSU as a cache inhibited (non-cacheable) load but it was later determined to be cache inhibited</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        PM_LSU_FLUSH_EMSH = 0x000000C0AC, <span class="comment">// An ERAT miss was detected after a set-p hit.</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        PM_LSU_FLUSH_LARX_STCX = 0x000000C8B8, <span class="comment">// A larx is flushed because an older larx has an LMQ reservation for the same thread.</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        PM_LSU_FLUSH_LHL_SHL = 0x000000C8B4, <span class="comment">// The instruction was flushed because of a sequential load/store consistency.</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        PM_LSU_FLUSH_LHS = 0x000000C8B0, <span class="comment">// Effective Address alias flush : no EA match but Real Address match.</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        PM_LSU_FLUSH_NEXT = 0x00000020B0, <span class="comment">// LSU flush next reported at flush time.</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        PM_LSU_FLUSH_OTHER = 0x000000C0BC, <span class="comment">// Other LSU flushes including: Sync (sync ack from L2 caused search of LRQ for oldest snooped load</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        PM_LSU_FLUSH_RELAUNCH_MISS = 0x000000C8AC, <span class="comment">// If a load that has already returned data and has to relaunch for any reason then gets a miss (erat</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        PM_LSU_FLUSH_SAO = 0x000000C0B8, <span class="comment">// A load-hit-load condition with Strong Address Ordering will have address compare disabled and flush</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        PM_LSU_FLUSH_UE = 0x000000C0B0, <span class="comment">// Correctable ECC error on reload data</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        PM_LSU_FLUSH_WRK_ARND = 0x000000C0B4, <span class="comment">// LSU workaround flush.</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        PM_LSU_LMQ_FULL_CYC = 0x000000D0B8, <span class="comment">// Counts the number of cycles the LMQ is full</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        PM_LSU_LMQ_SRQ_EMPTY_CYC = 0x000002003E, <span class="comment">// Cycles in which the LSU is empty for all threads (lmq and srq are completely empty)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        PM_LSU_NCST = 0x000000C890, <span class="comment">// 1 store op is sent to the nest.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        PM_LSU_REJECT_ERAT_MISS = 0x000002E05C, <span class="comment">// LSU Reject due to ERAT (up to 4 per cycles)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        PM_LSU_REJECT_LHS = 0x000004E05C, <span class="comment">// LSU Reject due to LHS (up to 4 per cycle)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        PM_LSU_REJECT_LMQ_FULL = 0x000003001C, <span class="comment">// LSU Reject due to LMQ full (up to 4 per cycles)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        PM_LSU_SRQ_FULL_CYC = 0x000001001A, <span class="comment">// Cycles in which the Store Queue is full on all 4 slices.</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        PM_LSU_STCX_FAIL = 0x000000F080, <span class="comment">// </span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        PM_LSU_STCX = 0x000000C090, <span class="comment">// STCX sent to nest</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        PM_LWSYNC = 0x0000005894, <span class="comment">// Lwsync instruction decoded and transferred</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        PM_MATH_FLOP_CMPL = 0x000004505C, <span class="comment">// Math flop instruction completed</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        PM_MEM_CO = 0x000004C058, <span class="comment">// Memory castouts from this thread</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        PM_MEM_LOC_THRESH_IFU = 0x0000010058, <span class="comment">// Local Memory above threshold for IFU speculation control</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        PM_MEM_LOC_THRESH_LSU_HIGH = 0x0000040056, <span class="comment">// Local memory above threshold for LSU medium</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        PM_MEM_LOC_THRESH_LSU_MED = 0x000001C05E, <span class="comment">// Local memory above threshold for data prefetch</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        PM_MEM_PREF = 0x000002C058, <span class="comment">// Memory prefetch for this thread.</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        PM_MEM_READ = 0x0000010056, <span class="comment">// Reads from Memory from this thread (includes data/inst/xlate/l1prefetch/inst prefetch).</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        PM_MEM_RWITM = 0x000003C05E, <span class="comment">// Memory Read With Intent to Modify for this thread</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        PM_MRK_BACK_BR_CMPL = 0x000003515E, <span class="comment">// Marked branch instruction completed with a target address less than current instruction address</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        PM_MRK_BR_2PATH = 0x0000010138, <span class="comment">// marked branches which are not strongly biased</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        PM_MRK_BR_CMPL = 0x000001016E, <span class="comment">// Branch Instruction completed</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        PM_MRK_BR_MPRED_CMPL = 0x00000301E4, <span class="comment">// Marked Branch Mispredicted</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        PM_MRK_BR_TAKEN_CMPL = 0x00000101E2, <span class="comment">// Marked Branch Taken completed</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        PM_MRK_BRU_FIN = 0x000002013A, <span class="comment">// bru marked instr finish</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        PM_MRK_DATA_FROM_DL2L3_MOD_CYC = 0x000004D12E, <span class="comment">// Duration in cycles to reload with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        PM_MRK_DATA_FROM_DL2L3_MOD = 0x000003D14E, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        PM_MRK_DATA_FROM_DL2L3_SHR_CYC = 0x000002C128, <span class="comment">// Duration in cycles to reload with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        PM_MRK_DATA_FROM_DL2L3_SHR = 0x000001D150, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        PM_MRK_DATA_FROM_DL4_CYC = 0x000002C12C, <span class="comment">// Duration in cycles to reload from another chip&#39;s L4 on a different Node or Group (Distant) due to a marked load</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        PM_MRK_DATA_FROM_DL4 = 0x000001D152, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on a different Node or Group (Distant) due to a marked load</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        PM_MRK_DATA_FROM_DMEM_CYC = 0x000004E11E, <span class="comment">// Duration in cycles to reload from another chip&#39;s memory on the same Node or Group (Distant) due to a marked load</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        PM_MRK_DATA_FROM_DMEM = 0x000003D14C, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Distant) due to a marked load</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        PM_MRK_DATA_FROM_L21_MOD_CYC = 0x000003D148, <span class="comment">// Duration in cycles to reload with Modified (M) data from another core&#39;s L2 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        PM_MRK_DATA_FROM_L21_MOD = 0x000004D146, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L2 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        PM_MRK_DATA_FROM_L21_SHR_CYC = 0x000001D154, <span class="comment">// Duration in cycles to reload with Shared (S) data from another core&#39;s L2 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        PM_MRK_DATA_FROM_L21_SHR = 0x000002D14E, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L2 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        PM_MRK_DATA_FROM_L2_CYC = 0x0000014156, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 due to a marked load</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC = 0x000001415A, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 with load hit store conflict due to a marked load</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST = 0x000002D148, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with load hit store conflict due to a marked load</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC = 0x000003D140, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 with dispatch conflict due to a marked load</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER = 0x000002C124, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 with dispatch conflict due to a marked load</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        PM_MRK_DATA_FROM_L2_MEPF_CYC = 0x000003D144, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 hit without dispatch conflicts on Mepf state.</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        PM_MRK_DATA_FROM_L2_MEPF = 0x000004C120, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 hit without dispatch conflicts on Mepf state.</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        PM_MRK_DATA_FROM_L2MISS_CYC = 0x0000035152, <span class="comment">// Duration in cycles to reload from a location other than the local core&#39;s L2 due to a marked load</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        PM_MRK_DATA_FROM_L2MISS = 0x00000401E8, <span class="comment">// The processor&#39;s data cache was reloaded from a location other than the local core&#39;s L2 due to a marked load</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC = 0x0000014158, <span class="comment">// Duration in cycles to reload from local core&#39;s L2 without conflict due to a marked load</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        PM_MRK_DATA_FROM_L2_NO_CONFLICT = 0x000002C120, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 without conflict due to a marked load</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        PM_MRK_DATA_FROM_L2 = 0x000002C126, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L2 due to a marked load</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        PM_MRK_DATA_FROM_L31_ECO_MOD_CYC = 0x0000035158, <span class="comment">// Duration in cycles to reload with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        PM_MRK_DATA_FROM_L31_ECO_MOD = 0x000004D144, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        PM_MRK_DATA_FROM_L31_ECO_SHR_CYC = 0x000001D142, <span class="comment">// Duration in cycles to reload with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        PM_MRK_DATA_FROM_L31_ECO_SHR = 0x000002D14C, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        PM_MRK_DATA_FROM_L31_MOD_CYC = 0x000001D140, <span class="comment">// Duration in cycles to reload with Modified (M) data from another core&#39;s L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        PM_MRK_DATA_FROM_L31_MOD = 0x000002D144, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another core&#39;s L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        PM_MRK_DATA_FROM_L31_SHR_CYC = 0x0000035156, <span class="comment">// Duration in cycles to reload with Shared (S) data from another core&#39;s L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        PM_MRK_DATA_FROM_L31_SHR = 0x000004D124, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another core&#39;s L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        PM_MRK_DATA_FROM_L3_CYC = 0x0000035154, <span class="comment">// Duration in cycles to reload from local core&#39;s L3 due to a marked load</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC = 0x000002C122, <span class="comment">// Duration in cycles to reload from local core&#39;s L3 with dispatch conflict due to a marked load</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        PM_MRK_DATA_FROM_L3_DISP_CONFLICT = 0x000001D144, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 with dispatch conflict due to a marked load</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        PM_MRK_DATA_FROM_L3_MEPF_CYC = 0x000001415C, <span class="comment">// Duration in cycles to reload from local core&#39;s L3 without dispatch conflicts hit on Mepf state due to a marked load</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        PM_MRK_DATA_FROM_L3_MEPF = 0x000002D142, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without dispatch conflicts hit on Mepf state.</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        PM_MRK_DATA_FROM_L3MISS_CYC = 0x000001415E, <span class="comment">// Duration in cycles to reload from a location other than the local core&#39;s L3 due to a marked load</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        PM_MRK_DATA_FROM_L3MISS = 0x00000201E4, <span class="comment">// The processor&#39;s data cache was reloaded from a location other than the local core&#39;s L3 due to a marked load</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC = 0x000004C124, <span class="comment">// Duration in cycles to reload from local core&#39;s L3 without conflict due to a marked load</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        PM_MRK_DATA_FROM_L3_NO_CONFLICT = 0x000003D146, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 without conflict due to a marked load</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        PM_MRK_DATA_FROM_L3 = 0x000004D142, <span class="comment">// The processor&#39;s data cache was reloaded from local core&#39;s L3 due to a marked load</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        PM_MRK_DATA_FROM_LL4_CYC = 0x000002C12E, <span class="comment">// Duration in cycles to reload from the local chip&#39;s L4 cache due to a marked load</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        PM_MRK_DATA_FROM_LL4 = 0x000001D14C, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s L4 cache due to a marked load</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        PM_MRK_DATA_FROM_LMEM_CYC = 0x000004D128, <span class="comment">// Duration in cycles to reload from the local chip&#39;s Memory due to a marked load</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        PM_MRK_DATA_FROM_LMEM = 0x000003D142, <span class="comment">// The processor&#39;s data cache was reloaded from the local chip&#39;s Memory due to a marked load</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        PM_MRK_DATA_FROM_MEMORY_CYC = 0x000001D146, <span class="comment">// Duration in cycles to reload from a memory location including L4 from local remote or distant due to a marked load</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        PM_MRK_DATA_FROM_MEMORY = 0x00000201E0, <span class="comment">// The processor&#39;s data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC = 0x000001D14E, <span class="comment">// Duration in cycles to reload either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a marked load</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        PM_MRK_DATA_FROM_OFF_CHIP_CACHE = 0x000002D120, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a marked load</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        PM_MRK_DATA_FROM_ON_CHIP_CACHE_CYC = 0x000003515A, <span class="comment">// Duration in cycles to reload either shared or modified data from another core&#39;s L2/L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        PM_MRK_DATA_FROM_ON_CHIP_CACHE = 0x000004D140, <span class="comment">// The processor&#39;s data cache was reloaded either shared or modified data from another core&#39;s L2/L3 on the same chip due to a marked load</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        PM_MRK_DATA_FROM_RL2L3_MOD_CYC = 0x000002D14A, <span class="comment">// Duration in cycles to reload with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        PM_MRK_DATA_FROM_RL2L3_MOD = 0x000001D14A, <span class="comment">// The processor&#39;s data cache was reloaded with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        PM_MRK_DATA_FROM_RL2L3_SHR_CYC = 0x000004C12A, <span class="comment">// Duration in cycles to reload with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        PM_MRK_DATA_FROM_RL2L3_SHR = 0x0000035150, <span class="comment">// The processor&#39;s data cache was reloaded with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        PM_MRK_DATA_FROM_RL4_CYC = 0x000004D12A, <span class="comment">// Duration in cycles to reload from another chip&#39;s L4 on the same Node or Group (Remote) due to a marked load</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        PM_MRK_DATA_FROM_RL4 = 0x000003515C, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s L4 on the same Node or Group (Remote) due to a marked load</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        PM_MRK_DATA_FROM_RMEM_CYC = 0x000002C12A, <span class="comment">// Duration in cycles to reload from another chip&#39;s memory on the same Node or Group (Remote) due to a marked load</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        PM_MRK_DATA_FROM_RMEM = 0x000001D148, <span class="comment">// The processor&#39;s data cache was reloaded from another chip&#39;s memory on the same Node or Group (Remote) due to a marked load</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;        PM_MRK_DCACHE_RELOAD_INTV = 0x0000040118, <span class="comment">// Combined Intervention event</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        PM_MRK_DERAT_MISS_16G = 0x000004C15C, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 16G</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        PM_MRK_DERAT_MISS_16M = 0x000003D154, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 16M</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        PM_MRK_DERAT_MISS_1G = 0x000003D152, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 1G.</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        PM_MRK_DERAT_MISS_2M = 0x000002D152, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 2M.</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        PM_MRK_DERAT_MISS_4K = 0x000002D150, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 4K</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        PM_MRK_DERAT_MISS_64K = 0x000002D154, <span class="comment">// Marked Data ERAT Miss (Data TLB Access) page size 64K</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        PM_MRK_DERAT_MISS = 0x00000301E6, <span class="comment">// Erat Miss (TLB Access) All page sizes</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        PM_MRK_DFU_FIN = 0x0000020132, <span class="comment">// Decimal Unit marked Instruction Finish</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        PM_MRK_DPTEG_FROM_DL2L3_MOD = 0x000004F148, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        PM_MRK_DPTEG_FROM_DL2L3_SHR = 0x000003F148, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on a different Node or Group (Distant)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        PM_MRK_DPTEG_FROM_DL4 = 0x000003F14C, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on a different Node or Group (Distant) due to a marked data side request.</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        PM_MRK_DPTEG_FROM_DMEM = 0x000004F14C, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Distant) due to a marked data side request.</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        PM_MRK_DPTEG_FROM_L21_MOD = 0x000004F146, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L2 on the same chip due to a marked data side request.</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        PM_MRK_DPTEG_FROM_L21_SHR = 0x000003F146, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L2 on the same chip due to a marked data side request.</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        PM_MRK_DPTEG_FROM_L2_MEPF = 0x000002F140, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 hit without dispatch conflicts on Mepf state.</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        PM_MRK_DPTEG_FROM_L2MISS = 0x000001F14E, <span class="comment">// A Page Table Entry was loaded into the TLB from a location other than the local core&#39;s L2 due to a marked data side request.</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        PM_MRK_DPTEG_FROM_L2_NO_CONFLICT = 0x000001F140, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 without conflict due to a marked data side request.</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        PM_MRK_DPTEG_FROM_L2 = 0x000001F142, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L2 due to a marked data side request.</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        PM_MRK_DPTEG_FROM_L31_ECO_MOD = 0x000004F144, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s ECO L3 on the same chip due to a marked data side request.</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        PM_MRK_DPTEG_FROM_L31_ECO_SHR = 0x000003F144, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s ECO L3 on the same chip due to a marked data side request.</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        PM_MRK_DPTEG_FROM_L31_MOD = 0x000002F144, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another core&#39;s L3 on the same chip due to a marked data side request.</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        PM_MRK_DPTEG_FROM_L31_SHR = 0x000001F146, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another core&#39;s L3 on the same chip due to a marked data side request.</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        PM_MRK_DPTEG_FROM_L3_DISP_CONFLICT = 0x000003F142, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 with dispatch conflict due to a marked data side request.</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        PM_MRK_DPTEG_FROM_L3_MEPF = 0x000002F142, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without dispatch conflicts hit on Mepf state.</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        PM_MRK_DPTEG_FROM_L3MISS = 0x000004F14E, <span class="comment">// A Page Table Entry was loaded into the TLB from a location other than the local core&#39;s L3 due to a marked data side request.</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        PM_MRK_DPTEG_FROM_L3_NO_CONFLICT = 0x000001F144, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 without conflict due to a marked data side request.</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        PM_MRK_DPTEG_FROM_L3 = 0x000004F142, <span class="comment">// A Page Table Entry was loaded into the TLB from local core&#39;s L3 due to a marked data side request.</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        PM_MRK_DPTEG_FROM_LL4 = 0x000001F14C, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s L4 cache due to a marked data side request.</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        PM_MRK_DPTEG_FROM_LMEM = 0x000002F148, <span class="comment">// A Page Table Entry was loaded into the TLB from the local chip&#39;s Memory due to a marked data side request.</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        PM_MRK_DPTEG_FROM_MEMORY = 0x000002F14C, <span class="comment">// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a marked data side request.</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        PM_MRK_DPTEG_FROM_OFF_CHIP_CACHE = 0x000004F14A, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on a different chip (remote or distant) due to a marked data side request.</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        PM_MRK_DPTEG_FROM_ON_CHIP_CACHE = 0x000001F148, <span class="comment">// A Page Table Entry was loaded into the TLB either shared or modified data from another core&#39;s L2/L3 on the same chip due to a marked data side request.</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        PM_MRK_DPTEG_FROM_RL2L3_MOD = 0x000002F146, <span class="comment">// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        PM_MRK_DPTEG_FROM_RL2L3_SHR = 0x000001F14A, <span class="comment">// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip&#39;s L2 or L3 on the same Node or Group (Remote)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        PM_MRK_DPTEG_FROM_RL4 = 0x000002F14A, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s L4 on the same Node or Group (Remote) due to a marked data side request.</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        PM_MRK_DPTEG_FROM_RMEM = 0x000003F14A, <span class="comment">// A Page Table Entry was loaded into the TLB from another chip&#39;s memory on the same Node or Group (Remote) due to a marked data side request.</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        PM_MRK_DTLB_MISS_16G = 0x000002D15E, <span class="comment">// Marked Data TLB Miss page size 16G</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        PM_MRK_DTLB_MISS_16M = 0x000004C15E, <span class="comment">// Marked Data TLB Miss page size 16M</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        PM_MRK_DTLB_MISS_1G = 0x000001D15C, <span class="comment">// Marked Data TLB reload (after a miss) page size 2M.</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        PM_MRK_DTLB_MISS_4K = 0x000002D156, <span class="comment">// Marked Data TLB Miss page size 4k</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        PM_MRK_DTLB_MISS_64K = 0x000003D156, <span class="comment">// Marked Data TLB Miss page size 64K</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        PM_MRK_DTLB_MISS = 0x00000401E4, <span class="comment">// Marked dtlb miss</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        PM_MRK_FAB_RSP_BKILL_CYC = 0x000001F152, <span class="comment">// cycles L2 RC took for a bkill</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        PM_MRK_FAB_RSP_BKILL = 0x0000040154, <span class="comment">// Marked store had to do a bkill</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        PM_MRK_FAB_RSP_CLAIM_RTY = 0x000003015E, <span class="comment">// Sampled store did a rwitm and got a rty</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        PM_MRK_FAB_RSP_DCLAIM_CYC = 0x000002F152, <span class="comment">// cycles L2 RC took for a dclaim</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        PM_MRK_FAB_RSP_DCLAIM = 0x0000030154, <span class="comment">// Marked store had to do a dclaim</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        PM_MRK_FAB_RSP_RD_RTY = 0x000004015E, <span class="comment">// Sampled L2 reads retry count</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        PM_MRK_FAB_RSP_RD_T_INTV = 0x000001015E, <span class="comment">// Sampled Read got a T intervention</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        PM_MRK_FAB_RSP_RWITM_CYC = 0x000004F150, <span class="comment">// cycles L2 RC took for a rwitm</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        PM_MRK_FAB_RSP_RWITM_RTY = 0x000002015E, <span class="comment">// Sampled store did a rwitm and got a rty</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        PM_MRK_FXU_FIN = 0x0000020134, <span class="comment">// fxu marked instr finish</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        PM_MRK_IC_MISS = 0x000004013A, <span class="comment">// Marked instruction experienced I cache miss</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        PM_MRK_INST_CMPL = 0x00000401E0, <span class="comment">// marked instruction completed</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        PM_MRK_INST_DECODED = 0x0000020130, <span class="comment">// An instruction was marked at decode time.</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;        PM_MRK_INST_DISP = 0x00000101E0, <span class="comment">// The thread has dispatched a randomly sampled marked instruction</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        PM_MRK_INST_FIN = 0x0000030130, <span class="comment">// marked instruction finished</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        PM_MRK_INST_FROM_L3MISS = 0x00000401E6, <span class="comment">// Marked instruction was reloaded from a location beyond the local chiplet</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        PM_MRK_INST_ISSUED = 0x0000010132, <span class="comment">// Marked instruction issued</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        PM_MRK_INST_TIMEO = 0x0000040134, <span class="comment">// marked Instruction finish timeout (instruction lost)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        PM_MRK_INST = 0x0000024058, <span class="comment">// An instruction was marked.</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;        PM_MRK_L1_ICACHE_MISS = 0x00000101E4, <span class="comment">// sampled Instruction suffered an icache Miss</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        PM_MRK_L1_RELOAD_VALID = 0x00000101EA, <span class="comment">// Marked demand reload</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        PM_MRK_L2_RC_DISP = 0x0000020114, <span class="comment">// Marked Instruction RC dispatched in L2</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        PM_MRK_L2_RC_DONE = 0x000003012A, <span class="comment">// Marked RC done</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        PM_MRK_L2_TM_REQ_ABORT = 0x000001E15E, <span class="comment">// TM abort</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        PM_MRK_L2_TM_ST_ABORT_SISTER = 0x000003E15C, <span class="comment">// TM marked store abort for this thread</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        PM_MRK_LARX_FIN = 0x0000040116, <span class="comment">// Larx finished</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        PM_MRK_LD_MISS_EXPOSED_CYC = 0x000001013E, <span class="comment">// Marked Load exposed Miss (use edge detect to count #)</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        PM_MRK_LD_MISS_L1_CYC = 0x000001D056, <span class="comment">// Marked ld latency</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        PM_MRK_LD_MISS_L1 = 0x00000201E2, <span class="comment">// Marked DL1 Demand Miss counted at exec time.</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        PM_MRK_LSU_DERAT_MISS = 0x0000030162, <span class="comment">// Marked derat reload (miss) for any page size</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        PM_MRK_LSU_FIN = 0x0000040132, <span class="comment">// lsu marked instr PPC finish</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        PM_MRK_LSU_FLUSH_ATOMIC = 0x000000D098, <span class="comment">// Quad-word loads (lq) are considered atomic because they always span at least 2 slices.</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        PM_MRK_LSU_FLUSH_EMSH = 0x000000D898, <span class="comment">// An ERAT miss was detected after a set-p hit.</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;        PM_MRK_LSU_FLUSH_LARX_STCX = 0x000000D8A4, <span class="comment">// A larx is flushed because an older larx has an LMQ reservation for the same thread.</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;        PM_MRK_LSU_FLUSH_LHL_SHL = 0x000000D8A0, <span class="comment">// The instruction was flushed because of a sequential load/store consistency.</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        PM_MRK_LSU_FLUSH_LHS = 0x000000D0A0, <span class="comment">// Effective Address alias flush : no EA match but Real Address match.</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;        PM_MRK_LSU_FLUSH_RELAUNCH_MISS = 0x000000D09C, <span class="comment">// If a load that has already returned data and has to relaunch for any reason then gets a miss (erat</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        PM_MRK_LSU_FLUSH_SAO = 0x000000D0A4, <span class="comment">// A load-hit-load condition with Strong Address Ordering will have address compare disabled and flush</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        PM_MRK_LSU_FLUSH_UE = 0x000000D89C, <span class="comment">// Correctable ECC error on reload data</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        PM_MRK_NTC_CYC = 0x000002011C, <span class="comment">// Cycles during which the marked instruction is next to complete (completion is held up because the marked instruction hasn&#39;t completed yet)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        PM_MRK_NTF_FIN = 0x0000020112, <span class="comment">// Marked next to finish instruction finished</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        PM_MRK_PROBE_NOP_CMPL = 0x000001F05E, <span class="comment">// Marked probeNops completed</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        PM_MRK_RUN_CYC = 0x000001D15E, <span class="comment">// Run cycles in which a marked instruction is in the pipeline</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        PM_MRK_STALL_CMPLU_CYC = 0x000003013E, <span class="comment">// Number of cycles the marked instruction is experiencing a stall while it is next to complete (NTC)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        PM_MRK_ST_CMPL_INT = 0x0000030134, <span class="comment">// marked store finished with intervention</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        PM_MRK_ST_CMPL = 0x00000301E2, <span class="comment">// Marked store completed and sent to nest</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        PM_MRK_STCX_FAIL = 0x000003E158, <span class="comment">// marked stcx failed</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        PM_MRK_STCX_FIN = 0x0000024056, <span class="comment">// Number of marked stcx instructions finished.</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        PM_MRK_ST_DONE_L2 = 0x0000010134, <span class="comment">// marked store completed in L2 (RC machine done)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        PM_MRK_ST_DRAIN_TO_L2DISP_CYC = 0x000003F150, <span class="comment">// cycles to drain st from core to L2</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        PM_MRK_ST_FWD = 0x000003012C, <span class="comment">// Marked st forwards</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        PM_MRK_ST_L2DISP_TO_CMPL_CYC = 0x000001F150, <span class="comment">// cycles from L2 rc disp to l2 rc completion</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        PM_MRK_ST_NEST = 0x0000020138, <span class="comment">// Marked store sent to nest</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        PM_MRK_TEND_FAIL = 0x00000028A4, <span class="comment">// Nested or not nested tend failed for a marked tend instruction</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        PM_MRK_VSU_FIN = 0x0000030132, <span class="comment">// VSU marked instr finish</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        PM_MULT_MRK = 0x000003D15E, <span class="comment">// mult marked instr</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        PM_NEST_REF_CLK = 0x000003006E, <span class="comment">// Multiply by 4 to obtain the number of PB cycles</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        PM_NON_DATA_STORE = 0x000000F8A0, <span class="comment">// All ops that drain from s2q to L2 and contain no data</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        PM_NON_FMA_FLOP_CMPL = 0x000004D056, <span class="comment">// Non FMA instruction completed</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        PM_NON_MATH_FLOP_CMPL = 0x000004D05A, <span class="comment">// Non FLOP operation completed</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        PM_NON_TM_RST_SC = 0x00000260A6, <span class="comment">// Non-TM snp rst TM SC</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        PM_NTC_ALL_FIN = 0x000002001A, <span class="comment">// Cycles after all instructions have finished to group completed</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        PM_NTC_FIN = 0x000002405A, <span class="comment">// Cycles in which the oldest instruction in the pipeline (NTC) finishes.</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        PM_NTC_ISSUE_HELD_ARB = 0x000002E016, <span class="comment">// The NTC instruction is being held at dispatch because it lost arbitration onto the issue pipe to another instruction (from the same thread or a different thread)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        PM_NTC_ISSUE_HELD_DARQ_FULL = 0x000001006A, <span class="comment">// The NTC instruction is being held at dispatch because there are no slots in the DARQ for it</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        PM_NTC_ISSUE_HELD_OTHER = 0x000003D05A, <span class="comment">// The NTC instruction is being held at dispatch during regular pipeline cycles</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        PM_PARTIAL_ST_FIN = 0x0000034054, <span class="comment">// Any store finished by an LSU slice</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;        PM_PMC1_OVERFLOW = 0x0000020010, <span class="comment">// Overflow from counter 1</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        PM_PMC1_REWIND = 0x000004D02C, <span class="comment">// </span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        PM_PMC1_SAVED = 0x000004D010, <span class="comment">// PMC1 Rewind Value saved</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        PM_PMC2_OVERFLOW = 0x0000030010, <span class="comment">// Overflow from counter 2</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        PM_PMC2_REWIND = 0x0000030020, <span class="comment">// PMC2 Rewind Event (did not match condition)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        PM_PMC2_SAVED = 0x0000010022, <span class="comment">// PMC2 Rewind Value saved</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;        PM_PMC3_OVERFLOW = 0x0000040010, <span class="comment">// Overflow from counter 3</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        PM_PMC3_REWIND = 0x000001000A, <span class="comment">// PMC3 rewind event.</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        PM_PMC3_SAVED = 0x000004D012, <span class="comment">// PMC3 Rewind Value saved</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        PM_PMC4_OVERFLOW = 0x0000010010, <span class="comment">// Overflow from counter 4</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        PM_PMC4_REWIND = 0x0000010020, <span class="comment">// PMC4 Rewind Event</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        PM_PMC4_SAVED = 0x0000030022, <span class="comment">// PMC4 Rewind Value saved (matched condition)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        PM_PMC5_OVERFLOW = 0x0000010024, <span class="comment">// Overflow from counter 5</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;        PM_PMC6_OVERFLOW = 0x0000030024, <span class="comment">// Overflow from counter 6</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        PM_PROBE_NOP_DISP = 0x0000040014, <span class="comment">// ProbeNops dispatched</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        PM_PTE_PREFETCH = 0x000000F084, <span class="comment">// PTE prefetches</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        PM_PTESYNC = 0x000000589C, <span class="comment">// ptesync instruction counted when the instruction is decoded and transmitted</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        PM_PUMP_CPRED = 0x0000010054, <span class="comment">// Pump prediction correct.</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        PM_PUMP_MPRED = 0x0000040052, <span class="comment">// Pump misprediction.</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        PM_RADIX_PWC_L1_HIT = 0x000001F056, <span class="comment">// A radix translation attempt missed in the TLB and only the first level page walk cache was a hit.</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        PM_RADIX_PWC_L1_PDE_FROM_L2 = 0x000002D026, <span class="comment">// A Page Directory Entry was reloaded to a level 1 page walk cache from the core&#39;s L2 data cache</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        PM_RADIX_PWC_L1_PDE_FROM_L3MISS = 0x000004F056, <span class="comment">// A Page Directory Entry was reloaded to a level 1 page walk cache from beyond the core&#39;s L3 data cache.</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        PM_RADIX_PWC_L1_PDE_FROM_L3 = 0x000003F058, <span class="comment">// A Page Directory Entry was reloaded to a level 1 page walk cache from the core&#39;s L3 data cache</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        PM_RADIX_PWC_L2_HIT = 0x000002D024, <span class="comment">// A radix translation attempt missed in the TLB but hit on both the first and second levels of page walk cache.</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        PM_RADIX_PWC_L2_PDE_FROM_L2 = 0x000002D028, <span class="comment">// A Page Directory Entry was reloaded to a level 2 page walk cache from the core&#39;s L2 data cache</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        PM_RADIX_PWC_L2_PDE_FROM_L3 = 0x000003F05A, <span class="comment">// A Page Directory Entry was reloaded to a level 2 page walk cache from the core&#39;s L3 data cache</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        PM_RADIX_PWC_L2_PTE_FROM_L2 = 0x000001F058, <span class="comment">// A Page Table Entry was reloaded to a level 2 page walk cache from the core&#39;s L2 data cache.</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        PM_RADIX_PWC_L2_PTE_FROM_L3MISS = 0x000004F05C, <span class="comment">// A Page Table Entry was reloaded to a level 2 page walk cache from beyond the core&#39;s L3 data cache.</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        PM_RADIX_PWC_L2_PTE_FROM_L3 = 0x000004F058, <span class="comment">// A Page Table Entry was reloaded to a level 2 page walk cache from the core&#39;s L3 data cache.</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        PM_RADIX_PWC_L3_HIT = 0x000003F056, <span class="comment">// A radix translation attempt missed in the TLB but hit on the first</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;        PM_RADIX_PWC_L3_PDE_FROM_L2 = 0x000002D02A, <span class="comment">// A Page Directory Entry was reloaded to a level 3 page walk cache from the core&#39;s L2 data cache</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        PM_RADIX_PWC_L3_PDE_FROM_L3 = 0x000001F15C, <span class="comment">// A Page Directory Entry was reloaded to a level 3 page walk cache from the core&#39;s L3 data cache</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        PM_RADIX_PWC_L3_PTE_FROM_L2 = 0x000002D02E, <span class="comment">// A Page Table Entry was reloaded to a level 3 page walk cache from the core&#39;s L2 data cache.</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;        PM_RADIX_PWC_L3_PTE_FROM_L3MISS = 0x000004F05E, <span class="comment">// A Page Table Entry was reloaded to a level 3 page walk cache from beyond the core&#39;s L3 data cache.</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        PM_RADIX_PWC_L3_PTE_FROM_L3 = 0x000003F05E, <span class="comment">// A Page Table Entry was reloaded to a level 3 page walk cache from the core&#39;s L3 data cache.</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        PM_RADIX_PWC_L4_PTE_FROM_L2 = 0x000001F05A, <span class="comment">// A Page Table Entry was reloaded to a level 4 page walk cache from the core&#39;s L2 data cache.</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        PM_RADIX_PWC_L4_PTE_FROM_L3MISS = 0x000003F054, <span class="comment">// A Page Table Entry was reloaded to a level 4 page walk cache from beyond the core&#39;s L3 data cache.</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        PM_RADIX_PWC_L4_PTE_FROM_L3 = 0x000004F05A, <span class="comment">// A Page Table Entry was reloaded to a level 4 page walk cache from the core&#39;s L3 data cache.</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        PM_RADIX_PWC_MISS = 0x000004F054, <span class="comment">// A radix translation attempt missed in the TLB and all levels of page walk cache.</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        PM_RC0_BUSY = 0x000001608C, <span class="comment">// RC mach 0 Busy.</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        PM_RC0_BUSY_ALT = 0x000002608C, <span class="comment">// RC mach 0 Busy.</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        PM_RC_USAGE = 0x000001688C, <span class="comment">// Continuous 16 cycle (2to1) window where this signals rotates thru sampling each RC machine busy.</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        PM_RD_CLEARING_SC = 0x00000468A6, <span class="comment">// Read clearing SC</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        PM_RD_FORMING_SC = 0x00000460A6, <span class="comment">// Read forming SC</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        PM_RD_HIT_PF = 0x00000268A8, <span class="comment">// RD machine hit L3 PF machine</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        PM_RUN_CYC_SMT2_MODE = 0x000003006C, <span class="comment">// Cycles in which this thread&#39;s run latch is set and the core is in SMT2 mode</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        PM_RUN_CYC_SMT4_MODE = 0x000002006C, <span class="comment">// Cycles in which this thread&#39;s run latch is set and the core is in SMT4 mode</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        PM_RUN_CYC_ST_MODE = 0x000001006C, <span class="comment">// Cycles run latch is set and core is in ST mode</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        PM_RUN_CYC = 0x00000200F4, <span class="comment">// Run_cycles</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        PM_RUN_INST_CMPL = 0x00000400FA, <span class="comment">// Run_Instructions</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        PM_RUN_PURR = 0x00000400F4, <span class="comment">// Run_PURR</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        PM_RUN_SPURR = 0x0000010008, <span class="comment">// Run SPURR</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        PM_S2Q_FULL = 0x000000E080, <span class="comment">// Cycles during which the S2Q is full</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        PM_SCALAR_FLOP_CMPL = 0x0000045056, <span class="comment">// Scalar flop operation completed</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        PM_SHL_CREATED = 0x000000508C, <span class="comment">// Store-Hit-Load Table Entry Created</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        PM_SHL_ST_DEP_CREATED = 0x000000588C, <span class="comment">// Store-Hit-Load Table Read Hit with entry Enabled</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        PM_SHL_ST_DISABLE = 0x0000005090, <span class="comment">// Store-Hit-Load Table Read Hit with entry Disabled (entry was disabled due to the entry shown to not prevent the flush)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        PM_SLB_TABLEWALK_CYC = 0x000000F09C, <span class="comment">// Cycles when a tablewalk is pending on this thread on the SLB table</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        PM_SN0_BUSY = 0x0000016090, <span class="comment">// SN mach 0 Busy.</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        PM_SN0_BUSY_ALT = 0x0000026090, <span class="comment">// SN mach 0 Busy.</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        PM_SN_HIT = 0x00000460A8, <span class="comment">// Any port snooper hit L3.</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        PM_SN_INVL = 0x00000368A8, <span class="comment">// Any port snooper detects a store to a line in the Sx state and invalidates the line.</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;        PM_SN_MISS = 0x00000468A8, <span class="comment">// Any port snooper L3 miss or collision.</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        PM_SNOOP_TLBIE = 0x000000F880, <span class="comment">// TLBIE snoop</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        PM_SNP_TM_HIT_M = 0x00000360A6, <span class="comment">// Snp TM st hit M/Mu</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        PM_SNP_TM_HIT_T = 0x00000368A6, <span class="comment">// Snp TM sthit T/Tn/Te</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;        PM_SN_USAGE = 0x000003688C, <span class="comment">// Continuous 16 cycle (2to1) window where this signals rotates thru sampling each SN machine busy.</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        PM_SP_FLOP_CMPL = 0x000004505A, <span class="comment">// SP instruction completed</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;        PM_SRQ_EMPTY_CYC = 0x0000040008, <span class="comment">// Cycles in which the SRQ has at least one (out of four) empty slice</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        PM_SRQ_SYNC_CYC = 0x000000D0AC, <span class="comment">// A sync is in the S2Q (edge detect to count)</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        PM_STALL_END_ICT_EMPTY = 0x0000010028, <span class="comment">// The number a times the core transitioned from a stall to ICT-empty for this thread</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;        PM_ST_CAUSED_FAIL = 0x000001608E, <span class="comment">// Non-TM Store caused any thread to fail</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        PM_ST_CMPL = 0x00000200F0, <span class="comment">// Stores completed from S2Q (2nd-level store queue).</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;        PM_STCX_FAIL = 0x000001E058, <span class="comment">// stcx failed</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        PM_STCX_FIN = 0x000002E014, <span class="comment">// Number of stcx instructions finished.</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        PM_STCX_SUCCESS_CMPL = 0x000000C8BC, <span class="comment">// Number of stcx instructions that completed successfully</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;        PM_ST_FIN = 0x0000020016, <span class="comment">// Store finish count.</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        PM_ST_FWD = 0x0000020018, <span class="comment">// Store forwards that finished</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        PM_ST_MISS_L1 = 0x00000300F0, <span class="comment">// Store Missed L1</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        PM_STOP_FETCH_PENDING_CYC = 0x00000048A4, <span class="comment">// Fetching is stopped due to an incoming instruction that will result in a flush</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        PM_SUSPENDED = 0x0000010000, <span class="comment">// Counter OFF</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        PM_SYNC_MRK_BR_LINK = 0x0000015152, <span class="comment">// Marked Branch and link branch that can cause a synchronous interrupt</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        PM_SYNC_MRK_BR_MPRED = 0x000001515C, <span class="comment">// Marked Branch mispredict that can cause a synchronous interrupt</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        PM_SYNC_MRK_FX_DIVIDE = 0x0000015156, <span class="comment">// Marked fixed point divide that can cause a synchronous interrupt</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        PM_SYNC_MRK_L2HIT = 0x0000015158, <span class="comment">// Marked L2 Hits that can throw a synchronous interrupt</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        PM_SYNC_MRK_L2MISS = 0x000001515A, <span class="comment">// Marked L2 Miss that can throw a synchronous interrupt</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        PM_SYNC_MRK_L3MISS = 0x0000015154, <span class="comment">// Marked L3 misses that can throw a synchronous interrupt</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        PM_SYNC_MRK_PROBE_NOP = 0x0000015150, <span class="comment">// Marked probeNops which can cause synchronous interrupts</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        PM_SYS_PUMP_CPRED = 0x0000030050, <span class="comment">// Initial and Final Pump Scope was system pump for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        PM_SYS_PUMP_MPRED_RTY = 0x0000040050, <span class="comment">// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for all data types excluding data prefetch (demand load</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        PM_SYS_PUMP_MPRED = 0x0000030052, <span class="comment">// Final Pump Scope (system) mispredicted.</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        PM_TABLEWALK_CYC_PREF = 0x000000F884, <span class="comment">// tablewalk qualified for pte prefetches</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        PM_TABLEWALK_CYC = 0x0000010026, <span class="comment">// Cycles when an instruction tablewalk is active</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        PM_TAGE_CORRECT_TAKEN_CMPL = 0x00000050B4, <span class="comment">// The TAGE overrode BHT direction prediction and it was correct.</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        PM_TAGE_CORRECT = 0x00000058B4, <span class="comment">// The TAGE overrode BHT direction prediction and it was correct.</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        PM_TAGE_OVERRIDE_WRONG_SPEC = 0x00000058B8, <span class="comment">// The TAGE overrode BHT direction prediction and it was correct.</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;        PM_TAGE_OVERRIDE_WRONG = 0x00000050B8, <span class="comment">// The TAGE overrode BHT direction prediction but it was incorrect.</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;        PM_TAKEN_BR_MPRED_CMPL = 0x0000020056, <span class="comment">// Total number of taken branches that were incorrectly predicted as not-taken.</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        PM_TB_BIT_TRANS = 0x00000300F8, <span class="comment">// timebase event</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        PM_TEND_PEND_CYC = 0x000000E8B0, <span class="comment">// TEND latency per thread</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        PM_THRD_ALL_RUN_CYC = 0x000002000C, <span class="comment">// Cycles in which all the threads have the run latch set</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;        PM_THRD_CONC_RUN_INST = 0x00000300F4, <span class="comment">// PPC Instructions Finished by this thread when all threads in the core had the run-latch set</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;        PM_THRD_PRIO_0_1_CYC = 0x00000040BC, <span class="comment">// Cycles thread running at priority level 0 or 1</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        PM_THRD_PRIO_2_3_CYC = 0x00000048BC, <span class="comment">// Cycles thread running at priority level 2 or 3</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;        PM_THRD_PRIO_4_5_CYC = 0x0000005080, <span class="comment">// Cycles thread running at priority level 4 or 5</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        PM_THRD_PRIO_6_7_CYC = 0x0000005880, <span class="comment">// Cycles thread running at priority level 6 or 7</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        PM_THRESH_ACC = 0x0000024154, <span class="comment">// This event increments every time the threshold event counter ticks.</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        PM_THRESH_EXC_1024 = 0x00000301EA, <span class="comment">// Threshold counter exceeded a value of 1024</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;        PM_THRESH_EXC_128 = 0x00000401EA, <span class="comment">// Threshold counter exceeded a value of 128</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;        PM_THRESH_EXC_2048 = 0x00000401EC, <span class="comment">// Threshold counter exceeded a value of 2048</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;        PM_THRESH_EXC_256 = 0x00000101E8, <span class="comment">// Threshold counter exceed a count of 256</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        PM_THRESH_EXC_32 = 0x00000201E6, <span class="comment">// Threshold counter exceeded a value of 32</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;        PM_THRESH_EXC_4096 = 0x00000101E6, <span class="comment">// Threshold counter exceed a count of 4096</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        PM_THRESH_EXC_512 = 0x00000201E8, <span class="comment">// Threshold counter exceeded a value of 512</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        PM_THRESH_EXC_64 = 0x00000301E8, <span class="comment">// Threshold counter exceeded a value of 64</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;        PM_THRESH_MET = 0x00000101EC, <span class="comment">// threshold exceeded</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        PM_THRESH_NOT_MET = 0x000004016E, <span class="comment">// Threshold counter did not meet threshold</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        PM_TLB_HIT = 0x000001F054, <span class="comment">// Number of times the TLB had the data required by the instruction.</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        PM_TLBIE_FIN = 0x0000030058, <span class="comment">// tlbie finished</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;        PM_TLB_MISS = 0x0000020066, <span class="comment">// TLB Miss (I + D)</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        PM_TM_ABORTS = 0x0000030056, <span class="comment">// Number of TM transactions aborted</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        PM_TMA_REQ_L2 = 0x000000E0A4, <span class="comment">// addrs only req to L2 only on the first one</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        PM_TM_CAM_OVERFLOW = 0x00000168A6, <span class="comment">// L3 TM cam overflow during L2 co of SC</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        PM_TM_CAP_OVERFLOW = 0x000004608E, <span class="comment">// TM Footprint Capacity Overflow</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        PM_TM_FAIL_CONF_NON_TM = 0x00000028A8, <span class="comment">// TM aborted because a conflict occurred with a non-transactional access by another processor</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        PM_TM_FAIL_CONF_TM = 0x00000020AC, <span class="comment">// TM aborted because a conflict occurred with another transaction.</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        PM_TM_FAIL_FOOTPRINT_OVERFLOW = 0x00000020A8, <span class="comment">// TM aborted because the tracking limit for transactional storage accesses was exceeded.</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        PM_TM_FAIL_NON_TX_CONFLICT = 0x000000E0B0, <span class="comment">// Non transactional conflict from LSU</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        PM_TM_FAIL_SELF = 0x00000028AC, <span class="comment">// TM aborted because a self-induced conflict occurred in Suspended state</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;        PM_TM_FAIL_TLBIE = 0x000000E0AC, <span class="comment">// Transaction failed because there was a TLBIE hit in the bloom filter</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        PM_TM_FAIL_TX_CONFLICT = 0x000000E8AC, <span class="comment">// Transactional conflict from LSU</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        PM_TM_FAV_CAUSED_FAIL = 0x000002688E, <span class="comment">// TM Load (fav) caused another thread to fail</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;        PM_TM_FAV_TBEGIN = 0x000000209C, <span class="comment">// Dispatch time Favored tbegin</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        PM_TM_LD_CAUSED_FAIL = 0x000001688E, <span class="comment">// Non-TM Load caused any thread to fail</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        PM_TM_LD_CONF = 0x000002608E, <span class="comment">// TM Load (fav or non-fav) ran into conflict (failed)</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;        PM_TM_NESTED_TBEGIN = 0x00000020A0, <span class="comment">// Completion Tm nested tbegin</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        PM_TM_NESTED_TEND = 0x0000002098, <span class="comment">// Completion time nested tend</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        PM_TM_NON_FAV_TBEGIN = 0x000000289C, <span class="comment">// Dispatch time non favored tbegin</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;        PM_TM_OUTER_TBEGIN_DISP = 0x000004E05E, <span class="comment">// Number of outer tbegin instructions dispatched.</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        PM_TM_OUTER_TBEGIN = 0x0000002094, <span class="comment">// Completion time outer tbegin</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        PM_TM_OUTER_TEND = 0x0000002894, <span class="comment">// Completion time outer tend</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;        PM_TM_PASSED = 0x000002E052, <span class="comment">// Number of TM transactions that passed</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        PM_TM_RST_SC = 0x00000268A6, <span class="comment">// TM-snp rst RM SC</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        PM_TM_SC_CO = 0x00000160A6, <span class="comment">// L3 castout TM SC line</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        PM_TM_ST_CAUSED_FAIL = 0x000003688E, <span class="comment">// TM Store (fav or non-fav) caused another thread to fail</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        PM_TM_ST_CONF = 0x000003608E, <span class="comment">// TM Store (fav or non-fav) ran into conflict (failed)</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        PM_TM_TABORT_TRECLAIM = 0x0000002898, <span class="comment">// Completion time tabortnoncd</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        PM_TM_TRANS_RUN_CYC = 0x0000010060, <span class="comment">// run cycles in transactional state</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        PM_TM_TRANS_RUN_INST = 0x0000030060, <span class="comment">// Run instructions completed in transactional state (gated by the run latch)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        PM_TM_TRESUME = 0x00000020A4, <span class="comment">// TM resume instruction completed</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        PM_TM_TSUSPEND = 0x00000028A0, <span class="comment">// TM suspend instruction completed</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;        PM_TM_TX_PASS_RUN_CYC = 0x000002E012, <span class="comment">// cycles spent in successful transactions</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;        PM_TM_TX_PASS_RUN_INST = 0x000004E014, <span class="comment">// Run instructions spent in successful transactions</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;        PM_VECTOR_FLOP_CMPL = 0x000004D058, <span class="comment">// Vector FP instruction completed</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        PM_VECTOR_LD_CMPL = 0x0000044054, <span class="comment">// Number of vector load instructions completed</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        PM_VECTOR_ST_CMPL = 0x0000044056, <span class="comment">// Number of vector store instructions completed</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        PM_VSU_DP_FSQRT_FDIV = 0x000003D058, <span class="comment">// vector versions of fdiv</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        PM_VSU_FIN = 0x000002505C, <span class="comment">// VSU instruction finished.</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        PM_VSU_FSQRT_FDIV = 0x000004D04E, <span class="comment">// four flops operation (fdiv</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        PM_VSU_NON_FLOP_CMPL = 0x000004D050, <span class="comment">// Non FLOP operation completed</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        PM_XLATE_HPT_MODE = 0x000000F098, <span class="comment">// LSU reports every cycle the thread is in HPT translation mode (as opposed to radix mode)</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        PM_XLATE_MISS = 0x000000F89C, <span class="comment">// The LSU requested a line from L2 for translation.</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        PM_XLATE_RADIX_MODE = 0x000000F898, <span class="comment">// LSU reports every cycle the thread is in radix translation mode (as opposed to HPT mode)</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;        PM_BR_2PATH_ALT = 0x0000040036, <span class="comment">// Branches that are not strongly biased</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        PM_CYC_ALT = 0x000002001E, <span class="comment">// Processor cycles</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        PM_CYC_ALT2 = 0x000003001E, <span class="comment">// Processor cycles</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        PM_CYC_ALT3 = 0x000004001E, <span class="comment">// Processor cycles</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        PM_INST_CMPL_ALT = 0x0000020002, <span class="comment">// Number of PowerPC Instructions that completed.</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        PM_INST_CMPL_ALT2 = 0x0000030002, <span class="comment">// Number of PowerPC Instructions that completed.</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        PM_INST_CMPL_ALT3 = 0x0000040002, <span class="comment">// Number of PowerPC Instructions that completed.</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        PM_INST_DISP_ALT = 0x00000300F2, <span class="comment">// # PPC Dispatched</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        PM_LD_MISS_L1_ALT = 0x00000400F0, <span class="comment">// Load Missed L1</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        PM_SUSPENDED_ALT = 0x0000020000, <span class="comment">// Counter OFF</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        PM_SUSPENDED_ALT2 = 0x0000030000, <span class="comment">// Counter OFF</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        PM_SUSPENDED_ALT3 = 0x0000040000, <span class="comment">// Counter OFF</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        </div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    };</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;};</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="keyword">namespace </span>power9 = optkit::ibm::power9;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
