#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 11 11:14:34 2024
# Process ID: 958409
# Current directory: /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab1/fir_prj/solution1/sim/verilog
# Command line: xsim -source {xsim.dir/fir/xsim_script.tcl}
# Log file: /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab1/fir_prj/solution1/sim/verilog/xsim.log
# Journal file: /home/ulisses/Projects/masters-degree/courses/HLS/ug871-design-files/Introduction/lab1/fir_prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/fir/xsim_script.tcl
open_wave_config fir_dataflow_ana.wcfg
source fir.tcl
close_sim
