verilog xil_defaultlib "../../../bd/alu_bd/hdl/alu_bd.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ipshared/cse/my_shift_v1_0/src/my_shift.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ip/alu_bd_my_shift_1_0/sim/alu_bd_my_shift_1_0.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ipshared/cse/mux8to1_v1_0/src/mux8to1.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ip/alu_bd_mux8to1_0_0/sim/alu_bd_mux8to1_0_0.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ipshared/cse/addsub_v1_0/sources_1/new/addsub.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ip/alu_bd_addsub_1_0/sim/alu_bd_addsub_1_0.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ip/alu_bd_my_alu_ctr_input_0_1/sim/alu_bd_my_alu_ctr_input_0_1.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ipshared/cse/input0_v1_0/src/input0.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ip/alu_bd_input0_0_0/sim/alu_bd_input0_0_0.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ipshared/cse/input1_v1_0/src/input1.v" 
verilog xil_defaultlib "../../../bd/alu_bd/ip/alu_bd_input1_1_1/sim/alu_bd_input1_1_1.v" 

verilog xil_defaultlib "glbl.v"

nosort
