// Seed: 2340572981
module module_0 (
    input  uwire id_0
    , id_6,
    output tri1  id_1,
    output wor   id_2,
    input  uwire id_3,
    input  tri   id_4
);
  logic [1 : (  1  )] id_7;
  ;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    output logic id_6
);
  tri0 id_8;
  assign id_6 = -1;
  always @(posedge 1) begin : LABEL_0
    `define pp_9 0
    `pp_9 = #id_10 id_1;
    if (1) id_6 <= id_10;
  end
  logic [7:0] id_11;
  assign id_11[1][1] = id_8;
  always @(*) #1;
  tri0 id_12;
  wire id_13;
  parameter id_14 = 1;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
