/home/Mentor/tessent/bin/tessent -shell -log S_19_Mar25.log
//  Warning: Tessent user documentation not found
//  Tessent Shell  2022.4    Tue Nov 29 21:19:37 GMT 2022
//                Unpublished work. Copyright 2022 Siemens
//
//      This material contains trade secrets or otherwise confidential 
//  information owned by Siemens Industry Software Inc. or its affiliates 
//   (collectively, "SISW"), or its licensors. Access to and use of this 
//     information is strictly limited as set forth in the Customer's 
//                   applicable agreements with SISW. 
//
//  Siemens software executing under x86-64 Linux on Wed Mar 19 11:28:33 IST 2025.
//  64 bit version
//  Host: APL4.kletech.ac.in (31644 MB RAM, 61035 MB Swap)
//
//  command: set_context dft -scan
//  command: read_verilog ../Netlist/Nan_opt.v 
//  command: read_cell_library ../Mdt/Nangate.mdt 
//  Reading DFT Library file ../Mdt/Nangate.mdt
//  Finished reading file ../Mdt/Nangate.mdt
//  command: set_current_design 
//  Note: Top design is 'mcrb'.
//  command: analyze_control_signals -auto
//  Warning: Rule FN1 violation occurs 2 times
//  Warning: Rule FN4 violation occurs 6 times
//  Flattening process completed, cell instances=19, gates=60, PIs=4, POs=5, CPU time=0.00 sec.
//  ---------------------------------------------------------------------------
//  Begin circuit learning analyses.
//  --------------------------------
//  Learning completed, CPU time=0.00 sec.
//  ---------------------------------------------------------------------------
//  Begin control signals identification analysis.
//  ---------------------------------------------------------------------------
//  Identified 1 clock control primary inputs.
//     '/mc_rb_ef1_sclk_i' (4) with off-state = 0.
//  Identified 0 set control primary inputs.
//  Identified 1 reset control primary inputs.
//     '/gctl_rclk_orst_n_i' (2) with off-state = 1.
//  Identified 0 read control primary inputs.
//  Identified 0 write control primary inputs.
//  ---------------------------------------------------------------------------
//  Total number of internal lines is 18 (6 clocks, 6 sets , 6 resets, 0 reads, 0 writes).
//  Total number of potentially clockable internal lines is 12 (6 clocks, 0 sets , 6 resets, 0 reads, 0 writes).
//  Total number of not clockable internal lines is 6 (0 clocks, 6 sets , 0 resets, 0 reads, 0 writes).
//  Total number of added primary input controls 2 (1 clocks, 0 sets , 1 resets, 0 reads, 0 writes).
//  ---------------------------------------------------------------------------
//  Warning: Flattened model deleted.
//  command: check_design_rules 
//  Warning: Rule FN1 violation occurs 2 times
//  Warning: Rule FN4 violation occurs 6 times
//  Flattening process completed, cell instances=19, gates=60, PIs=4, POs=5, CPU time=0.00 sec.
//  ---------------------------------------------------------------------------
//  Begin circuit learning analyses.
//  --------------------------------
//  Learning completed, CPU time=0.00 sec.
//  ---------------------------------------------------------------------------
//  Begin scan chain identification process, memory elements = 6,
//  sequential library cells = 6.
//  ---------------------------------------------------------------------------
//  ---------------------------------------------------------------------------
//  Begin scannability rules checking for 6 sequential library cells.
//  ---------------------------------------------------------------------------
//  6 sequential library cells identified as scannable.
//  ---------------------------------------------------------------------------
//  Begin scan clock rules checking.
//  ---------------------------------------------------------------------------
//  2 scan clock/set/reset lines have been identified.
//  All scan clocks successfully passed off-state check.
//  6 sequential cells passed clock stability checking.
//  ---------------------------------------------------------------------------
//  Begin shift register identification for 6 sequential library cells.
//  ---------------------------------------------------------------------------
//  No shift registers identified.
//  Number of targeted sequential library cells = 6
//  Warning: The tool may require a shift-capture clock during insertion, 
//           but no 'shift_capture_clock' DFT signal was identified 
//           and no TCLK source was specified using the command 'set_scan_signals -tclk'.
//  Note: The system clock 'mc_rb_ef1_sclk_i' will be used as the shift-capture clock, if needed.
//  command: set_scan_insertion_options -si_port_format "SI_%d"
//  command: set_scan_insertion_options -so_port_format "SO_%d"
//  command: add_scan_mode int_mode -type internal -chain_length 6  -chain_count 1 -single_power_domain_chains on
{int_mode}
//  command: analyze_scan_chains 
//  Chain allocation of 'int_mode' mode completed:
//         1 distributed chain of size 6
//  command: report_scan_elements > ../Reports/S_ele.rpt
//  command: report_scan_enable > ../Reports/S_enable.rpt
//  command: report_scan_cells > ../Reports/S_cells.rpt
//  command: report_scan_chains > ../Reports/S_chains.rpt
//  command: insert_test_logic -verbose
=============================
Test Logic Insertion Summary:
=============================

  Structural Data:
  ----------------
                           Added top-level port count:           3
                                 Added instance count:           2

  Logical Data:
  -------------
                           Added retiming logic count:           1
                    Added scan chain count (int_mode):           1

//  Warning: Flattened model deleted.
//  command: write_design -output_file ../Netlist/S_Nan_net.v
//  command: set_system_mode setup
//  command: open_visualizer 
//  Note: Tessent Visualizer client successfully started and connected to the server.
//  command: exit 
