TimeQuest Timing Analyzer report for rotate_leds
Mon May 27 10:55:00 2013
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'KEY[3]'
 12. Slow 1200mV 85C Model Setup: 'KEY[2]'
 13. Slow 1200mV 85C Model Hold: 'KEY[2]'
 14. Slow 1200mV 85C Model Hold: 'KEY[3]'
 15. Slow 1200mV 85C Model Recovery: 'KEY[2]'
 16. Slow 1200mV 85C Model Removal: 'KEY[2]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[2]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[3]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'KEY[3]'
 31. Slow 1200mV 0C Model Setup: 'KEY[2]'
 32. Slow 1200mV 0C Model Hold: 'KEY[2]'
 33. Slow 1200mV 0C Model Hold: 'KEY[3]'
 34. Slow 1200mV 0C Model Recovery: 'KEY[2]'
 35. Slow 1200mV 0C Model Removal: 'KEY[2]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[2]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[3]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Slow 1200mV 0C Model Metastability Report
 43. Fast 1200mV 0C Model Setup Summary
 44. Fast 1200mV 0C Model Hold Summary
 45. Fast 1200mV 0C Model Recovery Summary
 46. Fast 1200mV 0C Model Removal Summary
 47. Fast 1200mV 0C Model Minimum Pulse Width Summary
 48. Fast 1200mV 0C Model Setup: 'KEY[3]'
 49. Fast 1200mV 0C Model Setup: 'KEY[2]'
 50. Fast 1200mV 0C Model Hold: 'KEY[2]'
 51. Fast 1200mV 0C Model Hold: 'KEY[3]'
 52. Fast 1200mV 0C Model Recovery: 'KEY[2]'
 53. Fast 1200mV 0C Model Removal: 'KEY[2]'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[2]'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[3]'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Fast 1200mV 0C Model Metastability Report
 61. Multicorner Timing Analysis Summary
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Board Trace Model Assignments
 67. Input Transition Times
 68. Signal Integrity Metrics (Slow 1200mv 0c Model)
 69. Signal Integrity Metrics (Slow 1200mv 85c Model)
 70. Signal Integrity Metrics (Fast 1200mv 0c Model)
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; rotate_leds                                                     ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[2]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[2] } ;
; KEY[3]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[3] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 224.52 MHz ; 224.52 MHz      ; KEY[3]     ;                                                               ;
; 520.56 MHz ; 250.0 MHz       ; KEY[2]     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; KEY[3] ; -2.402 ; -35.475           ;
; KEY[2] ; -0.921 ; -11.569           ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; KEY[2] ; -0.375 ; -0.375           ;
; KEY[3] ; 0.037  ; 0.000            ;
+--------+--------+------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[2] ; -0.116 ; -0.507               ;
+--------+--------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; KEY[2] ; -0.180 ; -1.125              ;
+--------+--------+---------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; KEY[2] ; -3.000 ; -26.130                         ;
; KEY[3] ; -3.000 ; -3.000                          ;
+--------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'KEY[3]'                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.402 ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.516     ; 1.080      ;
; -2.326 ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.728     ; 1.091      ;
; -2.214 ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.166     ; 1.373      ;
; -2.150 ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.603     ; 1.210      ;
; -2.147 ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.602     ; 1.208      ;
; -2.101 ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.516     ; 1.079      ;
; -2.097 ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.515     ; 1.077      ;
; -2.063 ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.522     ; 1.208      ;
; -2.062 ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.520     ; 1.207      ;
; -2.057 ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.517     ; 1.205      ;
; -2.039 ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.289     ; 1.081      ;
; -1.908 ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.288     ; 1.089      ;
; -1.898 ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.290     ; 1.078      ;
; -1.727 ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.029      ; 1.117      ;
; -1.664 ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.124     ; 1.207      ;
; -1.657 ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.118     ; 1.204      ;
; -1.580 ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.027      ; 1.107      ;
; -1.569 ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.021     ; 1.211      ;
; -1.564 ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.017     ; 1.210      ;
; -1.557 ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.016     ; 1.204      ;
; -1.425 ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.288      ; 1.068      ;
; -1.364 ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.343      ; 0.931      ;
; -1.279 ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.127      ; 0.905      ;
; -1.255 ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.151      ; 0.931      ;
; -1.244 ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.150      ; 0.918      ;
; -1.235 ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.334      ; 1.266      ;
; -1.231 ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.340      ; 1.264      ;
; -1.219 ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.334      ; 1.248      ;
; -1.151 ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.424      ; 1.098      ;
; -1.079 ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.316      ; 1.092      ;
; -1.073 ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.325      ; 1.093      ;
; -1.045 ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.327      ; 1.067      ;
; -1.031 ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.343      ; 1.067      ;
; -1.028 ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.549      ; 1.270      ;
; -1.026 ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.346      ; 1.065      ;
; -0.978 ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.551      ; 1.222      ;
; -0.582 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 0.500        ; 1.857      ; 1.962      ;
; -0.159 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 1.000        ; 1.857      ; 2.039      ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'KEY[2]'                                                                                                                                                    ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.921 ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.152     ; 1.787      ;
; -0.874 ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.074     ; 1.818      ;
; -0.846 ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.815      ;
; -0.778 ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.223     ; 1.573      ;
; -0.775 ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.107     ; 1.686      ;
; -0.742 ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.711      ;
; -0.742 ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.256     ; 1.504      ;
; -0.578 ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.328      ; 1.924      ;
; -0.577 ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.546      ;
; -0.538 ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.507      ;
; -0.535 ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.504      ;
; -0.535 ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.504      ;
; -0.535 ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.504      ;
; -0.535 ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.504      ;
; -0.533 ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.502      ;
; -0.530 ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.047     ; 1.501      ;
; -0.499 ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.049     ; 1.468      ;
; -0.496 ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.047     ; 1.467      ;
; -0.494 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.104      ; 3.086      ;
; -0.408 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.182      ; 3.078      ;
; -0.402 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.182      ; 3.072      ;
; -0.358 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.358      ; 3.204      ;
; -0.357 ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.221      ; 1.566      ;
; -0.356 ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.287      ; 1.631      ;
; -0.355 ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.220      ; 1.563      ;
; -0.340 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.358      ; 3.186      ;
; -0.304 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.503      ; 3.295      ;
; -0.283 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.104      ; 2.875      ;
; -0.278 ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.276      ; 1.542      ;
; -0.256 ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.674      ; 1.918      ;
; -0.253 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.104      ; 2.845      ;
; -0.246 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.496      ; 3.230      ;
; -0.227 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.503      ; 3.218      ;
; -0.210 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.483      ; 3.181      ;
; -0.198 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.496      ; 3.182      ;
; -0.196 ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.363      ; 1.547      ;
; -0.193 ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.369      ; 1.550      ;
; -0.193 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.182      ; 2.863      ;
; -0.187 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.496      ; 3.171      ;
; -0.168 ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.426      ; 1.582      ;
; -0.143 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.503      ; 3.134      ;
; -0.140 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.358      ; 2.986      ;
; -0.116 ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.564      ; 1.668      ;
; -0.103 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.483      ; 3.074      ;
; -0.101 ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.274      ; 1.363      ;
; -0.095 ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.221      ; 1.304      ;
; -0.085 ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.274      ; 1.347      ;
; -0.069 ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.365      ; 1.422      ;
; -0.040 ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.276      ; 1.304      ;
; 0.015  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.220      ; 1.193      ;
; 0.020  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.063      ; 2.031      ;
; 0.028  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.564      ; 1.524      ;
; 0.029  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.736      ; 1.695      ;
; 0.038  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.723      ; 1.673      ;
; 0.057  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.318      ; 1.249      ;
; 0.069  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.369      ; 1.288      ;
; 0.079  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.275      ; 1.184      ;
; 0.083  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.742      ; 1.647      ;
; 0.085  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.757      ; 1.660      ;
; 0.087  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.050      ; 1.951      ;
; 0.089  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.742      ; 1.641      ;
; 0.108  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.051      ; 1.931      ;
; 0.109  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.564      ; 1.443      ;
; 0.122  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.142      ; 1.008      ;
; 0.126  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.104      ; 2.966      ;
; 0.137  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.051      ; 1.902      ;
; 0.146  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.743      ; 1.585      ;
; 0.154  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.757      ; 1.591      ;
; 0.157  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.363      ; 1.194      ;
; 0.163  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.736      ; 1.561      ;
; 0.178  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.050      ; 1.860      ;
; 0.240  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.358      ; 3.106      ;
; 0.242  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.358      ; 3.104      ;
; 0.251  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.182      ; 2.919      ;
; 0.258  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.182      ; 2.912      ;
; 0.282  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.503      ; 3.209      ;
; 0.308  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.496      ; 3.176      ;
; 0.310  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.483      ; 2.661      ;
; 0.318  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.050      ; 1.720      ;
; 0.324  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.104      ; 2.768      ;
; 0.343  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.182      ; 2.827      ;
; 0.349  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.104      ; 2.743      ;
; 0.366  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.503      ; 3.125      ;
; 0.371  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.496      ; 3.113      ;
; 0.376  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.496      ; 3.108      ;
; 0.383  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.483      ; 3.088      ;
; 0.443  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.503      ; 3.048      ;
; 0.464  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.358      ; 2.882      ;
; 0.468  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.483      ; 3.003      ;
; 0.889  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.483      ; 2.582      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'KEY[2]'                                                                                                                                                     ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.375 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.585      ; 2.426      ;
; 0.019  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.585      ; 2.820      ;
; 0.041  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.455      ; 2.712      ;
; 0.043  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.605      ; 2.864      ;
; 0.089  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.585      ; 2.890      ;
; 0.105  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.189      ; 1.510      ;
; 0.107  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.598      ; 2.921      ;
; 0.109  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.190      ; 2.515      ;
; 0.122  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.605      ; 2.943      ;
; 0.130  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.455      ; 2.801      ;
; 0.130  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.271      ; 2.617      ;
; 0.138  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.455      ; 2.809      ;
; 0.141  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.598      ; 2.955      ;
; 0.144  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.271      ; 2.631      ;
; 0.166  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.271      ; 2.653      ;
; 0.197  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.605      ; 3.018      ;
; 0.203  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.598      ; 3.017      ;
; 0.218  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.190      ; 2.624      ;
; 0.228  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.585      ; 2.529      ;
; 0.288  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.190      ; 2.694      ;
; 0.299  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.189      ; 1.704      ;
; 0.332  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.190      ; 1.738      ;
; 0.333  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.190      ; 1.739      ;
; 0.335  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.888      ; 1.439      ;
; 0.341  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.909      ; 1.466      ;
; 0.347  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.894      ; 1.457      ;
; 0.350  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.189      ; 1.755      ;
; 0.355  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.895      ; 1.466      ;
; 0.360  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.505      ; 1.081      ;
; 0.375  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.909      ; 1.500      ;
; 0.376  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.414      ; 1.006      ;
; 0.383  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.722      ; 1.321      ;
; 0.400  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.894      ; 1.510      ;
; 0.416  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.888      ; 1.520      ;
; 0.420  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.292      ; 0.928      ;
; 0.431  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.202      ; 1.849      ;
; 0.432  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.476      ; 1.124      ;
; 0.449  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.510      ; 1.175      ;
; 0.458  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.875      ; 1.549      ;
; 0.464  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.722      ; 1.402      ;
; 0.478  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.381      ; 1.075      ;
; 0.482  ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.507      ; 1.205      ;
; 0.518  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.585      ; 2.819      ;
; 0.526  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.413      ; 1.155      ;
; 0.537  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.505      ; 1.258      ;
; 0.538  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.415      ; 1.169      ;
; 0.540  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.722      ; 1.478      ;
; 0.556  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.510      ; 1.282      ;
; 0.561  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.413      ; 1.190      ;
; 0.567  ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.382      ; 1.165      ;
; 0.573  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.605      ; 2.894      ;
; 0.600  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.455      ; 2.771      ;
; 0.609  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.579      ; 1.404      ;
; 0.627  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.598      ; 2.941      ;
; 0.631  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.585      ; 2.932      ;
; 0.636  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.415      ; 1.267      ;
; 0.656  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.605      ; 2.977      ;
; 0.663  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.381      ; 1.260      ;
; 0.665  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.829      ; 1.710      ;
; 0.677  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.190      ; 2.583      ;
; 0.678  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.271      ; 2.665      ;
; 0.679  ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.382      ; 1.277      ;
; 0.698  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.598      ; 3.012      ;
; 0.709  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.455      ; 2.880      ;
; 0.727  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.455      ; 2.898      ;
; 0.751  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.598      ; 3.065      ;
; 0.779  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.271      ; 2.766      ;
; 0.791  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.271      ; 2.778      ;
; 0.818  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.190      ; 2.724      ;
; 0.820  ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.426      ; 1.462      ;
; 0.821  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.605      ; 3.142      ;
; 0.871  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.190      ; 2.777      ;
; 1.019  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.254      ;
; 1.021  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.256      ;
; 1.024  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.259      ;
; 1.030  ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.265      ;
; 1.032  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.267      ;
; 1.037  ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.486      ; 1.709      ;
; 1.063  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.298      ;
; 1.065  ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.047      ; 1.298      ;
; 1.103  ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.047      ; 1.336      ;
; 1.103  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.338      ;
; 1.112  ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.347      ;
; 1.248  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.058     ; 1.376      ;
; 1.251  ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.067      ; 1.504      ;
; 1.276  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.511      ;
; 1.282  ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.049      ; 1.517      ;
; 1.284  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.104     ; 1.366      ;
; 1.350  ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.100      ; 1.636      ;
; 1.424  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.007     ; 1.603      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'KEY[3]'                                                                                                                                           ;
+-------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.037 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 0.000        ; 1.933      ; 1.970      ;
; 0.446 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; -0.500       ; 1.933      ; 1.879      ;
; 0.873 ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.478      ; 0.851      ;
; 0.926 ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.537      ; 0.963      ;
; 0.959 ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.669      ; 1.128      ;
; 0.981 ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.488      ; 0.969      ;
; 0.987 ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.484      ; 0.971      ;
; 1.003 ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.469      ; 0.972      ;
; 1.008 ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.667      ; 1.175      ;
; 1.030 ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.467      ; 0.997      ;
; 1.038 ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.458      ; 0.996      ;
; 1.051 ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.291      ; 0.842      ;
; 1.058 ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.292      ; 0.850      ;
; 1.062 ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.446      ; 1.008      ;
; 1.074 ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.252      ; 0.826      ;
; 1.117 ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.482      ; 1.099      ;
; 1.128 ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.481      ; 1.109      ;
; 1.132 ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.480      ; 1.112      ;
; 1.292 ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.155      ; 0.947      ;
; 1.318 ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.156      ; 0.974      ;
; 1.409 ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.159      ; 1.098      ;
; 1.413 ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.157      ; 1.100      ;
; 1.420 ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.153      ; 1.103      ;
; 1.501 ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.066      ; 1.097      ;
; 1.511 ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.059      ; 1.100      ;
; 1.555 ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.129     ; 0.956      ;
; 1.558 ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.129     ; 0.959      ;
; 1.565 ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.127     ; 0.968      ;
; 1.671 ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.028      ; 1.229      ;
; 1.753 ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.328     ; 0.955      ;
; 1.755 ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.329     ; 0.956      ;
; 1.756 ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.329     ; 0.957      ;
; 1.891 ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.323     ; 1.098      ;
; 1.896 ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.326     ; 1.100      ;
; 1.899 ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.328     ; 1.101      ;
; 1.989 ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.419     ; 1.100      ;
; 1.990 ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.550     ; 0.970      ;
; 1.992 ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.420     ; 1.102      ;
+-------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'KEY[2]'                                                                                                       ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.116 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.104      ; 2.708      ;
; -0.116 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.104      ; 2.708      ;
; -0.116 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.104      ; 2.708      ;
; -0.041 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.496      ; 3.025      ;
; -0.041 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.496      ; 3.025      ;
; -0.041 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.496      ; 3.025      ;
; -0.012 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.358      ; 2.858      ;
; -0.012 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.358      ; 2.858      ;
; -0.012 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.358      ; 2.858      ;
; 0.067  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.182      ; 2.603      ;
; 0.067  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.182      ; 2.603      ;
; 0.067  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.182      ; 2.603      ;
; 0.122  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.483      ; 2.849      ;
; 0.122  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.483      ; 2.849      ;
; 0.122  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.483      ; 2.849      ;
; 0.154  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.503      ; 2.837      ;
; 0.154  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.503      ; 2.837      ;
; 0.154  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.503      ; 2.837      ;
; 0.476  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.496      ; 3.008      ;
; 0.476  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.496      ; 3.008      ;
; 0.476  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.496      ; 3.008      ;
; 0.476  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.104      ; 2.616      ;
; 0.476  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.104      ; 2.616      ;
; 0.476  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.104      ; 2.616      ;
; 0.542  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.358      ; 2.804      ;
; 0.542  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.358      ; 2.804      ;
; 0.542  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.358      ; 2.804      ;
; 0.627  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.483      ; 2.844      ;
; 0.627  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.483      ; 2.844      ;
; 0.627  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.483      ; 2.844      ;
; 0.637  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.182      ; 2.533      ;
; 0.637  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.182      ; 2.533      ;
; 0.637  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.182      ; 2.533      ;
; 0.709  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.503      ; 2.782      ;
; 0.709  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.503      ; 2.782      ;
; 0.709  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.503      ; 2.782      ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'KEY[2]'                                                                                                        ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.180 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.605      ; 2.641      ;
; -0.180 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.605      ; 2.641      ;
; -0.180 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.605      ; 2.641      ;
; -0.101 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.585      ; 2.700      ;
; -0.101 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.585      ; 2.700      ;
; -0.101 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.585      ; 2.700      ;
; -0.085 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.271      ; 2.402      ;
; -0.085 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.271      ; 2.402      ;
; -0.085 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.271      ; 2.402      ;
; -0.009 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.455      ; 2.662      ;
; -0.009 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.455      ; 2.662      ;
; -0.009 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.455      ; 2.662      ;
; 0.044  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.598      ; 2.858      ;
; 0.044  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.598      ; 2.858      ;
; 0.044  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.598      ; 2.858      ;
; 0.075  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.190      ; 2.481      ;
; 0.075  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.190      ; 2.481      ;
; 0.075  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.190      ; 2.481      ;
; 0.382  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.605      ; 2.703      ;
; 0.382  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.605      ; 2.703      ;
; 0.382  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.605      ; 2.703      ;
; 0.414  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.585      ; 2.715      ;
; 0.414  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.585      ; 2.715      ;
; 0.414  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.585      ; 2.715      ;
; 0.492  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.271      ; 2.479      ;
; 0.492  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.271      ; 2.479      ;
; 0.492  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.271      ; 2.479      ;
; 0.553  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.455      ; 2.724      ;
; 0.553  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.455      ; 2.724      ;
; 0.553  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.455      ; 2.724      ;
; 0.570  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.598      ; 2.884      ;
; 0.570  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.598      ; 2.884      ;
; 0.570  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.598      ; 2.884      ;
; 0.673  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.190      ; 2.579      ;
; 0.673  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.190      ; 2.579      ;
; 0.673  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.190      ; 2.579      ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[2]'                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ;
; 0.251  ; 0.439        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ;
; 0.276  ; 0.464        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ;
; 0.276  ; 0.464        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ;
; 0.276  ; 0.464        ; 0.188          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ;
; 0.315  ; 0.535        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ;
; 0.315  ; 0.535        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ;
; 0.315  ; 0.535        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ;
; 0.327  ; 0.547        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ;
; 0.341  ; 0.561        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ;
; 0.341  ; 0.561        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ;
; 0.341  ; 0.561        ; 0.220          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; KEY[2]~input|o                                      ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[10]~_emulated|clk             ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[11]~_emulated|clk             ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[12]~_emulated|clk             ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[7]~_emulated|clk              ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[8]~_emulated|clk              ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[9]~_emulated|clk              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[1]~_emulated|clk              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[2]~_emulated|clk              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[3]~_emulated|clk              ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[13]~_emulated|clk             ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[14]~_emulated|clk             ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[15]~_emulated|clk             ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[0]~_emulated|clk              ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[16]~_emulated|clk             ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[17]~_emulated|clk             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[4]~_emulated|clk              ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[5]~_emulated|clk              ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[6]~_emulated|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; KEY[2]~input|i                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; KEY[2]~input|i                                      ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[4]~_emulated|clk              ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[5]~_emulated|clk              ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[6]~_emulated|clk              ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[0]~_emulated|clk              ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[16]~_emulated|clk             ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[17]~_emulated|clk             ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[13]~_emulated|clk             ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[14]~_emulated|clk             ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[15]~_emulated|clk             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[1]~_emulated|clk              ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[2]~_emulated|clk              ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[3]~_emulated|clk              ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[7]~_emulated|clk              ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[8]~_emulated|clk              ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[9]~_emulated|clk              ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[10]~_emulated|clk             ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[11]~_emulated|clk             ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[12]~_emulated|clk             ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; KEY[2]~input|o                                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[3]'                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[3] ; Rise       ; KEY[3]                                          ;
; 0.368  ; 0.368        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[7]       ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[7]|dataa                 ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[9]|dataa                 ;
; 0.369  ; 0.369        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[8]       ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[8]|dataa                 ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~latch  ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~latch  ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~latch  ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[13]      ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[14]      ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[15]      ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[13]|dataa                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[14]|dataa                ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[15]|dataa                ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~latch ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~latch ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~latch ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[7]~latch|datad            ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[9]~latch|datad            ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[8]~latch|datad            ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~latch ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~latch ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~latch ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[3]~latch|datac            ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|o                                  ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[1]~latch|datac            ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[10]|datab                ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[11]|datab                ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[13]~latch|datad           ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[14]~latch|datad           ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[15]~latch|datad           ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~latch  ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~latch  ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[12]|datab                ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~latch ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~latch ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[3]|datab                 ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[1]|datab                 ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[2]|datab                 ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~latch  ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[9]       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~latch  ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[1]       ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[3]       ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[2]       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[11]~latch|datad           ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[12]~latch|datad           ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[10]~latch|datad           ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[10]      ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[11]      ;
; 0.405  ; 0.405        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[12]      ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[0]~latch|datad            ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[2]~latch|datad            ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[16]~latch|datad           ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[17]~latch|datad           ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~latch  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[5]|datac                 ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[4]|datac                 ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[6]|datac                 ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[4]~latch|datac            ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[5]~latch|datac            ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[5]       ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[4]       ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[6]       ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~latch  ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~latch  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[17]|datab                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[6]~latch|datad            ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[0]|datab                 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[16]|datab                ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[17]      ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[0]       ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[16]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|i                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|i                                  ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[0]       ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[16]      ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[17]      ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[0]|datab                 ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[16]|datab                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[6]~latch|datad            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[17]|datab                ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~latch  ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~latch  ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[4]       ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[5]       ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[6]       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[5]~latch|datac            ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[4]|datac                 ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[5]|datac                 ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[6]|datac                 ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[4]~latch|datac            ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~latch  ;
; 0.585  ; 0.585        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[12]      ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[10]      ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[11]      ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[16]~latch|datad           ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[17]~latch|datad           ;
; 0.592  ; 0.592        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[1]       ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[2]     ; 0.844 ; 0.964 ; Rise       ; KEY[2]          ;
;  KEY[3]   ; KEY[2]     ; 0.844 ; 0.964 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[2]     ; 4.751 ; 5.187 ; Rise       ; KEY[2]          ;
;  SW[0]    ; KEY[2]     ; 4.046 ; 4.423 ; Rise       ; KEY[2]          ;
;  SW[1]    ; KEY[2]     ; 3.535 ; 3.937 ; Rise       ; KEY[2]          ;
;  SW[2]    ; KEY[2]     ; 3.527 ; 3.925 ; Rise       ; KEY[2]          ;
;  SW[3]    ; KEY[2]     ; 3.768 ; 4.088 ; Rise       ; KEY[2]          ;
;  SW[4]    ; KEY[2]     ; 3.643 ; 4.027 ; Rise       ; KEY[2]          ;
;  SW[5]    ; KEY[2]     ; 3.442 ; 3.872 ; Rise       ; KEY[2]          ;
;  SW[6]    ; KEY[2]     ; 3.407 ; 3.812 ; Rise       ; KEY[2]          ;
;  SW[7]    ; KEY[2]     ; 4.342 ; 4.740 ; Rise       ; KEY[2]          ;
;  SW[8]    ; KEY[2]     ; 3.917 ; 4.331 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; 4.006 ; 4.394 ; Rise       ; KEY[2]          ;
;  SW[10]   ; KEY[2]     ; 4.751 ; 5.187 ; Rise       ; KEY[2]          ;
;  SW[11]   ; KEY[2]     ; 3.955 ; 4.347 ; Rise       ; KEY[2]          ;
;  SW[12]   ; KEY[2]     ; 3.738 ; 4.114 ; Rise       ; KEY[2]          ;
;  SW[13]   ; KEY[2]     ; 3.205 ; 3.602 ; Rise       ; KEY[2]          ;
;  SW[14]   ; KEY[2]     ; 3.578 ; 3.987 ; Rise       ; KEY[2]          ;
;  SW[15]   ; KEY[2]     ; 3.596 ; 3.983 ; Rise       ; KEY[2]          ;
;  SW[16]   ; KEY[2]     ; 3.699 ; 4.034 ; Rise       ; KEY[2]          ;
;  SW[17]   ; KEY[2]     ; 3.915 ; 4.271 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[3]     ; 5.036 ; 5.434 ; Rise       ; KEY[3]          ;
;  SW[0]    ; KEY[3]     ; 4.554 ; 4.923 ; Rise       ; KEY[3]          ;
;  SW[1]    ; KEY[3]     ; 4.693 ; 5.096 ; Rise       ; KEY[3]          ;
;  SW[2]    ; KEY[3]     ; 4.303 ; 4.680 ; Rise       ; KEY[3]          ;
;  SW[3]    ; KEY[3]     ; 4.440 ; 4.810 ; Rise       ; KEY[3]          ;
;  SW[4]    ; KEY[3]     ; 4.064 ; 4.417 ; Rise       ; KEY[3]          ;
;  SW[5]    ; KEY[3]     ; 4.284 ; 4.685 ; Rise       ; KEY[3]          ;
;  SW[6]    ; KEY[3]     ; 3.976 ; 4.377 ; Rise       ; KEY[3]          ;
;  SW[7]    ; KEY[3]     ; 4.760 ; 5.184 ; Rise       ; KEY[3]          ;
;  SW[8]    ; KEY[3]     ; 4.574 ; 4.993 ; Rise       ; KEY[3]          ;
;  SW[9]    ; KEY[3]     ; 3.888 ; 4.303 ; Rise       ; KEY[3]          ;
;  SW[10]   ; KEY[3]     ; 5.036 ; 5.434 ; Rise       ; KEY[3]          ;
;  SW[11]   ; KEY[3]     ; 4.650 ; 5.045 ; Rise       ; KEY[3]          ;
;  SW[12]   ; KEY[3]     ; 4.112 ; 4.523 ; Rise       ; KEY[3]          ;
;  SW[13]   ; KEY[3]     ; 4.157 ; 4.551 ; Rise       ; KEY[3]          ;
;  SW[14]   ; KEY[3]     ; 4.502 ; 4.908 ; Rise       ; KEY[3]          ;
;  SW[15]   ; KEY[3]     ; 4.153 ; 4.570 ; Rise       ; KEY[3]          ;
;  SW[16]   ; KEY[3]     ; 4.843 ; 5.233 ; Rise       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; 4.678 ; 5.021 ; Rise       ; KEY[3]          ;
; KEY[*]    ; KEY[3]     ; 1.082 ; 1.159 ; Fall       ; KEY[3]          ;
;  KEY[3]   ; KEY[3]     ; 1.082 ; 1.159 ; Fall       ; KEY[3]          ;
; SW[*]     ; KEY[3]     ; 4.916 ; 5.270 ; Fall       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; 4.916 ; 5.270 ; Fall       ; KEY[3]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[2]     ; 0.345  ; 0.242  ; Rise       ; KEY[2]          ;
;  KEY[3]   ; KEY[2]     ; 0.345  ; 0.242  ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[2]     ; -2.703 ; -3.059 ; Rise       ; KEY[2]          ;
;  SW[0]    ; KEY[2]     ; -3.440 ; -3.760 ; Rise       ; KEY[2]          ;
;  SW[1]    ; KEY[2]     ; -3.022 ; -3.383 ; Rise       ; KEY[2]          ;
;  SW[2]    ; KEY[2]     ; -2.940 ; -3.282 ; Rise       ; KEY[2]          ;
;  SW[3]    ; KEY[2]     ; -3.254 ; -3.556 ; Rise       ; KEY[2]          ;
;  SW[4]    ; KEY[2]     ; -3.040 ; -3.415 ; Rise       ; KEY[2]          ;
;  SW[5]    ; KEY[2]     ; -2.847 ; -3.266 ; Rise       ; KEY[2]          ;
;  SW[6]    ; KEY[2]     ; -2.869 ; -3.229 ; Rise       ; KEY[2]          ;
;  SW[7]    ; KEY[2]     ; -3.727 ; -4.115 ; Rise       ; KEY[2]          ;
;  SW[8]    ; KEY[2]     ; -3.325 ; -3.716 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; -3.472 ; -3.818 ; Rise       ; KEY[2]          ;
;  SW[10]   ; KEY[2]     ; -4.050 ; -4.461 ; Rise       ; KEY[2]          ;
;  SW[11]   ; KEY[2]     ; -3.367 ; -3.735 ; Rise       ; KEY[2]          ;
;  SW[12]   ; KEY[2]     ; -3.138 ; -3.481 ; Rise       ; KEY[2]          ;
;  SW[13]   ; KEY[2]     ; -2.703 ; -3.059 ; Rise       ; KEY[2]          ;
;  SW[14]   ; KEY[2]     ; -3.060 ; -3.428 ; Rise       ; KEY[2]          ;
;  SW[15]   ; KEY[2]     ; -3.021 ; -3.367 ; Rise       ; KEY[2]          ;
;  SW[16]   ; KEY[2]     ; -3.121 ; -3.417 ; Rise       ; KEY[2]          ;
;  SW[17]   ; KEY[2]     ; -3.309 ; -3.611 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[3]     ; -2.824 ; -3.198 ; Rise       ; KEY[3]          ;
;  SW[0]    ; KEY[3]     ; -3.467 ; -3.801 ; Rise       ; KEY[3]          ;
;  SW[1]    ; KEY[3]     ; -3.265 ; -3.636 ; Rise       ; KEY[3]          ;
;  SW[2]    ; KEY[3]     ; -3.298 ; -3.641 ; Rise       ; KEY[3]          ;
;  SW[3]    ; KEY[3]     ; -3.251 ; -3.595 ; Rise       ; KEY[3]          ;
;  SW[4]    ; KEY[3]     ; -3.013 ; -3.336 ; Rise       ; KEY[3]          ;
;  SW[5]    ; KEY[3]     ; -2.824 ; -3.198 ; Rise       ; KEY[3]          ;
;  SW[6]    ; KEY[3]     ; -2.985 ; -3.350 ; Rise       ; KEY[3]          ;
;  SW[7]    ; KEY[3]     ; -3.456 ; -3.844 ; Rise       ; KEY[3]          ;
;  SW[8]    ; KEY[3]     ; -3.456 ; -3.839 ; Rise       ; KEY[3]          ;
;  SW[9]    ; KEY[3]     ; -2.919 ; -3.292 ; Rise       ; KEY[3]          ;
;  SW[10]   ; KEY[3]     ; -4.017 ; -4.380 ; Rise       ; KEY[3]          ;
;  SW[11]   ; KEY[3]     ; -3.399 ; -3.758 ; Rise       ; KEY[3]          ;
;  SW[12]   ; KEY[3]     ; -3.007 ; -3.381 ; Rise       ; KEY[3]          ;
;  SW[13]   ; KEY[3]     ; -3.180 ; -3.538 ; Rise       ; KEY[3]          ;
;  SW[14]   ; KEY[3]     ; -3.491 ; -3.856 ; Rise       ; KEY[3]          ;
;  SW[15]   ; KEY[3]     ; -3.153 ; -3.533 ; Rise       ; KEY[3]          ;
;  SW[16]   ; KEY[3]     ; -3.718 ; -4.067 ; Rise       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; -3.622 ; -3.953 ; Rise       ; KEY[3]          ;
; KEY[*]    ; KEY[3]     ; 0.054  ; -0.037 ; Fall       ; KEY[3]          ;
;  KEY[3]   ; KEY[3]     ; 0.054  ; -0.037 ; Fall       ; KEY[3]          ;
; SW[*]     ; KEY[3]     ; -3.579 ; -3.902 ; Fall       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; -3.579 ; -3.902 ; Fall       ; KEY[3]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[3]     ; 11.574 ; 11.575 ; Fall       ; KEY[3]          ;
;  LEDR[0]  ; KEY[3]     ; 7.782  ; 7.844  ; Fall       ; KEY[3]          ;
;  LEDR[1]  ; KEY[3]     ; 9.397  ; 9.359  ; Fall       ; KEY[3]          ;
;  LEDR[2]  ; KEY[3]     ; 9.261  ; 9.144  ; Fall       ; KEY[3]          ;
;  LEDR[3]  ; KEY[3]     ; 8.586  ; 8.649  ; Fall       ; KEY[3]          ;
;  LEDR[4]  ; KEY[3]     ; 8.075  ; 8.123  ; Fall       ; KEY[3]          ;
;  LEDR[5]  ; KEY[3]     ; 8.292  ; 8.304  ; Fall       ; KEY[3]          ;
;  LEDR[6]  ; KEY[3]     ; 8.874  ; 8.916  ; Fall       ; KEY[3]          ;
;  LEDR[7]  ; KEY[3]     ; 9.542  ; 9.524  ; Fall       ; KEY[3]          ;
;  LEDR[8]  ; KEY[3]     ; 10.281 ; 10.137 ; Fall       ; KEY[3]          ;
;  LEDR[9]  ; KEY[3]     ; 11.226 ; 11.228 ; Fall       ; KEY[3]          ;
;  LEDR[10] ; KEY[3]     ; 9.069  ; 9.039  ; Fall       ; KEY[3]          ;
;  LEDR[11] ; KEY[3]     ; 7.897  ; 7.964  ; Fall       ; KEY[3]          ;
;  LEDR[12] ; KEY[3]     ; 10.422 ; 10.266 ; Fall       ; KEY[3]          ;
;  LEDR[13] ; KEY[3]     ; 11.200 ; 11.174 ; Fall       ; KEY[3]          ;
;  LEDR[14] ; KEY[3]     ; 8.186  ; 8.270  ; Fall       ; KEY[3]          ;
;  LEDR[15] ; KEY[3]     ; 11.574 ; 11.575 ; Fall       ; KEY[3]          ;
;  LEDR[16] ; KEY[3]     ; 7.378  ; 7.440  ; Fall       ; KEY[3]          ;
;  LEDR[17] ; KEY[3]     ; 8.088  ; 8.119  ; Fall       ; KEY[3]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[3]     ; 7.110  ; 7.167  ; Fall       ; KEY[3]          ;
;  LEDR[0]  ; KEY[3]     ; 7.501  ; 7.559  ; Fall       ; KEY[3]          ;
;  LEDR[1]  ; KEY[3]     ; 9.049  ; 9.011  ; Fall       ; KEY[3]          ;
;  LEDR[2]  ; KEY[3]     ; 8.918  ; 8.804  ; Fall       ; KEY[3]          ;
;  LEDR[3]  ; KEY[3]     ; 8.270  ; 8.329  ; Fall       ; KEY[3]          ;
;  LEDR[4]  ; KEY[3]     ; 7.803  ; 7.848  ; Fall       ; KEY[3]          ;
;  LEDR[5]  ; KEY[3]     ; 8.013  ; 8.022  ; Fall       ; KEY[3]          ;
;  LEDR[6]  ; KEY[3]     ; 8.572  ; 8.610  ; Fall       ; KEY[3]          ;
;  LEDR[7]  ; KEY[3]     ; 9.182  ; 9.163  ; Fall       ; KEY[3]          ;
;  LEDR[8]  ; KEY[3]     ; 9.891  ; 9.751  ; Fall       ; KEY[3]          ;
;  LEDR[9]  ; KEY[3]     ; 10.841 ; 10.845 ; Fall       ; KEY[3]          ;
;  LEDR[10] ; KEY[3]     ; 8.734  ; 8.704  ; Fall       ; KEY[3]          ;
;  LEDR[11] ; KEY[3]     ; 7.609  ; 7.672  ; Fall       ; KEY[3]          ;
;  LEDR[12] ; KEY[3]     ; 10.034 ; 9.883  ; Fall       ; KEY[3]          ;
;  LEDR[13] ; KEY[3]     ; 10.773 ; 10.746 ; Fall       ; KEY[3]          ;
;  LEDR[14] ; KEY[3]     ; 7.881  ; 7.960  ; Fall       ; KEY[3]          ;
;  LEDR[15] ; KEY[3]     ; 11.186 ; 11.190 ; Fall       ; KEY[3]          ;
;  LEDR[16] ; KEY[3]     ; 7.110  ; 7.167  ; Fall       ; KEY[3]          ;
;  LEDR[17] ; KEY[3]     ; 7.792  ; 7.819  ; Fall       ; KEY[3]          ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 240.38 MHz ; 240.38 MHz      ; KEY[3]     ;                                                               ;
; 569.15 MHz ; 250.0 MHz       ; KEY[2]     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; KEY[3] ; -2.247 ; -32.957          ;
; KEY[2] ; -0.757 ; -9.020           ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+--------+-----------------+
; Clock  ; Slack  ; End Point TNS   ;
+--------+--------+-----------------+
; KEY[2] ; -0.376 ; -0.388          ;
; KEY[3] ; 0.052  ; 0.000           ;
+--------+--------+-----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; KEY[2] ; 0.024 ; 0.000                ;
+--------+-------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+--------+--------------------+
; Clock  ; Slack  ; End Point TNS      ;
+--------+--------+--------------------+
; KEY[2] ; -0.168 ; -1.095             ;
+--------+--------+--------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; KEY[2] ; -3.000 ; -26.130                        ;
; KEY[3] ; -3.000 ; -3.000                         ;
+--------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'KEY[3]'                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.247 ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.543     ; 0.986      ;
; -2.159 ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.739     ; 0.996      ;
; -2.031 ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.218     ; 1.244      ;
; -2.002 ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.627     ; 1.103      ;
; -1.999 ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.626     ; 1.102      ;
; -1.951 ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.543     ; 0.985      ;
; -1.949 ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.543     ; 0.983      ;
; -1.910 ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.541     ; 1.102      ;
; -1.908 ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.539     ; 1.100      ;
; -1.904 ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.536     ; 1.099      ;
; -1.888 ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.339     ; 0.987      ;
; -1.771 ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.338     ; 0.994      ;
; -1.761 ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.339     ; 0.984      ;
; -1.580 ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[3]       ; KEY[3]      ; 0.500        ; -0.045     ; 1.003      ;
; -1.546 ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.177     ; 1.101      ;
; -1.538 ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.171     ; 1.098      ;
; -1.469 ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.094     ; 1.104      ;
; -1.466 ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.091     ; 1.104      ;
; -1.458 ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[2]       ; KEY[3]      ; 0.500        ; -0.089     ; 1.098      ;
; -1.447 ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[3]       ; KEY[3]      ; 0.500        ; -0.046     ; 0.993      ;
; -1.328 ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.197      ; 0.986      ;
; -1.277 ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.251      ; 0.840      ;
; -1.182 ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.044      ; 0.817      ;
; -1.160 ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.072      ; 0.839      ;
; -1.150 ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.072      ; 0.829      ;
; -1.135 ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.242      ; 1.139      ;
; -1.130 ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.246      ; 1.135      ;
; -1.119 ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.242      ; 1.122      ;
; -1.050 ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.332      ; 0.988      ;
; -0.997 ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.227      ; 0.987      ;
; -0.990 ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.237      ; 0.988      ;
; -0.964 ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.239      ; 0.964      ;
; -0.957 ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.248      ; 0.964      ;
; -0.954 ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.251      ; 0.964      ;
; -0.951 ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.443      ; 1.152      ;
; -0.903 ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.446      ; 1.108      ;
; -0.556 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 0.500        ; 1.688      ; 1.850      ;
; -0.067 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 1.000        ; 1.688      ; 1.861      ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'KEY[2]'                                                                                                                                                     ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.757 ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.139     ; 1.637      ;
; -0.736 ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.072     ; 1.683      ;
; -0.654 ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.045     ; 1.628      ;
; -0.639 ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.200     ; 1.458      ;
; -0.627 ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.092     ; 1.554      ;
; -0.615 ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.045     ; 1.589      ;
; -0.580 ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.242     ; 1.357      ;
; -0.464 ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.297      ; 1.780      ;
; -0.459 ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.045     ; 1.433      ;
; -0.414 ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.046     ; 1.387      ;
; -0.408 ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.043     ; 1.384      ;
; -0.388 ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.045     ; 1.362      ;
; -0.387 ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.045     ; 1.361      ;
; -0.383 ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.045     ; 1.357      ;
; -0.379 ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.046     ; 1.352      ;
; -0.378 ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.043     ; 1.354      ;
; -0.376 ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.043     ; 1.352      ;
; -0.376 ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.043     ; 1.352      ;
; -0.316 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.982      ; 2.787      ;
; -0.247 ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.263      ; 1.499      ;
; -0.245 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.052      ; 2.786      ;
; -0.245 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.052      ; 2.786      ;
; -0.203 ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.206      ; 1.398      ;
; -0.202 ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.205      ; 1.396      ;
; -0.197 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.345      ; 3.031      ;
; -0.185 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.221      ; 2.895      ;
; -0.180 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.982      ; 2.651      ;
; -0.167 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.221      ; 2.877      ;
; -0.153 ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.624      ; 1.766      ;
; -0.132 ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.261      ; 1.382      ;
; -0.106 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.982      ; 2.577      ;
; -0.096 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.342      ; 2.927      ;
; -0.085 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.334      ; 2.908      ;
; -0.071 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.345      ; 2.905      ;
; -0.064 ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.337      ; 1.390      ;
; -0.064 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.052      ; 2.605      ;
; -0.062 ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.331      ; 1.382      ;
; -0.060 ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.400      ; 1.449      ;
; -0.056 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.342      ; 2.887      ;
; -0.042 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.342      ; 2.873      ;
; -0.036 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.221      ; 2.746      ;
; -0.032 ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.260      ; 1.281      ;
; -0.028 ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.206      ; 1.223      ;
; -0.002 ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.333      ; 1.324      ;
; 0.005  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.345      ; 2.829      ;
; 0.005  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.334      ; 2.818      ;
; 0.020  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.521      ; 1.490      ;
; 0.021  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.261      ; 1.229      ;
; 0.024  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.260      ; 1.225      ;
; 0.062  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.205      ; 1.132      ;
; 0.085  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.521      ; 1.425      ;
; 0.095  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.985      ; 1.879      ;
; 0.101  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.671      ; 1.559      ;
; 0.103  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.294      ; 1.180      ;
; 0.122  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.337      ; 1.204      ;
; 0.133  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.681      ; 1.537      ;
; 0.139  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.674      ; 1.524      ;
; 0.141  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.979      ; 1.827      ;
; 0.151  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.261      ; 1.099      ;
; 0.154  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.521      ; 1.356      ;
; 0.160  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.977      ; 1.806      ;
; 0.163  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.700      ; 1.526      ;
; 0.177  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.125      ; 0.937      ;
; 0.188  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.682      ; 1.483      ;
; 0.191  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.979      ; 1.777      ;
; 0.196  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.331      ; 1.124      ;
; 0.197  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.681      ; 1.473      ;
; 0.199  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.674      ; 1.464      ;
; 0.203  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.700      ; 1.486      ;
; 0.220  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.982      ; 2.751      ;
; 0.229  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.978      ; 1.738      ;
; 0.320  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.345      ; 3.014      ;
; 0.323  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.221      ; 2.887      ;
; 0.325  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.221      ; 2.885      ;
; 0.328  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.052      ; 2.713      ;
; 0.328  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.052      ; 2.713      ;
; 0.343  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.342      ; 2.988      ;
; 0.358  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.982      ; 2.613      ;
; 0.369  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.334      ; 2.454      ;
; 0.388  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.342      ; 2.943      ;
; 0.394  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.978      ; 1.573      ;
; 0.398  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.052      ; 2.643      ;
; 0.416  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.345      ; 2.918      ;
; 0.428  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.982      ; 2.543      ;
; 0.432  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.342      ; 2.899      ;
; 0.455  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.334      ; 2.868      ;
; 0.484  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.334      ; 2.839      ;
; 0.494  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.345      ; 2.840      ;
; 0.500  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.221      ; 2.710      ;
; 0.880  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.334      ; 2.443      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'KEY[2]'                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.376 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.427      ; 2.252      ;
; -0.009 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.427      ; 2.619      ;
; -0.003 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.309      ; 2.507      ;
; 0.035  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.439      ; 2.675      ;
; 0.048  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.427      ; 2.676      ;
; 0.066  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.104      ; 1.371      ;
; 0.094  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.436      ; 2.731      ;
; 0.094  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.061      ; 2.356      ;
; 0.113  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.309      ; 2.623      ;
; 0.113  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.439      ; 2.753      ;
; 0.116  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.436      ; 2.753      ;
; 0.120  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.134      ; 2.455      ;
; 0.123  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.309      ; 2.633      ;
; 0.131  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.134      ; 2.466      ;
; 0.144  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.439      ; 2.784      ;
; 0.153  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.134      ; 2.488      ;
; 0.170  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.427      ; 2.298      ;
; 0.174  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.061      ; 2.436      ;
; 0.175  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.436      ; 2.812      ;
; 0.221  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.104      ; 1.526      ;
; 0.239  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.105      ; 1.545      ;
; 0.248  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.105      ; 1.554      ;
; 0.254  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.061      ; 2.516      ;
; 0.267  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.104      ; 1.572      ;
; 0.270  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.839      ; 1.310      ;
; 0.273  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.814      ; 1.288      ;
; 0.288  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.821      ; 1.310      ;
; 0.302  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.388      ; 0.891      ;
; 0.304  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.461      ; 0.966      ;
; 0.310  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.820      ; 1.331      ;
; 0.312  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.666      ; 1.179      ;
; 0.321  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.839      ; 1.361      ;
; 0.335  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.820      ; 1.356      ;
; 0.362  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.113      ; 1.676      ;
; 0.364  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.263      ; 0.828      ;
; 0.367  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.814      ; 1.382      ;
; 0.368  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.438      ; 1.007      ;
; 0.382  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.666      ; 1.249      ;
; 0.388  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.809      ; 1.398      ;
; 0.391  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.466      ; 1.058      ;
; 0.401  ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.463      ; 1.065      ;
; 0.409  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.351      ; 0.961      ;
; 0.410  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.427      ; 2.538      ;
; 0.452  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.388      ; 1.041      ;
; 0.453  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.387      ; 1.041      ;
; 0.469  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.387      ; 1.057      ;
; 0.481  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.666      ; 1.348      ;
; 0.481  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.439      ; 2.621      ;
; 0.484  ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.353      ; 1.038      ;
; 0.486  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.466      ; 1.153      ;
; 0.487  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.461      ; 1.149      ;
; 0.493  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.309      ; 2.503      ;
; 0.513  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.427      ; 2.641      ;
; 0.516  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.539      ; 1.256      ;
; 0.526  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.436      ; 2.663      ;
; 0.552  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.388      ; 1.141      ;
; 0.554  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.439      ; 2.694      ;
; 0.575  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.766      ; 1.542      ;
; 0.577  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.134      ; 2.412      ;
; 0.592  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.309      ; 2.602      ;
; 0.598  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.436      ; 2.735      ;
; 0.598  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.061      ; 2.360      ;
; 0.599  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.351      ; 1.151      ;
; 0.609  ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.353      ; 1.163      ;
; 0.610  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.309      ; 2.620      ;
; 0.651  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.436      ; 2.788      ;
; 0.671  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.134      ; 2.506      ;
; 0.680  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.134      ; 2.515      ;
; 0.696  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.439      ; 2.836      ;
; 0.708  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.061      ; 2.470      ;
; 0.725  ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.390      ; 1.316      ;
; 0.744  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.061      ; 2.506      ;
; 0.922  ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.444      ; 1.537      ;
; 0.926  ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 1.142      ;
; 0.927  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 1.143      ;
; 0.936  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.043      ; 1.150      ;
; 0.937  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.043      ; 1.151      ;
; 0.939  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 1.155      ;
; 0.960  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.046      ; 1.177      ;
; 0.963  ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.043      ; 1.177      ;
; 0.992  ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 1.208      ;
; 0.994  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.046      ; 1.211      ;
; 0.996  ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.043      ; 1.210      ;
; 1.110  ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.069      ; 1.350      ;
; 1.112  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.048     ; 1.235      ;
; 1.156  ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 1.372      ;
; 1.164  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.045      ; 1.380      ;
; 1.183  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.102     ; 1.252      ;
; 1.221  ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.089      ; 1.481      ;
; 1.276  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.004     ; 1.443      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'KEY[3]'                                                                                                                                            ;
+-------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.052 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 0.000        ; 1.756      ; 1.808      ;
; 0.506 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; -0.500       ; 1.756      ; 1.762      ;
; 0.897 ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.372      ; 0.769      ;
; 0.948 ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.433      ; 0.881      ;
; 0.974 ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.549      ; 1.023      ;
; 1.011 ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.377      ; 0.888      ;
; 1.016 ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.374      ; 0.890      ;
; 1.019 ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.547      ; 1.066      ;
; 1.024 ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.366      ; 0.890      ;
; 1.047 ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.364      ; 0.911      ;
; 1.055 ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.355      ; 0.910      ;
; 1.061 ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.343      ; 0.904      ;
; 1.063 ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.199      ; 0.762      ;
; 1.068 ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.200      ; 0.768      ;
; 1.090 ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.158      ; 0.748      ;
; 1.121 ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.375      ; 0.996      ;
; 1.138 ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.371      ; 1.009      ;
; 1.139 ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.373      ; 1.012      ;
; 1.295 ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.069      ; 0.864      ;
; 1.315 ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.071      ; 0.886      ;
; 1.408 ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.068      ; 1.006      ;
; 1.413 ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.066      ; 1.009      ;
; 1.419 ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.062      ; 1.011      ;
; 1.480 ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.004     ; 1.006      ;
; 1.489 ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.011     ; 1.008      ;
; 1.532 ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.194     ; 0.868      ;
; 1.535 ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.194     ; 0.871      ;
; 1.541 ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.192     ; 0.879      ;
; 1.634 ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.038     ; 1.126      ;
; 1.709 ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.372     ; 0.867      ;
; 1.712 ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.373     ; 0.869      ;
; 1.712 ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.373     ; 0.869      ;
; 1.836 ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.360     ; 1.006      ;
; 1.841 ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.363     ; 1.008      ;
; 1.844 ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.365     ; 1.009      ;
; 1.930 ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.578     ; 0.882      ;
; 1.942 ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.463     ; 1.009      ;
; 1.944 ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[2]       ; KEY[3]      ; -0.500       ; -0.464     ; 1.010      ;
+-------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'KEY[2]'                                                                                                       ;
+-------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.024 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.982      ; 2.447      ;
; 0.024 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.982      ; 2.447      ;
; 0.024 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.982      ; 2.447      ;
; 0.097 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.342      ; 2.734      ;
; 0.097 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.342      ; 2.734      ;
; 0.097 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.342      ; 2.734      ;
; 0.122 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.221      ; 2.588      ;
; 0.122 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.221      ; 2.588      ;
; 0.122 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.221      ; 2.588      ;
; 0.178 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.052      ; 2.363      ;
; 0.178 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.052      ; 2.363      ;
; 0.178 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.052      ; 2.363      ;
; 0.247 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.334      ; 2.576      ;
; 0.247 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.334      ; 2.576      ;
; 0.247 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.334      ; 2.576      ;
; 0.270 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.345      ; 2.564      ;
; 0.270 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.345      ; 2.564      ;
; 0.270 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 2.345      ; 2.564      ;
; 0.518 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.342      ; 2.813      ;
; 0.518 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.342      ; 2.813      ;
; 0.518 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.342      ; 2.813      ;
; 0.534 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.982      ; 2.437      ;
; 0.534 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.982      ; 2.437      ;
; 0.534 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.982      ; 2.437      ;
; 0.585 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.221      ; 2.625      ;
; 0.585 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.221      ; 2.625      ;
; 0.585 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.221      ; 2.625      ;
; 0.658 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.334      ; 2.665      ;
; 0.658 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.334      ; 2.665      ;
; 0.658 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.334      ; 2.665      ;
; 0.672 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.052      ; 2.369      ;
; 0.672 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.052      ; 2.369      ;
; 0.672 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.052      ; 2.369      ;
; 0.732 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.345      ; 2.602      ;
; 0.732 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.345      ; 2.602      ;
; 0.732 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 2.345      ; 2.602      ;
+-------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'KEY[2]'                                                                                                         ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.168 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.439      ; 2.472      ;
; -0.168 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.439      ; 2.472      ;
; -0.168 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.439      ; 2.472      ;
; -0.095 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.427      ; 2.533      ;
; -0.095 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.427      ; 2.533      ;
; -0.095 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.427      ; 2.533      ;
; -0.086 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.134      ; 2.249      ;
; -0.086 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.134      ; 2.249      ;
; -0.086 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.134      ; 2.249      ;
; -0.016 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.309      ; 2.494      ;
; -0.016 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.309      ; 2.494      ;
; -0.016 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.309      ; 2.494      ;
; 0.038  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.436      ; 2.675      ;
; 0.038  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.436      ; 2.675      ;
; 0.038  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.436      ; 2.675      ;
; 0.052  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.061      ; 2.314      ;
; 0.052  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.061      ; 2.314      ;
; 0.052  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 2.061      ; 2.314      ;
; 0.307  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.439      ; 2.447      ;
; 0.307  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.439      ; 2.447      ;
; 0.307  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.439      ; 2.447      ;
; 0.330  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.427      ; 2.458      ;
; 0.330  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.427      ; 2.458      ;
; 0.330  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.427      ; 2.458      ;
; 0.419  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.134      ; 2.254      ;
; 0.419  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.134      ; 2.254      ;
; 0.419  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.134      ; 2.254      ;
; 0.460  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.309      ; 2.470      ;
; 0.460  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.309      ; 2.470      ;
; 0.460  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.309      ; 2.470      ;
; 0.473  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.436      ; 2.610      ;
; 0.473  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.436      ; 2.610      ;
; 0.473  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.436      ; 2.610      ;
; 0.573  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.061      ; 2.335      ;
; 0.573  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.061      ; 2.335      ;
; 0.573  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 2.061      ; 2.335      ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[2]'                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ;
; 0.261  ; 0.479        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ;
; 0.261  ; 0.479        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ;
; 0.261  ; 0.479        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ;
; 0.266  ; 0.484        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ;
; 0.266  ; 0.484        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ;
; 0.266  ; 0.484        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ;
; 0.317  ; 0.503        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ;
; 0.317  ; 0.503        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ;
; 0.317  ; 0.503        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ;
; 0.326  ; 0.512        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ;
; 0.326  ; 0.512        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ;
; 0.326  ; 0.512        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ;
; 0.330  ; 0.516        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ;
; 0.330  ; 0.516        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ;
; 0.330  ; 0.516        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; KEY[2]~input|o                                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[10]~_emulated|clk             ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[11]~_emulated|clk             ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[12]~_emulated|clk             ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[7]~_emulated|clk              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[8]~_emulated|clk              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[9]~_emulated|clk              ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[13]~_emulated|clk             ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[14]~_emulated|clk             ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[15]~_emulated|clk             ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[1]~_emulated|clk              ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[2]~_emulated|clk              ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[3]~_emulated|clk              ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[0]~_emulated|clk              ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[16]~_emulated|clk             ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[17]~_emulated|clk             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[4]~_emulated|clk              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[5]~_emulated|clk              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[6]~_emulated|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; KEY[2]~input|i                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; KEY[2]~input|i                                      ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[4]~_emulated|clk              ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[5]~_emulated|clk              ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[6]~_emulated|clk              ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[0]~_emulated|clk              ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[16]~_emulated|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[17]~_emulated|clk             ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[1]~_emulated|clk              ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[2]~_emulated|clk              ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[3]~_emulated|clk              ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[13]~_emulated|clk             ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[14]~_emulated|clk             ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[15]~_emulated|clk             ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[7]~_emulated|clk              ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[8]~_emulated|clk              ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[9]~_emulated|clk              ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[10]~_emulated|clk             ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[11]~_emulated|clk             ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[12]~_emulated|clk             ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; KEY[2]~input|o                                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[3]'                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[3] ; Rise       ; KEY[3]                                          ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|o                                  ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[7]|dataa                 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[8]|dataa                 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[9]|dataa                 ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~latch  ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~latch  ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~latch  ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~latch ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[13]|dataa                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[14]|dataa                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[15]|dataa                ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~latch  ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~latch ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~latch ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~latch ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~latch ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[7]       ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[8]       ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[7]~latch|datad            ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[9]~latch|datad            ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[8]~latch|datad            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~latch ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~latch ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~latch  ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~latch ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[14]~latch|datad           ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[14]      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[0]~latch|datad            ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[13]~latch|datad           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[15]~latch|datad           ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[13]      ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[15]      ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[16]~latch|datad           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[17]~latch|datad           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[3]~latch|datac            ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[1]~latch|datac            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~latch  ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~latch  ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[10]~latch|datad           ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[12]~latch|datad           ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[2]~latch|datad            ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[1]|datab                 ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[2]|datab                 ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[3]|datab                 ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[11]~latch|datad           ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[10]|datab                ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[11]|datab                ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[12]|datab                ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[1]       ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[3]       ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[9]       ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[0]       ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[16]      ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[2]       ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[10]      ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[11]      ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[12]      ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[17]      ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[4]       ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[5]       ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[6]       ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~latch  ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[4]|datac                 ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[5]|datac                 ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[4]~latch|datac            ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[5]~latch|datac            ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[17]|datab                ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[6]|datac                 ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[6]~latch|datad            ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~latch  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[0]|datab                 ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[16]|datab                ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~latch  ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~latch  ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~latch  ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[0]|datab                 ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[16]|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|i                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|i                                  ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[6]~latch|datad            ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[17]|datab                ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[4]|datac                 ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[5]|datac                 ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[5]~latch|datac            ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[4]       ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[5]       ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~latch  ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[6]|datac                 ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[4]~latch|datac            ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[6]       ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[17]      ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[10]      ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[11]      ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[12]      ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[0]       ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[16]      ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[1]       ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[2]       ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[3]       ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[2]     ; 0.750 ; 0.786 ; Rise       ; KEY[2]          ;
;  KEY[3]   ; KEY[2]     ; 0.750 ; 0.786 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[2]     ; 4.231 ; 4.444 ; Rise       ; KEY[2]          ;
;  SW[0]    ; KEY[2]     ; 3.599 ; 3.755 ; Rise       ; KEY[2]          ;
;  SW[1]    ; KEY[2]     ; 3.122 ; 3.318 ; Rise       ; KEY[2]          ;
;  SW[2]    ; KEY[2]     ; 3.109 ; 3.313 ; Rise       ; KEY[2]          ;
;  SW[3]    ; KEY[2]     ; 3.339 ; 3.466 ; Rise       ; KEY[2]          ;
;  SW[4]    ; KEY[2]     ; 3.204 ; 3.400 ; Rise       ; KEY[2]          ;
;  SW[5]    ; KEY[2]     ; 3.001 ; 3.254 ; Rise       ; KEY[2]          ;
;  SW[6]    ; KEY[2]     ; 2.985 ; 3.222 ; Rise       ; KEY[2]          ;
;  SW[7]    ; KEY[2]     ; 3.863 ; 4.046 ; Rise       ; KEY[2]          ;
;  SW[8]    ; KEY[2]     ; 3.446 ; 3.692 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; 3.548 ; 3.748 ; Rise       ; KEY[2]          ;
;  SW[10]   ; KEY[2]     ; 4.231 ; 4.444 ; Rise       ; KEY[2]          ;
;  SW[11]   ; KEY[2]     ; 3.480 ; 3.700 ; Rise       ; KEY[2]          ;
;  SW[12]   ; KEY[2]     ; 3.314 ; 3.482 ; Rise       ; KEY[2]          ;
;  SW[13]   ; KEY[2]     ; 2.814 ; 3.017 ; Rise       ; KEY[2]          ;
;  SW[14]   ; KEY[2]     ; 3.148 ; 3.365 ; Rise       ; KEY[2]          ;
;  SW[15]   ; KEY[2]     ; 3.163 ; 3.351 ; Rise       ; KEY[2]          ;
;  SW[16]   ; KEY[2]     ; 3.280 ; 3.392 ; Rise       ; KEY[2]          ;
;  SW[17]   ; KEY[2]     ; 3.468 ; 3.613 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[3]     ; 4.511 ; 4.704 ; Rise       ; KEY[3]          ;
;  SW[0]    ; KEY[3]     ; 4.050 ; 4.256 ; Rise       ; KEY[3]          ;
;  SW[1]    ; KEY[3]     ; 4.196 ; 4.422 ; Rise       ; KEY[3]          ;
;  SW[2]    ; KEY[3]     ; 3.812 ; 4.036 ; Rise       ; KEY[3]          ;
;  SW[3]    ; KEY[3]     ; 3.949 ; 4.157 ; Rise       ; KEY[3]          ;
;  SW[4]    ; KEY[3]     ; 3.601 ; 3.781 ; Rise       ; KEY[3]          ;
;  SW[5]    ; KEY[3]     ; 3.804 ; 4.041 ; Rise       ; KEY[3]          ;
;  SW[6]    ; KEY[3]     ; 3.509 ; 3.740 ; Rise       ; KEY[3]          ;
;  SW[7]    ; KEY[3]     ; 4.244 ; 4.503 ; Rise       ; KEY[3]          ;
;  SW[8]    ; KEY[3]     ; 4.053 ; 4.302 ; Rise       ; KEY[3]          ;
;  SW[9]    ; KEY[3]     ; 3.420 ; 3.693 ; Rise       ; KEY[3]          ;
;  SW[10]   ; KEY[3]     ; 4.511 ; 4.704 ; Rise       ; KEY[3]          ;
;  SW[11]   ; KEY[3]     ; 4.130 ; 4.352 ; Rise       ; KEY[3]          ;
;  SW[12]   ; KEY[3]     ; 3.639 ; 3.883 ; Rise       ; KEY[3]          ;
;  SW[13]   ; KEY[3]     ; 3.676 ; 3.905 ; Rise       ; KEY[3]          ;
;  SW[14]   ; KEY[3]     ; 3.980 ; 4.225 ; Rise       ; KEY[3]          ;
;  SW[15]   ; KEY[3]     ; 3.669 ; 3.920 ; Rise       ; KEY[3]          ;
;  SW[16]   ; KEY[3]     ; 4.328 ; 4.530 ; Rise       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; 4.156 ; 4.350 ; Rise       ; KEY[3]          ;
; KEY[*]    ; KEY[3]     ; 1.056 ; 1.067 ; Fall       ; KEY[3]          ;
;  KEY[3]   ; KEY[3]     ; 1.056 ; 1.067 ; Fall       ; KEY[3]          ;
; SW[*]     ; KEY[3]     ; 4.434 ; 4.622 ; Fall       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; 4.434 ; 4.622 ; Fall       ; KEY[3]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[2]     ; 0.346  ; 0.300  ; Rise       ; KEY[2]          ;
;  KEY[3]   ; KEY[2]     ; 0.346  ; 0.300  ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[2]     ; -2.352 ; -2.539 ; Rise       ; KEY[2]          ;
;  SW[0]    ; KEY[2]     ; -3.041 ; -3.168 ; Rise       ; KEY[2]          ;
;  SW[1]    ; KEY[2]     ; -2.649 ; -2.830 ; Rise       ; KEY[2]          ;
;  SW[2]    ; KEY[2]     ; -2.566 ; -2.744 ; Rise       ; KEY[2]          ;
;  SW[3]    ; KEY[2]     ; -2.868 ; -2.984 ; Rise       ; KEY[2]          ;
;  SW[4]    ; KEY[2]     ; -2.663 ; -2.854 ; Rise       ; KEY[2]          ;
;  SW[5]    ; KEY[2]     ; -2.469 ; -2.714 ; Rise       ; KEY[2]          ;
;  SW[6]    ; KEY[2]     ; -2.492 ; -2.694 ; Rise       ; KEY[2]          ;
;  SW[7]    ; KEY[2]     ; -3.308 ; -3.487 ; Rise       ; KEY[2]          ;
;  SW[8]    ; KEY[2]     ; -2.919 ; -3.137 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; -3.057 ; -3.228 ; Rise       ; KEY[2]          ;
;  SW[10]   ; KEY[2]     ; -3.598 ; -3.794 ; Rise       ; KEY[2]          ;
;  SW[11]   ; KEY[2]     ; -2.958 ; -3.150 ; Rise       ; KEY[2]          ;
;  SW[12]   ; KEY[2]     ; -2.762 ; -2.906 ; Rise       ; KEY[2]          ;
;  SW[13]   ; KEY[2]     ; -2.352 ; -2.539 ; Rise       ; KEY[2]          ;
;  SW[14]   ; KEY[2]     ; -2.671 ; -2.872 ; Rise       ; KEY[2]          ;
;  SW[15]   ; KEY[2]     ; -2.639 ; -2.792 ; Rise       ; KEY[2]          ;
;  SW[16]   ; KEY[2]     ; -2.752 ; -2.833 ; Rise       ; KEY[2]          ;
;  SW[17]   ; KEY[2]     ; -2.913 ; -3.030 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[3]     ; -2.451 ; -2.667 ; Rise       ; KEY[3]          ;
;  SW[0]    ; KEY[3]     ; -3.061 ; -3.242 ; Rise       ; KEY[3]          ;
;  SW[1]    ; KEY[3]     ; -2.870 ; -3.072 ; Rise       ; KEY[3]          ;
;  SW[2]    ; KEY[3]     ; -2.896 ; -3.095 ; Rise       ; KEY[3]          ;
;  SW[3]    ; KEY[3]     ; -2.855 ; -3.044 ; Rise       ; KEY[3]          ;
;  SW[4]    ; KEY[3]     ; -2.641 ; -2.797 ; Rise       ; KEY[3]          ;
;  SW[5]    ; KEY[3]     ; -2.451 ; -2.667 ; Rise       ; KEY[3]          ;
;  SW[6]    ; KEY[3]     ; -2.603 ; -2.809 ; Rise       ; KEY[3]          ;
;  SW[7]    ; KEY[3]     ; -3.031 ; -3.264 ; Rise       ; KEY[3]          ;
;  SW[8]    ; KEY[3]     ; -3.036 ; -3.260 ; Rise       ; KEY[3]          ;
;  SW[9]    ; KEY[3]     ; -2.534 ; -2.776 ; Rise       ; KEY[3]          ;
;  SW[10]   ; KEY[3]     ; -3.580 ; -3.749 ; Rise       ; KEY[3]          ;
;  SW[11]   ; KEY[3]     ; -2.991 ; -3.189 ; Rise       ; KEY[3]          ;
;  SW[12]   ; KEY[3]     ; -2.633 ; -2.852 ; Rise       ; KEY[3]          ;
;  SW[13]   ; KEY[3]     ; -2.783 ; -2.987 ; Rise       ; KEY[3]          ;
;  SW[14]   ; KEY[3]     ; -3.057 ; -3.273 ; Rise       ; KEY[3]          ;
;  SW[15]   ; KEY[3]     ; -2.756 ; -2.982 ; Rise       ; KEY[3]          ;
;  SW[16]   ; KEY[3]     ; -3.296 ; -3.470 ; Rise       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; -3.198 ; -3.382 ; Rise       ; KEY[3]          ;
; KEY[*]    ; KEY[3]     ; -0.006 ; -0.052 ; Fall       ; KEY[3]          ;
;  KEY[3]   ; KEY[3]     ; -0.006 ; -0.052 ; Fall       ; KEY[3]          ;
; SW[*]     ; KEY[3]     ; -3.219 ; -3.382 ; Fall       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; -3.219 ; -3.382 ; Fall       ; KEY[3]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[3]     ; 10.567 ; 10.328 ; Fall       ; KEY[3]          ;
;  LEDR[0]  ; KEY[3]     ; 7.084  ; 7.026  ; Fall       ; KEY[3]          ;
;  LEDR[1]  ; KEY[3]     ; 8.600  ; 8.386  ; Fall       ; KEY[3]          ;
;  LEDR[2]  ; KEY[3]     ; 8.467  ; 8.195  ; Fall       ; KEY[3]          ;
;  LEDR[3]  ; KEY[3]     ; 7.846  ; 7.746  ; Fall       ; KEY[3]          ;
;  LEDR[4]  ; KEY[3]     ; 7.358  ; 7.276  ; Fall       ; KEY[3]          ;
;  LEDR[5]  ; KEY[3]     ; 7.559  ; 7.436  ; Fall       ; KEY[3]          ;
;  LEDR[6]  ; KEY[3]     ; 8.132  ; 7.990  ; Fall       ; KEY[3]          ;
;  LEDR[7]  ; KEY[3]     ; 8.774  ; 8.523  ; Fall       ; KEY[3]          ;
;  LEDR[8]  ; KEY[3]     ; 9.441  ; 9.105  ; Fall       ; KEY[3]          ;
;  LEDR[9]  ; KEY[3]     ; 10.254 ; 10.010 ; Fall       ; KEY[3]          ;
;  LEDR[10] ; KEY[3]     ; 8.313  ; 8.088  ; Fall       ; KEY[3]          ;
;  LEDR[11] ; KEY[3]     ; 7.186  ; 7.133  ; Fall       ; KEY[3]          ;
;  LEDR[12] ; KEY[3]     ; 9.580  ; 9.205  ; Fall       ; KEY[3]          ;
;  LEDR[13] ; KEY[3]     ; 10.296 ; 10.045 ; Fall       ; KEY[3]          ;
;  LEDR[14] ; KEY[3]     ; 7.474  ; 7.409  ; Fall       ; KEY[3]          ;
;  LEDR[15] ; KEY[3]     ; 10.567 ; 10.328 ; Fall       ; KEY[3]          ;
;  LEDR[16] ; KEY[3]     ; 6.700  ; 6.655  ; Fall       ; KEY[3]          ;
;  LEDR[17] ; KEY[3]     ; 7.395  ; 7.267  ; Fall       ; KEY[3]          ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; LEDR[*]   ; KEY[3]     ; 6.441  ; 6.397 ; Fall       ; KEY[3]          ;
;  LEDR[0]  ; KEY[3]     ; 6.813  ; 6.756 ; Fall       ; KEY[3]          ;
;  LEDR[1]  ; KEY[3]     ; 8.263  ; 8.057 ; Fall       ; KEY[3]          ;
;  LEDR[2]  ; KEY[3]     ; 8.135  ; 7.874 ; Fall       ; KEY[3]          ;
;  LEDR[3]  ; KEY[3]     ; 7.538  ; 7.441 ; Fall       ; KEY[3]          ;
;  LEDR[4]  ; KEY[3]     ; 7.092  ; 7.013 ; Fall       ; KEY[3]          ;
;  LEDR[5]  ; KEY[3]     ; 7.286  ; 7.167 ; Fall       ; KEY[3]          ;
;  LEDR[6]  ; KEY[3]     ; 7.836  ; 7.698 ; Fall       ; KEY[3]          ;
;  LEDR[7]  ; KEY[3]     ; 8.425  ; 8.183 ; Fall       ; KEY[3]          ;
;  LEDR[8]  ; KEY[3]     ; 9.065  ; 8.741 ; Fall       ; KEY[3]          ;
;  LEDR[9]  ; KEY[3]     ; 9.879  ; 9.646 ; Fall       ; KEY[3]          ;
;  LEDR[10] ; KEY[3]     ; 7.989  ; 7.772 ; Fall       ; KEY[3]          ;
;  LEDR[11] ; KEY[3]     ; 6.907  ; 6.856 ; Fall       ; KEY[3]          ;
;  LEDR[12] ; KEY[3]     ; 9.208  ; 8.846 ; Fall       ; KEY[3]          ;
;  LEDR[13] ; KEY[3]     ; 9.886  ; 9.644 ; Fall       ; KEY[3]          ;
;  LEDR[14] ; KEY[3]     ; 7.178  ; 7.114 ; Fall       ; KEY[3]          ;
;  LEDR[15] ; KEY[3]     ; 10.193 ; 9.965 ; Fall       ; KEY[3]          ;
;  LEDR[16] ; KEY[3]     ; 6.441  ; 6.397 ; Fall       ; KEY[3]          ;
;  LEDR[17] ; KEY[3]     ; 7.105  ; 6.982 ; Fall       ; KEY[3]          ;
+-----------+------------+--------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; KEY[3] ; -0.504 ; -5.380           ;
; KEY[2] ; -0.399 ; -4.886           ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+--------+-----------------+
; Clock  ; Slack  ; End Point TNS   ;
+--------+--------+-----------------+
; KEY[2] ; -0.224 ; -0.440          ;
; KEY[3] ; -0.018 ; -0.018          ;
+--------+--------+-----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; KEY[2] ; -0.238 ; -3.042              ;
+--------+--------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+--------+--------------------+
; Clock  ; Slack  ; End Point TNS      ;
+--------+--------+--------------------+
; KEY[2] ; -0.128 ; -0.888             ;
+--------+--------+--------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; KEY[2] ; -3.000 ; -23.385                        ;
; KEY[3] ; -3.000 ; -3.000                         ;
+--------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'KEY[3]'                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.504 ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.143      ; 0.502      ;
; -0.495 ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.007      ; 0.506      ;
; -0.413 ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.071      ; 0.574      ;
; -0.412 ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.320      ; 0.651      ;
; -0.409 ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.072      ; 0.571      ;
; -0.358 ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.122      ; 0.571      ;
; -0.357 ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.124      ; 0.571      ;
; -0.355 ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.143      ; 0.502      ;
; -0.353 ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.127      ; 0.570      ;
; -0.349 ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.144      ; 0.498      ;
; -0.319 ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.270      ; 0.503      ;
; -0.244 ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.272      ; 0.503      ;
; -0.243 ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.270      ; 0.501      ;
; -0.180 ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.424      ; 0.548      ;
; -0.142 ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.340      ; 0.573      ;
; -0.132 ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.346      ; 0.568      ;
; -0.104 ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.382      ; 0.576      ;
; -0.099 ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.385      ; 0.574      ;
; -0.099 ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.422      ; 0.539      ;
; -0.092 ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[2]       ; KEY[3]      ; 0.500        ; 0.387      ; 0.569      ;
; -0.038 ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.528      ; 0.515      ;
; -0.003 ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.562      ; 0.450      ;
; 0.057  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.552      ; 0.616      ;
; 0.061  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.474      ; 0.448      ;
; 0.061  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.479      ; 0.435      ;
; 0.066  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.474      ; 0.442      ;
; 0.071  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.552      ; 0.601      ;
; 0.075  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.566      ; 0.611      ;
; 0.075  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.578      ; 0.537      ;
; 0.134  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.536      ; 0.523      ;
; 0.141  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.545      ; 0.524      ;
; 0.144  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.641      ; 0.617      ;
; 0.159  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.547      ; 0.508      ;
; 0.174  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.644      ; 0.590      ;
; 0.181  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.568      ; 0.507      ;
; 0.184  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[3]       ; KEY[3]      ; 0.500        ; 0.571      ; 0.507      ;
; 0.371  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 0.500        ; 1.227      ; 0.890      ;
; 0.454  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 1.000        ; 1.227      ; 1.307      ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'KEY[2]'                                                                                                                                                     ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.399 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 0.985      ; 1.861      ;
; -0.361 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.015      ; 1.853      ;
; -0.360 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.015      ; 1.852      ;
; -0.342 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.098      ; 1.917      ;
; -0.339 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.180      ; 1.996      ;
; -0.333 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.098      ; 1.908      ;
; -0.309 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 0.985      ; 1.771      ;
; -0.294 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.173      ; 1.944      ;
; -0.270 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 0.985      ; 1.732      ;
; -0.264 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.180      ; 1.921      ;
; -0.261 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.173      ; 1.911      ;
; -0.257 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.173      ; 1.907      ;
; -0.256 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.015      ; 1.748      ;
; -0.240 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.098      ; 1.815      ;
; -0.229 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.168      ; 1.874      ;
; -0.222 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.180      ; 1.879      ;
; -0.150 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.168      ; 1.795      ;
; 0.023  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.168      ; 1.622      ;
; 0.060  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.066     ; 0.881      ;
; 0.064  ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.038     ; 0.905      ;
; 0.106  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.024     ; 0.877      ;
; 0.130  ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.056     ; 0.821      ;
; 0.148  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.116     ; 0.743      ;
; 0.163  ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 0.821      ;
; 0.164  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.121     ; 0.722      ;
; 0.222  ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; 0.159      ; 0.944      ;
; 0.259  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.024     ; 0.724      ;
; 0.260  ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 0.722      ;
; 0.261  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 0.723      ;
; 0.263  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 0.721      ;
; 0.264  ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 0.720      ;
; 0.265  ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.024     ; 0.718      ;
; 0.266  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 0.718      ;
; 0.266  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.023     ; 0.718      ;
; 0.282  ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.025     ; 0.700      ;
; 0.284  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[2]       ; KEY[2]      ; 1.000        ; -0.024     ; 0.699      ;
; 0.304  ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.133      ; 0.806      ;
; 0.321  ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.105      ; 0.761      ;
; 0.323  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.103      ; 0.757      ;
; 0.342  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.334      ; 0.969      ;
; 0.366  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.139      ; 0.750      ;
; 0.385  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.161      ; 0.753      ;
; 0.386  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.167      ; 0.758      ;
; 0.394  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.203      ; 0.786      ;
; 0.436  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.138      ; 0.679      ;
; 0.438  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.279      ; 0.818      ;
; 0.445  ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.105      ; 0.637      ;
; 0.451  ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.163      ; 0.689      ;
; 0.459  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.138      ; 0.656      ;
; 0.461  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.279      ; 0.795      ;
; 0.470  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.518      ; 1.025      ;
; 0.471  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.523      ; 1.029      ;
; 0.478  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.139      ; 0.638      ;
; 0.490  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.367      ; 0.854      ;
; 0.492  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.356      ; 0.841      ;
; 0.493  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.167      ; 0.651      ;
; 0.493  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.103      ; 0.587      ;
; 0.499  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.361      ; 0.839      ;
; 0.514  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.368      ; 0.831      ;
; 0.516  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.367      ; 0.828      ;
; 0.518  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.278      ; 0.737      ;
; 0.521  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.158      ; 0.614      ;
; 0.522  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.361      ; 0.816      ;
; 0.523  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.367      ; 0.821      ;
; 0.525  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.520      ; 0.972      ;
; 0.535  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.367      ; 0.809      ;
; 0.536  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.139      ; 0.580      ;
; 0.543  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.519      ; 0.953      ;
; 0.547  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.161      ; 0.591      ;
; 0.562  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.075      ; 0.490      ;
; 0.574  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.985      ; 1.388      ;
; 0.577  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.520      ; 0.920      ;
; 0.616  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.015      ; 1.376      ;
; 0.616  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.015      ; 1.376      ;
; 0.621  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.180      ; 1.536      ;
; 0.626  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.098      ; 1.449      ;
; 0.631  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.098      ; 1.444      ;
; 0.632  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.985      ; 1.330      ;
; 0.644  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.519      ; 0.852      ;
; 0.668  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.173      ; 1.482      ;
; 0.680  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.168      ; 1.465      ;
; 0.681  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.985      ; 1.281      ;
; 0.681  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.173      ; 1.469      ;
; 0.684  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.015      ; 1.308      ;
; 0.706  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.180      ; 1.451      ;
; 0.712  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.173      ; 1.438      ;
; 0.725  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.098      ; 1.350      ;
; 0.748  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.180      ; 1.409      ;
; 0.758  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.168      ; 1.387      ;
; 0.940  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.168      ; 1.205      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'KEY[2]'                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.224 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.220      ; 1.110      ;
; -0.079 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.220      ; 1.255      ;
; -0.053 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.233      ; 1.294      ;
; -0.026 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.220      ; 1.308      ;
; -0.023 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.147      ; 1.238      ;
; -0.018 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.233      ; 1.329      ;
; -0.017 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.225      ; 1.322      ;
; 0.007  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.030      ; 1.151      ;
; 0.008  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.225      ; 1.347      ;
; 0.012  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.589      ; 0.715      ;
; 0.019  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.060      ; 1.193      ;
; 0.021  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.147      ; 1.282      ;
; 0.028  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.147      ; 1.289      ;
; 0.043  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.225      ; 1.382      ;
; 0.045  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.060      ; 1.219      ;
; 0.054  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.060      ; 1.228      ;
; 0.063  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.233      ; 1.410      ;
; 0.080  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.030      ; 1.224      ;
; 0.092  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.590      ; 0.796      ;
; 0.093  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.030      ; 1.237      ;
; 0.104  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.589      ; 0.807      ;
; 0.110  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.445      ; 0.669      ;
; 0.119  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.590      ; 0.823      ;
; 0.122  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.589      ; 0.825      ;
; 0.134  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.443      ; 0.691      ;
; 0.136  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.443      ; 0.693      ;
; 0.137  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.439      ; 0.690      ;
; 0.138  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.210      ; 0.462      ;
; 0.139  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.446      ; 0.699      ;
; 0.142  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.439      ; 0.695      ;
; 0.149  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.359      ; 0.622      ;
; 0.155  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.150      ; 0.419      ;
; 0.158  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.594      ; 0.866      ;
; 0.159  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.233      ; 0.506      ;
; 0.165  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.433      ; 0.712      ;
; 0.167  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.237      ; 0.518      ;
; 0.167  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.445      ; 0.726      ;
; 0.194  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.209      ; 0.517      ;
; 0.197  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.238      ; 0.549      ;
; 0.199  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.359      ; 0.672      ;
; 0.201  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.185      ; 0.500      ;
; 0.205  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.359      ; 0.678      ;
; 0.212  ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.234      ; 0.560      ;
; 0.217  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.210      ; 0.541      ;
; 0.231  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.233      ; 0.578      ;
; 0.232  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.209      ; 0.555      ;
; 0.238  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.238      ; 0.590      ;
; 0.242  ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.186      ; 0.542      ;
; 0.259  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.210      ; 0.583      ;
; 0.260  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.281      ; 0.655      ;
; 0.281  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.185      ; 0.580      ;
; 0.286  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.413      ; 0.813      ;
; 0.287  ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.186      ; 0.587      ;
; 0.351  ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 0.204      ; 0.669      ;
; 0.463  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.023      ; 0.570      ;
; 0.464  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.023      ; 0.571      ;
; 0.467  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.023      ; 0.574      ;
; 0.470  ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.578      ;
; 0.471  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.023      ; 0.578      ;
; 0.478  ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.239      ; 0.801      ;
; 0.489  ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.025      ; 0.598      ;
; 0.489  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.597      ;
; 0.503  ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.025      ; 0.612      ;
; 0.505  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.613      ;
; 0.512  ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.023      ; 0.619      ;
; 0.581  ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.031      ; 0.696      ;
; 0.581  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.049     ; 0.616      ;
; 0.587  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.024      ; 0.695      ;
; 0.591  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; -0.037     ; 0.638      ;
; 0.596  ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.023      ; 0.703      ;
; 0.633  ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.048      ; 0.765      ;
; 0.655  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[2]       ; KEY[2]      ; 0.000        ; 0.006      ; 0.745      ;
; 0.675  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.220      ; 1.509      ;
; 0.872  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.220      ; 1.706      ;
; 0.904  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.233      ; 1.751      ;
; 0.927  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.225      ; 1.766      ;
; 0.937  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.030      ; 1.581      ;
; 0.939  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.220      ; 1.773      ;
; 0.941  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.147      ; 1.702      ;
; 0.943  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.225      ; 1.782      ;
; 0.948  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.233      ; 1.795      ;
; 0.979  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.060      ; 1.653      ;
; 0.985  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.225      ; 1.824      ;
; 0.989  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.147      ; 1.750      ;
; 0.995  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.147      ; 1.756      ;
; 1.004  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.233      ; 1.851      ;
; 1.020  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.060      ; 1.694      ;
; 1.026  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.060      ; 1.700      ;
; 1.028  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.030      ; 1.672      ;
; 1.059  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.030      ; 1.703      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'KEY[3]'                                                                                                                                             ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.018 ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; 0.000        ; 1.271      ; 1.253      ;
; 0.083  ; KEY[3]                                              ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; -0.500       ; 1.271      ; 0.854      ;
; 0.258  ; load_and_rotate:load_and_rotate_1|mem[2]~latch      ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.636      ; 0.394      ;
; 0.290  ; load_and_rotate:load_and_rotate_1|mem[11]~latch     ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.647      ; 0.437      ;
; 0.294  ; load_and_rotate:load_and_rotate_1|mem[10]~latch     ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.644      ; 0.438      ;
; 0.304  ; load_and_rotate:load_and_rotate_1|mem[16]~latch     ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.707      ; 0.511      ;
; 0.315  ; load_and_rotate:load_and_rotate_1|mem[17]~latch     ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.640      ; 0.455      ;
; 0.321  ; load_and_rotate:load_and_rotate_1|mem[13]~latch     ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.618      ; 0.439      ;
; 0.327  ; load_and_rotate:load_and_rotate_1|mem[0]~latch      ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.705      ; 0.532      ;
; 0.337  ; load_and_rotate:load_and_rotate_1|mem[1]~latch      ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.551      ; 0.388      ;
; 0.337  ; load_and_rotate:load_and_rotate_1|mem[6]~latch      ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.543      ; 0.380      ;
; 0.338  ; load_and_rotate:load_and_rotate_1|mem[15]~latch     ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.616      ; 0.454      ;
; 0.341  ; load_and_rotate:load_and_rotate_1|mem[3]~latch      ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.552      ; 0.393      ;
; 0.343  ; load_and_rotate:load_and_rotate_1|mem[9]~latch      ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.608      ; 0.451      ;
; 0.347  ; load_and_rotate:load_and_rotate_1|mem[14]~latch     ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.606      ; 0.453      ;
; 0.367  ; load_and_rotate:load_and_rotate_1|mem[12]~latch     ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.641      ; 0.508      ;
; 0.375  ; load_and_rotate:load_and_rotate_1|mem[7]~latch      ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.627      ; 0.502      ;
; 0.386  ; load_and_rotate:load_and_rotate_1|mem[8]~latch      ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.625      ; 0.511      ;
; 0.455  ; load_and_rotate:load_and_rotate_1|mem[4]~latch      ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.489      ; 0.444      ;
; 0.470  ; load_and_rotate:load_and_rotate_1|mem[5]~latch      ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[3]       ; KEY[3]      ; -0.500       ; 0.490      ; 0.460      ;
; 0.483  ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; load_and_rotate:load_and_rotate_1|dest[11] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.482      ; 0.495      ;
; 0.488  ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; load_and_rotate:load_and_rotate_1|dest[10] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.480      ; 0.498      ;
; 0.494  ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; load_and_rotate:load_and_rotate_1|dest[12] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.476      ; 0.500      ;
; 0.527  ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[7]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.439      ; 0.496      ;
; 0.535  ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[8]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.432      ; 0.497      ;
; 0.557  ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[4]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.353      ; 0.440      ;
; 0.558  ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[5]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.353      ; 0.441      ;
; 0.559  ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[6]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.355      ; 0.444      ;
; 0.611  ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[9]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.419      ; 0.560      ;
; 0.663  ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[3]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.245      ; 0.438      ;
; 0.665  ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[2]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.245      ; 0.440      ;
; 0.666  ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[1]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.244      ; 0.440      ;
; 0.739  ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; load_and_rotate:load_and_rotate_1|dest[13] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.226      ; 0.495      ;
; 0.744  ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; load_and_rotate:load_and_rotate_1|dest[15] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.223      ; 0.497      ;
; 0.746  ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; load_and_rotate:load_and_rotate_1|dest[14] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.220      ; 0.496      ;
; 0.798  ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; load_and_rotate:load_and_rotate_1|dest[16] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.169      ; 0.497      ;
; 0.802  ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; load_and_rotate:load_and_rotate_1|dest[0]  ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.168      ; 0.500      ;
; 0.814  ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; load_and_rotate:load_and_rotate_1|dest[17] ; KEY[2]       ; KEY[3]      ; -0.500       ; 0.103      ; 0.447      ;
+--------+-----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'KEY[2]'                                                                                                        ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.238 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 0.985      ; 1.700      ;
; -0.238 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 0.985      ; 1.700      ;
; -0.238 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 0.985      ; 1.700      ;
; -0.219 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.173      ; 1.869      ;
; -0.219 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.173      ; 1.869      ;
; -0.219 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.173      ; 1.869      ;
; -0.200 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.098      ; 1.775      ;
; -0.200 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.098      ; 1.775      ;
; -0.200 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.098      ; 1.775      ;
; -0.148 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.015      ; 1.640      ;
; -0.148 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.015      ; 1.640      ;
; -0.148 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.015      ; 1.640      ;
; -0.113 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.168      ; 1.758      ;
; -0.113 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.168      ; 1.758      ;
; -0.113 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.168      ; 1.758      ;
; -0.096 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.180      ; 1.753      ;
; -0.096 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.180      ; 1.753      ;
; -0.096 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.500        ; 1.180      ; 1.753      ;
; 0.721  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.985      ; 1.241      ;
; 0.721  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.985      ; 1.241      ;
; 0.721  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 0.985      ; 1.241      ;
; 0.742  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.173      ; 1.408      ;
; 0.742  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.173      ; 1.408      ;
; 0.742  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.173      ; 1.408      ;
; 0.757  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.098      ; 1.318      ;
; 0.757  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.098      ; 1.318      ;
; 0.757  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.098      ; 1.318      ;
; 0.795  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.015      ; 1.197      ;
; 0.795  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.015      ; 1.197      ;
; 0.795  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.015      ; 1.197      ;
; 0.822  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.168      ; 1.323      ;
; 0.822  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.168      ; 1.323      ;
; 0.822  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.168      ; 1.323      ;
; 0.863  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.180      ; 1.294      ;
; 0.863  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.180      ; 1.294      ;
; 0.863  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 1.000        ; 1.180      ; 1.294      ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'KEY[2]'                                                                                                         ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.128 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.233      ; 1.219      ;
; -0.128 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.233      ; 1.219      ;
; -0.128 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.233      ; 1.219      ;
; -0.088 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.220      ; 1.246      ;
; -0.088 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.220      ; 1.246      ;
; -0.088 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.220      ; 1.246      ;
; -0.049 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.060      ; 1.125      ;
; -0.049 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.060      ; 1.125      ;
; -0.049 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.060      ; 1.125      ;
; -0.020 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.147      ; 1.241      ;
; -0.020 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.147      ; 1.241      ;
; -0.020 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.147      ; 1.241      ;
; -0.011 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.225      ; 1.328      ;
; -0.011 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.225      ; 1.328      ;
; -0.011 ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.225      ; 1.328      ;
; 0.023  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.030      ; 1.167      ;
; 0.023  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.030      ; 1.167      ;
; 0.023  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; 0.000        ; 1.030      ; 1.167      ;
; 0.834  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.233      ; 1.681      ;
; 0.834  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.233      ; 1.681      ;
; 0.834  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.233      ; 1.681      ;
; 0.852  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.220      ; 1.686      ;
; 0.852  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.220      ; 1.686      ;
; 0.852  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.220      ; 1.686      ;
; 0.898  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.060      ; 1.572      ;
; 0.898  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.060      ; 1.572      ;
; 0.898  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.060      ; 1.572      ;
; 0.942  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.147      ; 1.703      ;
; 0.942  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.147      ; 1.703      ;
; 0.942  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.147      ; 1.703      ;
; 0.954  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.225      ; 1.793      ;
; 0.954  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.225      ; 1.793      ;
; 0.954  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.225      ; 1.793      ;
; 0.986  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.030      ; 1.630      ;
; 0.986  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.030      ; 1.630      ;
; 0.986  ; KEY[3]    ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ; KEY[3]       ; KEY[2]      ; -0.500       ; 1.030      ; 1.630      ;
+--------+-----------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[2]'                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[2] ; Rise       ; KEY[2]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ;
; -0.146 ; 0.038        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ;
; -0.146 ; 0.038        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ;
; -0.146 ; 0.038        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ;
; -0.145 ; 0.039        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ;
; -0.145 ; 0.039        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ;
; -0.145 ; 0.039        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ;
; -0.139 ; 0.045        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ;
; -0.126 ; 0.058        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ;
; -0.126 ; 0.058        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ;
; -0.126 ; 0.058        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ;
; -0.126 ; 0.058        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ;
; -0.126 ; 0.058        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ;
; -0.126 ; 0.058        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ;
; -0.113 ; 0.071        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ;
; -0.113 ; 0.071        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ;
; -0.113 ; 0.071        ; 0.184          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ;
; 0.034  ; 0.034        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[1]~_emulated|clk              ;
; 0.034  ; 0.034        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[2]~_emulated|clk              ;
; 0.034  ; 0.034        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[3]~_emulated|clk              ;
; 0.035  ; 0.035        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[13]~_emulated|clk             ;
; 0.035  ; 0.035        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[14]~_emulated|clk             ;
; 0.035  ; 0.035        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[15]~_emulated|clk             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[0]~_emulated|clk              ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[16]~_emulated|clk             ;
; 0.041  ; 0.041        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[17]~_emulated|clk             ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[4]~_emulated|clk              ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[5]~_emulated|clk              ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[6]~_emulated|clk              ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[7]~_emulated|clk              ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[8]~_emulated|clk              ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[9]~_emulated|clk              ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[10]~_emulated|clk             ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[11]~_emulated|clk             ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; load_and_rotate_1|mem[12]~_emulated|clk             ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; KEY[2]~input|o                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; KEY[2]~input|i                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[2] ; Rise       ; KEY[2]~input|i                                      ;
; 0.711  ; 0.927        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~_emulated ;
; 0.711  ; 0.927        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~_emulated ;
; 0.711  ; 0.927        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~_emulated ;
; 0.723  ; 0.939        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~_emulated  ;
; 0.723  ; 0.939        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~_emulated  ;
; 0.723  ; 0.939        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~_emulated  ;
; 0.723  ; 0.939        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~_emulated  ;
; 0.723  ; 0.939        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~_emulated  ;
; 0.723  ; 0.939        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~_emulated  ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~_emulated  ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~_emulated ;
; 0.735  ; 0.951        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~_emulated ;
; 0.742  ; 0.958        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~_emulated ;
; 0.742  ; 0.958        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~_emulated ;
; 0.742  ; 0.958        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~_emulated ;
; 0.742  ; 0.958        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~_emulated  ;
; 0.742  ; 0.958        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~_emulated  ;
; 0.742  ; 0.958        ; 0.216          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~_emulated  ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; KEY[2]~input|o                                      ;
; 0.933  ; 0.933        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[10]~_emulated|clk             ;
; 0.933  ; 0.933        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[11]~_emulated|clk             ;
; 0.933  ; 0.933        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[12]~_emulated|clk             ;
; 0.945  ; 0.945        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[4]~_emulated|clk              ;
; 0.945  ; 0.945        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[5]~_emulated|clk              ;
; 0.945  ; 0.945        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[6]~_emulated|clk              ;
; 0.945  ; 0.945        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[7]~_emulated|clk              ;
; 0.945  ; 0.945        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[8]~_emulated|clk              ;
; 0.945  ; 0.945        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[9]~_emulated|clk              ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[0]~_emulated|clk              ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[16]~_emulated|clk             ;
; 0.957  ; 0.957        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[17]~_emulated|clk             ;
; 0.964  ; 0.964        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[13]~_emulated|clk             ;
; 0.964  ; 0.964        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[14]~_emulated|clk             ;
; 0.964  ; 0.964        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[15]~_emulated|clk             ;
; 0.964  ; 0.964        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[1]~_emulated|clk              ;
; 0.964  ; 0.964        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[2]~_emulated|clk              ;
; 0.964  ; 0.964        ; 0.000          ; High Pulse Width ; KEY[2] ; Rise       ; load_and_rotate_1|mem[3]~_emulated|clk              ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[3]'                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[3] ; Rise       ; KEY[3]                                          ;
; 0.038  ; 0.038        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[7]       ;
; 0.039  ; 0.039        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[8]       ;
; 0.041  ; 0.041        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[10]      ;
; 0.041  ; 0.041        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[11]      ;
; 0.041  ; 0.041        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[2]       ;
; 0.041  ; 0.041        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[3]       ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[12]      ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[1]       ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[7]|dataa                 ;
; 0.044  ; 0.044        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[8]|dataa                 ;
; 0.044  ; 0.044        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[9]|dataa                 ;
; 0.046  ; 0.046        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[10]|datab                ;
; 0.046  ; 0.046        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[11]|datab                ;
; 0.047  ; 0.047        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[13]      ;
; 0.047  ; 0.047        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[15]      ;
; 0.047  ; 0.047        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[10]~latch ;
; 0.047  ; 0.047        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[12]~latch ;
; 0.047  ; 0.047        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[12]|datab                ;
; 0.048  ; 0.048        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[14]      ;
; 0.048  ; 0.048        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[4]       ;
; 0.048  ; 0.048        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[5]       ;
; 0.048  ; 0.048        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[6]       ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[11]~latch ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[6]~latch  ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[7]~latch  ;
; 0.050  ; 0.050        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[8]~latch  ;
; 0.050  ; 0.050        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[9]~latch  ;
; 0.051  ; 0.051        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[2]|datab                 ;
; 0.051  ; 0.051        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[3]|datab                 ;
; 0.051  ; 0.051        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[4]|datac                 ;
; 0.051  ; 0.051        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[5]|datac                 ;
; 0.051  ; 0.051        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[6]|datac                 ;
; 0.051  ; 0.051        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[4]~latch|datac            ;
; 0.051  ; 0.051        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[5]~latch|datac            ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[13]|dataa                ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[15]|dataa                ;
; 0.052  ; 0.052        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[1]|datab                 ;
; 0.053  ; 0.053        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[9]       ;
; 0.053  ; 0.053        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[14]|dataa                ;
; 0.053  ; 0.053        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[10]~latch|datad           ;
; 0.053  ; 0.053        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[12]~latch|datad           ;
; 0.053  ; 0.053        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[1]~latch|datac            ;
; 0.053  ; 0.053        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[3]~latch|datac            ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[11]~latch|datad           ;
; 0.054  ; 0.054        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[6]~latch|datad            ;
; 0.055  ; 0.055        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[4]~latch  ;
; 0.055  ; 0.055        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~latch  ;
; 0.055  ; 0.055        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[7]~latch|datad            ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[8]~latch|datad            ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[9]~latch|datad            ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~latch ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~latch  ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~latch  ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~latch ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~latch ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~latch  ;
; 0.063  ; 0.063        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[14]~latch|datad           ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[13]~latch|datad           ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[15]~latch|datad           ;
; 0.066  ; 0.066        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[0]       ;
; 0.066  ; 0.066        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[16]      ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[2]~latch|datad            ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[17]      ;
; 0.071  ; 0.071        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[0]|datab                 ;
; 0.071  ; 0.071        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[16]|datab                ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|dest[17]|datab                ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~latch  ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~latch ;
; 0.086  ; 0.086        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~latch ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[0]~latch|datad            ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[16]~latch|datad           ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; load_and_rotate_1|mem[17]~latch|datad           ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|o                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|i                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|i                                  ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|o                                  ;
; 0.908  ; 0.908        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[0]~latch|datad            ;
; 0.908  ; 0.908        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[16]~latch|datad           ;
; 0.909  ; 0.909        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[17]~latch|datad           ;
; 0.914  ; 0.914        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[0]~latch  ;
; 0.914  ; 0.914        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[16]~latch ;
; 0.914  ; 0.914        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[17]~latch ;
; 0.917  ; 0.917        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[17]      ;
; 0.919  ; 0.919        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[17]|datab                ;
; 0.923  ; 0.923        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[0]       ;
; 0.923  ; 0.923        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Fall       ; load_and_rotate:load_and_rotate_1|dest[16]      ;
; 0.928  ; 0.928        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[0]|datab                 ;
; 0.928  ; 0.928        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|dest[16]|datab                ;
; 0.931  ; 0.931        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[2]~latch|datad            ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[2]~latch  ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[13]~latch|datad           ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[14]~latch|datad           ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate_1|mem[15]~latch|datad           ;
; 0.941  ; 0.941        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[13]~latch ;
; 0.941  ; 0.941        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[14]~latch ;
; 0.941  ; 0.941        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[15]~latch ;
; 0.942  ; 0.942        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[1]~latch  ;
; 0.943  ; 0.943        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[3]~latch  ;
; 0.943  ; 0.943        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; load_and_rotate:load_and_rotate_1|mem[5]~latch  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[2]     ; 0.396 ; 0.869 ; Rise       ; KEY[2]          ;
;  KEY[3]   ; KEY[2]     ; 0.396 ; 0.869 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[2]     ; 2.436 ; 3.183 ; Rise       ; KEY[2]          ;
;  SW[0]    ; KEY[2]     ; 2.087 ; 2.821 ; Rise       ; KEY[2]          ;
;  SW[1]    ; KEY[2]     ; 1.846 ; 2.543 ; Rise       ; KEY[2]          ;
;  SW[2]    ; KEY[2]     ; 1.842 ; 2.545 ; Rise       ; KEY[2]          ;
;  SW[3]    ; KEY[2]     ; 1.965 ; 2.649 ; Rise       ; KEY[2]          ;
;  SW[4]    ; KEY[2]     ; 1.896 ; 2.579 ; Rise       ; KEY[2]          ;
;  SW[5]    ; KEY[2]     ; 1.801 ; 2.492 ; Rise       ; KEY[2]          ;
;  SW[6]    ; KEY[2]     ; 1.799 ; 2.458 ; Rise       ; KEY[2]          ;
;  SW[7]    ; KEY[2]     ; 2.239 ; 2.955 ; Rise       ; KEY[2]          ;
;  SW[8]    ; KEY[2]     ; 2.047 ; 2.741 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; 2.066 ; 2.778 ; Rise       ; KEY[2]          ;
;  SW[10]   ; KEY[2]     ; 2.436 ; 3.183 ; Rise       ; KEY[2]          ;
;  SW[11]   ; KEY[2]     ; 2.038 ; 2.724 ; Rise       ; KEY[2]          ;
;  SW[12]   ; KEY[2]     ; 1.909 ; 2.625 ; Rise       ; KEY[2]          ;
;  SW[13]   ; KEY[2]     ; 1.658 ; 2.338 ; Rise       ; KEY[2]          ;
;  SW[14]   ; KEY[2]     ; 1.831 ; 2.545 ; Rise       ; KEY[2]          ;
;  SW[15]   ; KEY[2]     ; 1.841 ; 2.544 ; Rise       ; KEY[2]          ;
;  SW[16]   ; KEY[2]     ; 1.880 ; 2.557 ; Rise       ; KEY[2]          ;
;  SW[17]   ; KEY[2]     ; 1.992 ; 2.703 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[3]     ; 2.584 ; 3.298 ; Rise       ; KEY[3]          ;
;  SW[0]    ; KEY[3]     ; 2.363 ; 3.006 ; Rise       ; KEY[3]          ;
;  SW[1]    ; KEY[3]     ; 2.421 ; 3.097 ; Rise       ; KEY[3]          ;
;  SW[2]    ; KEY[3]     ; 2.233 ; 2.893 ; Rise       ; KEY[3]          ;
;  SW[3]    ; KEY[3]     ; 2.311 ; 2.976 ; Rise       ; KEY[3]          ;
;  SW[4]    ; KEY[3]     ; 2.100 ; 2.761 ; Rise       ; KEY[3]          ;
;  SW[5]    ; KEY[3]     ; 2.214 ; 2.879 ; Rise       ; KEY[3]          ;
;  SW[6]    ; KEY[3]     ; 2.070 ; 2.736 ; Rise       ; KEY[3]          ;
;  SW[7]    ; KEY[3]     ; 2.449 ; 3.139 ; Rise       ; KEY[3]          ;
;  SW[8]    ; KEY[3]     ; 2.369 ; 3.053 ; Rise       ; KEY[3]          ;
;  SW[9]    ; KEY[3]     ; 2.030 ; 2.681 ; Rise       ; KEY[3]          ;
;  SW[10]   ; KEY[3]     ; 2.584 ; 3.298 ; Rise       ; KEY[3]          ;
;  SW[11]   ; KEY[3]     ; 2.400 ; 3.074 ; Rise       ; KEY[3]          ;
;  SW[12]   ; KEY[3]     ; 2.127 ; 2.778 ; Rise       ; KEY[3]          ;
;  SW[13]   ; KEY[3]     ; 2.145 ; 2.798 ; Rise       ; KEY[3]          ;
;  SW[14]   ; KEY[3]     ; 2.302 ; 2.989 ; Rise       ; KEY[3]          ;
;  SW[15]   ; KEY[3]     ; 2.134 ; 2.796 ; Rise       ; KEY[3]          ;
;  SW[16]   ; KEY[3]     ; 2.479 ; 3.142 ; Rise       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; 2.400 ; 3.048 ; Rise       ; KEY[3]          ;
; KEY[*]    ; KEY[3]     ; 0.129 ; 0.546 ; Fall       ; KEY[3]          ;
;  KEY[3]   ; KEY[3]     ; 0.129 ; 0.546 ; Fall       ; KEY[3]          ;
; SW[*]     ; KEY[3]     ; 2.126 ; 2.802 ; Fall       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; 2.126 ; 2.802 ; Fall       ; KEY[3]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[2]     ; 0.194  ; -0.205 ; Rise       ; KEY[2]          ;
;  KEY[3]   ; KEY[2]     ; 0.194  ; -0.205 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[2]     ; -1.410 ; -2.061 ; Rise       ; KEY[2]          ;
;  SW[0]    ; KEY[2]     ; -1.790 ; -2.480 ; Rise       ; KEY[2]          ;
;  SW[1]    ; KEY[2]     ; -1.593 ; -2.260 ; Rise       ; KEY[2]          ;
;  SW[2]    ; KEY[2]     ; -1.554 ; -2.219 ; Rise       ; KEY[2]          ;
;  SW[3]    ; KEY[2]     ; -1.710 ; -2.386 ; Rise       ; KEY[2]          ;
;  SW[4]    ; KEY[2]     ; -1.599 ; -2.276 ; Rise       ; KEY[2]          ;
;  SW[5]    ; KEY[2]     ; -1.507 ; -2.193 ; Rise       ; KEY[2]          ;
;  SW[6]    ; KEY[2]     ; -1.529 ; -2.175 ; Rise       ; KEY[2]          ;
;  SW[7]    ; KEY[2]     ; -1.935 ; -2.644 ; Rise       ; KEY[2]          ;
;  SW[8]    ; KEY[2]     ; -1.752 ; -2.433 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; -1.800 ; -2.494 ; Rise       ; KEY[2]          ;
;  SW[10]   ; KEY[2]     ; -2.089 ; -2.820 ; Rise       ; KEY[2]          ;
;  SW[11]   ; KEY[2]     ; -1.744 ; -2.416 ; Rise       ; KEY[2]          ;
;  SW[12]   ; KEY[2]     ; -1.612 ; -2.311 ; Rise       ; KEY[2]          ;
;  SW[13]   ; KEY[2]     ; -1.410 ; -2.061 ; Rise       ; KEY[2]          ;
;  SW[14]   ; KEY[2]     ; -1.575 ; -2.258 ; Rise       ; KEY[2]          ;
;  SW[15]   ; KEY[2]     ; -1.554 ; -2.244 ; Rise       ; KEY[2]          ;
;  SW[16]   ; KEY[2]     ; -1.592 ; -2.256 ; Rise       ; KEY[2]          ;
;  SW[17]   ; KEY[2]     ; -1.695 ; -2.364 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[3]     ; -1.509 ; -2.157 ; Rise       ; KEY[3]          ;
;  SW[0]    ; KEY[3]     ; -1.831 ; -2.455 ; Rise       ; KEY[3]          ;
;  SW[1]    ; KEY[3]     ; -1.739 ; -2.393 ; Rise       ; KEY[3]          ;
;  SW[2]    ; KEY[3]     ; -1.751 ; -2.391 ; Rise       ; KEY[3]          ;
;  SW[3]    ; KEY[3]     ; -1.734 ; -2.382 ; Rise       ; KEY[3]          ;
;  SW[4]    ; KEY[3]     ; -1.596 ; -2.234 ; Rise       ; KEY[3]          ;
;  SW[5]    ; KEY[3]     ; -1.509 ; -2.157 ; Rise       ; KEY[3]          ;
;  SW[6]    ; KEY[3]     ; -1.596 ; -2.241 ; Rise       ; KEY[3]          ;
;  SW[7]    ; KEY[3]     ; -1.817 ; -2.484 ; Rise       ; KEY[3]          ;
;  SW[8]    ; KEY[3]     ; -1.822 ; -2.485 ; Rise       ; KEY[3]          ;
;  SW[9]    ; KEY[3]     ; -1.563 ; -2.189 ; Rise       ; KEY[3]          ;
;  SW[10]   ; KEY[3]     ; -2.094 ; -2.786 ; Rise       ; KEY[3]          ;
;  SW[11]   ; KEY[3]     ; -1.781 ; -2.435 ; Rise       ; KEY[3]          ;
;  SW[12]   ; KEY[3]     ; -1.587 ; -2.218 ; Rise       ; KEY[3]          ;
;  SW[13]   ; KEY[3]     ; -1.675 ; -2.308 ; Rise       ; KEY[3]          ;
;  SW[14]   ; KEY[3]     ; -1.814 ; -2.474 ; Rise       ; KEY[3]          ;
;  SW[15]   ; KEY[3]     ; -1.652 ; -2.294 ; Rise       ; KEY[3]          ;
;  SW[16]   ; KEY[3]     ; -1.929 ; -2.566 ; Rise       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; -1.883 ; -2.522 ; Rise       ; KEY[3]          ;
; KEY[*]    ; KEY[3]     ; 0.417  ; 0.018  ; Fall       ; KEY[3]          ;
;  KEY[3]   ; KEY[3]     ; 0.417  ; 0.018  ; Fall       ; KEY[3]          ;
; SW[*]     ; KEY[3]     ; -1.472 ; -2.126 ; Fall       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; -1.472 ; -2.126 ; Fall       ; KEY[3]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[3]     ; 6.462 ; 6.853 ; Fall       ; KEY[3]          ;
;  LEDR[0]  ; KEY[3]     ; 4.363 ; 4.579 ; Fall       ; KEY[3]          ;
;  LEDR[1]  ; KEY[3]     ; 5.124 ; 5.419 ; Fall       ; KEY[3]          ;
;  LEDR[2]  ; KEY[3]     ; 5.036 ; 5.316 ; Fall       ; KEY[3]          ;
;  LEDR[3]  ; KEY[3]     ; 4.764 ; 5.030 ; Fall       ; KEY[3]          ;
;  LEDR[4]  ; KEY[3]     ; 4.496 ; 4.722 ; Fall       ; KEY[3]          ;
;  LEDR[5]  ; KEY[3]     ; 4.598 ; 4.829 ; Fall       ; KEY[3]          ;
;  LEDR[6]  ; KEY[3]     ; 4.926 ; 5.198 ; Fall       ; KEY[3]          ;
;  LEDR[7]  ; KEY[3]     ; 5.193 ; 5.495 ; Fall       ; KEY[3]          ;
;  LEDR[8]  ; KEY[3]     ; 5.550 ; 5.884 ; Fall       ; KEY[3]          ;
;  LEDR[9]  ; KEY[3]     ; 6.289 ; 6.652 ; Fall       ; KEY[3]          ;
;  LEDR[10] ; KEY[3]     ; 4.961 ; 5.229 ; Fall       ; KEY[3]          ;
;  LEDR[11] ; KEY[3]     ; 4.436 ; 4.656 ; Fall       ; KEY[3]          ;
;  LEDR[12] ; KEY[3]     ; 5.648 ; 5.974 ; Fall       ; KEY[3]          ;
;  LEDR[13] ; KEY[3]     ; 6.046 ; 6.473 ; Fall       ; KEY[3]          ;
;  LEDR[14] ; KEY[3]     ; 4.548 ; 4.789 ; Fall       ; KEY[3]          ;
;  LEDR[15] ; KEY[3]     ; 6.462 ; 6.853 ; Fall       ; KEY[3]          ;
;  LEDR[16] ; KEY[3]     ; 4.136 ; 4.322 ; Fall       ; KEY[3]          ;
;  LEDR[17] ; KEY[3]     ; 4.473 ; 4.713 ; Fall       ; KEY[3]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[3]     ; 3.996 ; 4.175 ; Fall       ; KEY[3]          ;
;  LEDR[0]  ; KEY[3]     ; 4.218 ; 4.425 ; Fall       ; KEY[3]          ;
;  LEDR[1]  ; KEY[3]     ; 4.945 ; 5.227 ; Fall       ; KEY[3]          ;
;  LEDR[2]  ; KEY[3]     ; 4.860 ; 5.128 ; Fall       ; KEY[3]          ;
;  LEDR[3]  ; KEY[3]     ; 4.599 ; 4.854 ; Fall       ; KEY[3]          ;
;  LEDR[4]  ; KEY[3]     ; 4.358 ; 4.575 ; Fall       ; KEY[3]          ;
;  LEDR[5]  ; KEY[3]     ; 4.456 ; 4.678 ; Fall       ; KEY[3]          ;
;  LEDR[6]  ; KEY[3]     ; 4.772 ; 5.034 ; Fall       ; KEY[3]          ;
;  LEDR[7]  ; KEY[3]     ; 5.014 ; 5.304 ; Fall       ; KEY[3]          ;
;  LEDR[8]  ; KEY[3]     ; 5.356 ; 5.678 ; Fall       ; KEY[3]          ;
;  LEDR[9]  ; KEY[3]     ; 6.096 ; 6.447 ; Fall       ; KEY[3]          ;
;  LEDR[10] ; KEY[3]     ; 4.789 ; 5.046 ; Fall       ; KEY[3]          ;
;  LEDR[11] ; KEY[3]     ; 4.286 ; 4.497 ; Fall       ; KEY[3]          ;
;  LEDR[12] ; KEY[3]     ; 5.450 ; 5.764 ; Fall       ; KEY[3]          ;
;  LEDR[13] ; KEY[3]     ; 5.832 ; 6.242 ; Fall       ; KEY[3]          ;
;  LEDR[14] ; KEY[3]     ; 4.396 ; 4.628 ; Fall       ; KEY[3]          ;
;  LEDR[15] ; KEY[3]     ; 6.268 ; 6.646 ; Fall       ; KEY[3]          ;
;  LEDR[16] ; KEY[3]     ; 3.996 ; 4.175 ; Fall       ; KEY[3]          ;
;  LEDR[17] ; KEY[3]     ; 4.319 ; 4.549 ; Fall       ; KEY[3]          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -2.402  ; -0.376 ; -0.238   ; -0.180  ; -3.000              ;
;  KEY[2]          ; -0.921  ; -0.376 ; -0.238   ; -0.180  ; -3.000              ;
;  KEY[3]          ; -2.402  ; -0.018 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -47.044 ; -0.458 ; -3.042   ; -1.125  ; -29.13              ;
;  KEY[2]          ; -11.569 ; -0.440 ; -3.042   ; -1.125  ; -26.130             ;
;  KEY[3]          ; -35.475 ; -0.018 ; N/A      ; N/A     ; -3.000              ;
+------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[2]     ; 0.844 ; 0.964 ; Rise       ; KEY[2]          ;
;  KEY[3]   ; KEY[2]     ; 0.844 ; 0.964 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[2]     ; 4.751 ; 5.187 ; Rise       ; KEY[2]          ;
;  SW[0]    ; KEY[2]     ; 4.046 ; 4.423 ; Rise       ; KEY[2]          ;
;  SW[1]    ; KEY[2]     ; 3.535 ; 3.937 ; Rise       ; KEY[2]          ;
;  SW[2]    ; KEY[2]     ; 3.527 ; 3.925 ; Rise       ; KEY[2]          ;
;  SW[3]    ; KEY[2]     ; 3.768 ; 4.088 ; Rise       ; KEY[2]          ;
;  SW[4]    ; KEY[2]     ; 3.643 ; 4.027 ; Rise       ; KEY[2]          ;
;  SW[5]    ; KEY[2]     ; 3.442 ; 3.872 ; Rise       ; KEY[2]          ;
;  SW[6]    ; KEY[2]     ; 3.407 ; 3.812 ; Rise       ; KEY[2]          ;
;  SW[7]    ; KEY[2]     ; 4.342 ; 4.740 ; Rise       ; KEY[2]          ;
;  SW[8]    ; KEY[2]     ; 3.917 ; 4.331 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; 4.006 ; 4.394 ; Rise       ; KEY[2]          ;
;  SW[10]   ; KEY[2]     ; 4.751 ; 5.187 ; Rise       ; KEY[2]          ;
;  SW[11]   ; KEY[2]     ; 3.955 ; 4.347 ; Rise       ; KEY[2]          ;
;  SW[12]   ; KEY[2]     ; 3.738 ; 4.114 ; Rise       ; KEY[2]          ;
;  SW[13]   ; KEY[2]     ; 3.205 ; 3.602 ; Rise       ; KEY[2]          ;
;  SW[14]   ; KEY[2]     ; 3.578 ; 3.987 ; Rise       ; KEY[2]          ;
;  SW[15]   ; KEY[2]     ; 3.596 ; 3.983 ; Rise       ; KEY[2]          ;
;  SW[16]   ; KEY[2]     ; 3.699 ; 4.034 ; Rise       ; KEY[2]          ;
;  SW[17]   ; KEY[2]     ; 3.915 ; 4.271 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[3]     ; 5.036 ; 5.434 ; Rise       ; KEY[3]          ;
;  SW[0]    ; KEY[3]     ; 4.554 ; 4.923 ; Rise       ; KEY[3]          ;
;  SW[1]    ; KEY[3]     ; 4.693 ; 5.096 ; Rise       ; KEY[3]          ;
;  SW[2]    ; KEY[3]     ; 4.303 ; 4.680 ; Rise       ; KEY[3]          ;
;  SW[3]    ; KEY[3]     ; 4.440 ; 4.810 ; Rise       ; KEY[3]          ;
;  SW[4]    ; KEY[3]     ; 4.064 ; 4.417 ; Rise       ; KEY[3]          ;
;  SW[5]    ; KEY[3]     ; 4.284 ; 4.685 ; Rise       ; KEY[3]          ;
;  SW[6]    ; KEY[3]     ; 3.976 ; 4.377 ; Rise       ; KEY[3]          ;
;  SW[7]    ; KEY[3]     ; 4.760 ; 5.184 ; Rise       ; KEY[3]          ;
;  SW[8]    ; KEY[3]     ; 4.574 ; 4.993 ; Rise       ; KEY[3]          ;
;  SW[9]    ; KEY[3]     ; 3.888 ; 4.303 ; Rise       ; KEY[3]          ;
;  SW[10]   ; KEY[3]     ; 5.036 ; 5.434 ; Rise       ; KEY[3]          ;
;  SW[11]   ; KEY[3]     ; 4.650 ; 5.045 ; Rise       ; KEY[3]          ;
;  SW[12]   ; KEY[3]     ; 4.112 ; 4.523 ; Rise       ; KEY[3]          ;
;  SW[13]   ; KEY[3]     ; 4.157 ; 4.551 ; Rise       ; KEY[3]          ;
;  SW[14]   ; KEY[3]     ; 4.502 ; 4.908 ; Rise       ; KEY[3]          ;
;  SW[15]   ; KEY[3]     ; 4.153 ; 4.570 ; Rise       ; KEY[3]          ;
;  SW[16]   ; KEY[3]     ; 4.843 ; 5.233 ; Rise       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; 4.678 ; 5.021 ; Rise       ; KEY[3]          ;
; KEY[*]    ; KEY[3]     ; 1.082 ; 1.159 ; Fall       ; KEY[3]          ;
;  KEY[3]   ; KEY[3]     ; 1.082 ; 1.159 ; Fall       ; KEY[3]          ;
; SW[*]     ; KEY[3]     ; 4.916 ; 5.270 ; Fall       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; 4.916 ; 5.270 ; Fall       ; KEY[3]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[2]     ; 0.346  ; 0.300  ; Rise       ; KEY[2]          ;
;  KEY[3]   ; KEY[2]     ; 0.346  ; 0.300  ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[2]     ; -1.410 ; -2.061 ; Rise       ; KEY[2]          ;
;  SW[0]    ; KEY[2]     ; -1.790 ; -2.480 ; Rise       ; KEY[2]          ;
;  SW[1]    ; KEY[2]     ; -1.593 ; -2.260 ; Rise       ; KEY[2]          ;
;  SW[2]    ; KEY[2]     ; -1.554 ; -2.219 ; Rise       ; KEY[2]          ;
;  SW[3]    ; KEY[2]     ; -1.710 ; -2.386 ; Rise       ; KEY[2]          ;
;  SW[4]    ; KEY[2]     ; -1.599 ; -2.276 ; Rise       ; KEY[2]          ;
;  SW[5]    ; KEY[2]     ; -1.507 ; -2.193 ; Rise       ; KEY[2]          ;
;  SW[6]    ; KEY[2]     ; -1.529 ; -2.175 ; Rise       ; KEY[2]          ;
;  SW[7]    ; KEY[2]     ; -1.935 ; -2.644 ; Rise       ; KEY[2]          ;
;  SW[8]    ; KEY[2]     ; -1.752 ; -2.433 ; Rise       ; KEY[2]          ;
;  SW[9]    ; KEY[2]     ; -1.800 ; -2.494 ; Rise       ; KEY[2]          ;
;  SW[10]   ; KEY[2]     ; -2.089 ; -2.820 ; Rise       ; KEY[2]          ;
;  SW[11]   ; KEY[2]     ; -1.744 ; -2.416 ; Rise       ; KEY[2]          ;
;  SW[12]   ; KEY[2]     ; -1.612 ; -2.311 ; Rise       ; KEY[2]          ;
;  SW[13]   ; KEY[2]     ; -1.410 ; -2.061 ; Rise       ; KEY[2]          ;
;  SW[14]   ; KEY[2]     ; -1.575 ; -2.258 ; Rise       ; KEY[2]          ;
;  SW[15]   ; KEY[2]     ; -1.554 ; -2.244 ; Rise       ; KEY[2]          ;
;  SW[16]   ; KEY[2]     ; -1.592 ; -2.256 ; Rise       ; KEY[2]          ;
;  SW[17]   ; KEY[2]     ; -1.695 ; -2.364 ; Rise       ; KEY[2]          ;
; SW[*]     ; KEY[3]     ; -1.509 ; -2.157 ; Rise       ; KEY[3]          ;
;  SW[0]    ; KEY[3]     ; -1.831 ; -2.455 ; Rise       ; KEY[3]          ;
;  SW[1]    ; KEY[3]     ; -1.739 ; -2.393 ; Rise       ; KEY[3]          ;
;  SW[2]    ; KEY[3]     ; -1.751 ; -2.391 ; Rise       ; KEY[3]          ;
;  SW[3]    ; KEY[3]     ; -1.734 ; -2.382 ; Rise       ; KEY[3]          ;
;  SW[4]    ; KEY[3]     ; -1.596 ; -2.234 ; Rise       ; KEY[3]          ;
;  SW[5]    ; KEY[3]     ; -1.509 ; -2.157 ; Rise       ; KEY[3]          ;
;  SW[6]    ; KEY[3]     ; -1.596 ; -2.241 ; Rise       ; KEY[3]          ;
;  SW[7]    ; KEY[3]     ; -1.817 ; -2.484 ; Rise       ; KEY[3]          ;
;  SW[8]    ; KEY[3]     ; -1.822 ; -2.485 ; Rise       ; KEY[3]          ;
;  SW[9]    ; KEY[3]     ; -1.563 ; -2.189 ; Rise       ; KEY[3]          ;
;  SW[10]   ; KEY[3]     ; -2.094 ; -2.786 ; Rise       ; KEY[3]          ;
;  SW[11]   ; KEY[3]     ; -1.781 ; -2.435 ; Rise       ; KEY[3]          ;
;  SW[12]   ; KEY[3]     ; -1.587 ; -2.218 ; Rise       ; KEY[3]          ;
;  SW[13]   ; KEY[3]     ; -1.675 ; -2.308 ; Rise       ; KEY[3]          ;
;  SW[14]   ; KEY[3]     ; -1.814 ; -2.474 ; Rise       ; KEY[3]          ;
;  SW[15]   ; KEY[3]     ; -1.652 ; -2.294 ; Rise       ; KEY[3]          ;
;  SW[16]   ; KEY[3]     ; -1.929 ; -2.566 ; Rise       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; -1.883 ; -2.522 ; Rise       ; KEY[3]          ;
; KEY[*]    ; KEY[3]     ; 0.417  ; 0.018  ; Fall       ; KEY[3]          ;
;  KEY[3]   ; KEY[3]     ; 0.417  ; 0.018  ; Fall       ; KEY[3]          ;
; SW[*]     ; KEY[3]     ; -1.472 ; -2.126 ; Fall       ; KEY[3]          ;
;  SW[17]   ; KEY[3]     ; -1.472 ; -2.126 ; Fall       ; KEY[3]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; KEY[3]     ; 11.574 ; 11.575 ; Fall       ; KEY[3]          ;
;  LEDR[0]  ; KEY[3]     ; 7.782  ; 7.844  ; Fall       ; KEY[3]          ;
;  LEDR[1]  ; KEY[3]     ; 9.397  ; 9.359  ; Fall       ; KEY[3]          ;
;  LEDR[2]  ; KEY[3]     ; 9.261  ; 9.144  ; Fall       ; KEY[3]          ;
;  LEDR[3]  ; KEY[3]     ; 8.586  ; 8.649  ; Fall       ; KEY[3]          ;
;  LEDR[4]  ; KEY[3]     ; 8.075  ; 8.123  ; Fall       ; KEY[3]          ;
;  LEDR[5]  ; KEY[3]     ; 8.292  ; 8.304  ; Fall       ; KEY[3]          ;
;  LEDR[6]  ; KEY[3]     ; 8.874  ; 8.916  ; Fall       ; KEY[3]          ;
;  LEDR[7]  ; KEY[3]     ; 9.542  ; 9.524  ; Fall       ; KEY[3]          ;
;  LEDR[8]  ; KEY[3]     ; 10.281 ; 10.137 ; Fall       ; KEY[3]          ;
;  LEDR[9]  ; KEY[3]     ; 11.226 ; 11.228 ; Fall       ; KEY[3]          ;
;  LEDR[10] ; KEY[3]     ; 9.069  ; 9.039  ; Fall       ; KEY[3]          ;
;  LEDR[11] ; KEY[3]     ; 7.897  ; 7.964  ; Fall       ; KEY[3]          ;
;  LEDR[12] ; KEY[3]     ; 10.422 ; 10.266 ; Fall       ; KEY[3]          ;
;  LEDR[13] ; KEY[3]     ; 11.200 ; 11.174 ; Fall       ; KEY[3]          ;
;  LEDR[14] ; KEY[3]     ; 8.186  ; 8.270  ; Fall       ; KEY[3]          ;
;  LEDR[15] ; KEY[3]     ; 11.574 ; 11.575 ; Fall       ; KEY[3]          ;
;  LEDR[16] ; KEY[3]     ; 7.378  ; 7.440  ; Fall       ; KEY[3]          ;
;  LEDR[17] ; KEY[3]     ; 8.088  ; 8.119  ; Fall       ; KEY[3]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[3]     ; 3.996 ; 4.175 ; Fall       ; KEY[3]          ;
;  LEDR[0]  ; KEY[3]     ; 4.218 ; 4.425 ; Fall       ; KEY[3]          ;
;  LEDR[1]  ; KEY[3]     ; 4.945 ; 5.227 ; Fall       ; KEY[3]          ;
;  LEDR[2]  ; KEY[3]     ; 4.860 ; 5.128 ; Fall       ; KEY[3]          ;
;  LEDR[3]  ; KEY[3]     ; 4.599 ; 4.854 ; Fall       ; KEY[3]          ;
;  LEDR[4]  ; KEY[3]     ; 4.358 ; 4.575 ; Fall       ; KEY[3]          ;
;  LEDR[5]  ; KEY[3]     ; 4.456 ; 4.678 ; Fall       ; KEY[3]          ;
;  LEDR[6]  ; KEY[3]     ; 4.772 ; 5.034 ; Fall       ; KEY[3]          ;
;  LEDR[7]  ; KEY[3]     ; 5.014 ; 5.304 ; Fall       ; KEY[3]          ;
;  LEDR[8]  ; KEY[3]     ; 5.356 ; 5.678 ; Fall       ; KEY[3]          ;
;  LEDR[9]  ; KEY[3]     ; 6.096 ; 6.447 ; Fall       ; KEY[3]          ;
;  LEDR[10] ; KEY[3]     ; 4.789 ; 5.046 ; Fall       ; KEY[3]          ;
;  LEDR[11] ; KEY[3]     ; 4.286 ; 4.497 ; Fall       ; KEY[3]          ;
;  LEDR[12] ; KEY[3]     ; 5.450 ; 5.764 ; Fall       ; KEY[3]          ;
;  LEDR[13] ; KEY[3]     ; 5.832 ; 6.242 ; Fall       ; KEY[3]          ;
;  LEDR[14] ; KEY[3]     ; 4.396 ; 4.628 ; Fall       ; KEY[3]          ;
;  LEDR[15] ; KEY[3]     ; 6.268 ; 6.646 ; Fall       ; KEY[3]          ;
;  LEDR[16] ; KEY[3]     ; 3.996 ; 4.175 ; Fall       ; KEY[3]          ;
;  LEDR[17] ; KEY[3]     ; 4.319 ; 4.549 ; Fall       ; KEY[3]          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[2]     ; KEY[2]   ; 18       ; 0        ; 0        ; 0        ;
; KEY[3]     ; KEY[2]   ; 54       ; 18       ; 0        ; 0        ;
; KEY[2]     ; KEY[3]   ; 0        ; 0        ; 18       ; 0        ;
; KEY[3]     ; KEY[3]   ; 0        ; 0        ; 19       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[2]     ; KEY[2]   ; 18       ; 0        ; 0        ; 0        ;
; KEY[3]     ; KEY[2]   ; 54       ; 18       ; 0        ; 0        ;
; KEY[2]     ; KEY[3]   ; 0        ; 0        ; 18       ; 0        ;
; KEY[3]     ; KEY[3]   ; 0        ; 0        ; 19       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[3]     ; KEY[2]   ; 18       ; 18       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[3]     ; KEY[2]   ; 18       ; 18       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 27 10:54:51 2013
Info: Command: quartus_sta rotate_leds -c rotate_leds
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rotate_leds.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[2] KEY[2]
    Info (332105): create_clock -period 1.000 -name KEY[3] KEY[3]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.402       -35.475 KEY[3] 
    Info (332119):    -0.921       -11.569 KEY[2] 
Info (332146): Worst-case hold slack is -0.375
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.375        -0.375 KEY[2] 
    Info (332119):     0.037         0.000 KEY[3] 
Info (332146): Worst-case recovery slack is -0.116
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.116        -0.507 KEY[2] 
Info (332146): Worst-case removal slack is -0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.180        -1.125 KEY[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.130 KEY[2] 
    Info (332119):    -3.000        -3.000 KEY[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.247
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.247       -32.957 KEY[3] 
    Info (332119):    -0.757        -9.020 KEY[2] 
Info (332146): Worst-case hold slack is -0.376
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.376        -0.388 KEY[2] 
    Info (332119):     0.052         0.000 KEY[3] 
Info (332146): Worst-case recovery slack is 0.024
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.024         0.000 KEY[2] 
Info (332146): Worst-case removal slack is -0.168
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.168        -1.095 KEY[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.130 KEY[2] 
    Info (332119):    -3.000        -3.000 KEY[3] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.504        -5.380 KEY[3] 
    Info (332119):    -0.399        -4.886 KEY[2] 
Info (332146): Worst-case hold slack is -0.224
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.224        -0.440 KEY[2] 
    Info (332119):    -0.018        -0.018 KEY[3] 
Info (332146): Worst-case recovery slack is -0.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.238        -3.042 KEY[2] 
Info (332146): Worst-case removal slack is -0.128
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.128        -0.888 KEY[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -23.385 KEY[2] 
    Info (332119):    -3.000        -3.000 KEY[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 389 megabytes
    Info: Processing ended: Mon May 27 10:55:00 2013
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:06


