#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 16 13:46:31 2019
# Process ID: 28399
# Current directory: /home/ryan/vivado
# Command line: vivado
# Log file: /home/ryan/vivado/vivado.log
# Journal file: /home/ryan/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project counter_verilog /home/ryan/vivado/counter_verilog -part xc7a35tcpg236-1
set_property simulator_language Verilog [current_project]
file mkdir /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new
close [ open /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v w ]
add_files /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
file mkdir /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v w ]
add_files -fileset sim_1 /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source counter_tb.tcl
close_sim
launch_simulation
source counter_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
file mkdir /home/ryan/vivado/counter_verilog/counter_verilog.srcs/constrs_1
file mkdir /home/ryan/vivado/counter_verilog/counter_verilog.srcs/constrs_1/new
close [ open /home/ryan/vivado/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_pins.xdc w ]
add_files -fileset constrs_1 /home/ryan/vivado/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_pins.xdc
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
close_sim
