{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733144610996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733144610997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 10:03:30 2024 " "Processing started: Mon Dec  2 10:03:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733144610997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733144610997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcpo -c pcpo " "Command: quartus_map --read_settings_files=on --write_settings_files=off pcpo -c pcpo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733144610997 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733144611099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcpo.v 1 1 " "Found 1 design units, including 1 entities, in source file pcpo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcpo " "Found entity 1: pcpo" {  } { { "pcpo.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/pcpo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733144611151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733144611151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733144611152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733144611152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po.v 1 1 " "Found 1 design units, including 1 entities, in source file po.v" { { "Info" "ISGN_ENTITY_NAME" "1 po " "Found entity 1: po" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733144611152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733144611152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcpo " "Elaborating entity \"pcpo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733144611196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:fsm " "Elaborating entity \"pc\" for hierarchy \"pc:fsm\"" {  } { { "pcpo.v" "fsm" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/pcpo.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733144611202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "po po:po1 " "Elaborating entity \"po\" for hierarchy \"po:po1\"" {  } { { "pcpo.v" "po1" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/pcpo.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733144611203 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "po.v(12) " "Verilog HDL Event Control error at po.v(12): mixed single- and double-edge expressions are not supported" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 12 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1733144611203 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LoadA po.v(19) " "Verilog HDL Always Construct warning at po.v(19): variable \"LoadA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733144611204 "|pcpo|po:po1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaA po.v(20) " "Verilog HDL Always Construct warning at po.v(20): variable \"entradaA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733144611204 "|pcpo|po:po1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ShiftR po.v(21) " "Verilog HDL Always Construct warning at po.v(21): variable \"ShiftR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733144611204 "|pcpo|po:po1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regA po.v(22) " "Verilog HDL Always Construct warning at po.v(22): variable \"regA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733144611204 "|pcpo|po:po1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regA po.v(12) " "Verilog HDL Always Construct warning at po.v(12): inferring latch(es) for variable \"regA\", which holds its previous value in one or more paths through the always construct" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733144611204 "|pcpo|po:po1"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "po.v(27) " "Verilog HDL Event Control error at po.v(27): mixed single- and double-edge expressions are not supported" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 27 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1733144611204 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RstB po.v(29) " "Verilog HDL Always Construct warning at po.v(29): variable \"RstB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733144611204 "|pcpo|po:po1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IncB po.v(30) " "Verilog HDL Always Construct warning at po.v(30): variable \"IncB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733144611204 "|pcpo|po:po1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 po.v(31) " "Verilog HDL assignment warning at po.v(31): truncated value with size 32 to match size of target (5)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733144611204 "|pcpo|po:po1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc po.v(27) " "Verilog HDL Always Construct warning at po.v(27): inferring latch(es) for variable \"acc\", which holds its previous value in one or more paths through the always construct" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733144611204 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[0\] po.v(30) " "Inferred latch for \"acc\[0\]\" at po.v(30)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[1\] po.v(30) " "Inferred latch for \"acc\[1\]\" at po.v(30)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[2\] po.v(30) " "Inferred latch for \"acc\[2\]\" at po.v(30)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[3\] po.v(30) " "Inferred latch for \"acc\[3\]\" at po.v(30)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc\[4\] po.v(30) " "Inferred latch for \"acc\[4\]\" at po.v(30)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[0\] po.v(19) " "Inferred latch for \"regA\[0\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[1\] po.v(19) " "Inferred latch for \"regA\[1\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[2\] po.v(19) " "Inferred latch for \"regA\[2\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[3\] po.v(19) " "Inferred latch for \"regA\[3\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[4\] po.v(19) " "Inferred latch for \"regA\[4\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[5\] po.v(19) " "Inferred latch for \"regA\[5\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[6\] po.v(19) " "Inferred latch for \"regA\[6\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[7\] po.v(19) " "Inferred latch for \"regA\[7\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[8\] po.v(19) " "Inferred latch for \"regA\[8\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[9\] po.v(19) " "Inferred latch for \"regA\[9\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[10\] po.v(19) " "Inferred latch for \"regA\[10\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[11\] po.v(19) " "Inferred latch for \"regA\[11\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[12\] po.v(19) " "Inferred latch for \"regA\[12\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611205 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[13\] po.v(19) " "Inferred latch for \"regA\[13\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611206 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[14\] po.v(19) " "Inferred latch for \"regA\[14\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611206 "|pcpo|po:po1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[15\] po.v(19) " "Inferred latch for \"regA\[15\]\" at po.v(19)" {  } { { "po.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/po.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733144611206 "|pcpo|po:po1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "po:po1 " "Can't elaborate user hierarchy \"po:po1\"" {  } { { "pcpo.v" "po1" { Text "/home/gme/guilherme.manske/quartus/Verilog/pcpo/pcpo.v" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733144611206 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733144611231 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  2 10:03:31 2024 " "Processing ended: Mon Dec  2 10:03:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733144611231 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733144611231 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733144611231 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733144611231 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 10 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733144611316 ""}
