INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Tema_3/Tema_3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CBBD_1
INFO: [VRFC 10-311] analyzing module CBBD_2
INFO: [VRFC 10-311] analyzing module PIPO
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-311] analyzing module SISO
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-311] analyzing module tb
