
--- a/arch/mips/include/asm/arch-jz4775/spi.h	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/mips/include/asm/arch-jz4775/spi.h	2023-07-26 11:31:37.000000000 -0400
@@ -0,0 +1,70 @@
+#include <config.h>
+#include <common.h>
+#include <asm/gpio.h>
+#include <asm/io.h>
+#include <asm/arch/cpm.h>
+
+#define SPINORFLASH_JS25BU32QA
+
+/* SSI REGISTER */
+#define	SSI_DR		 0x00
+#define	SSI_CR0		 0x04
+#define	SSI_CR1		 0x08
+#define	SSI_SR		 0x0C
+#define	SSI_ITR		 0x10
+#define	SSI_ICR		 0x14
+#define	SSI_GR		 0x18
+
+#define SSI_CR0_SSIE		(1 << 15)
+#define SSI_CR0_EACLRUN		(1 << 7)
+#define SSI_CR0_FSEL		(1 << 6)
+#define SSI_CR0_TFLUSH		(1 << 2)
+#define SSI_CR0_RFLUSH		(1 << 1)
+
+#define SSI_CR1_PHA		(1 << 1)
+#define SSI_CR1_POL		(1 << 0)
+#define SSI_CR1_FLEN_8BIT	(0x6 << SSI_CR1_FLEN_BIT)
+#define SSI_CR1_FLEN_BIT	3
+#define SSI_CR1_FMAT_SPI	(0 << SSI_CR1_FMAT_BIT)
+#define SSI_CR1_FMAT_BIT	20
+#define SSI_CR1_TCKFI_3		(3 << SSI_CR1_TCKFI_BIT)
+#define SSI_CR1_TCKFI_BIT	26
+#define SSI_CR1_TFVCK_3		(3 << SSI_CR1_TFVCK_BIT)
+#define SSI_CR1_TFVCK_BIT	28
+#define SSI_CR1_UNFIN		(1 << 23)
+#define SSI_GPCHL_LOW           (0 << 2)
+#define SSI_GPCHL_HIGH          (1 << 2)
+
+
+#define SSI_SR_BUSY             (1 << 6)
+#define SSI_SR_RFE		(1 << 4)
+#define SSI_SR_TFF		(1 << 5)
+#define SSI_SR_UNDR             (1 << 1)
+
+#define SSI_SR_RFIFONUM_BIT	8
+#define SSI_SR_RFIFONUM_MASK	(0xff << SSI_SR_RFIFONUM_BIT)
+
+/* SPI Flash Instructions */
+#define CMD_WREN 	0x06	/* Write Enable */
+#define CMD_WRDI 	0x04	/* Write Disable */
+#define CMD_RDSR 	0x05	/* Read Status Register */
+#define CMD_WRSR 	0x01	/* Write Status Register */
+#define CMD_READ 	0x03	/* Read Data */
+#define CMD_FAST_READ 	0x0B	/* Read Data at high speed */
+#define CMD_PP 		0x02	/* Page Program(write data) */
+#define CMD_SE 		0xD8	/* Sector Erase */
+#define CMD_BE 		0xC7	/* Bulk or Chip Erase */
+#define CMD_DP 		0xB9	/* Deep Power-Down */
+#define CMD_RES 	0xAB	/* Release from Power-Down and Read Electronic Signature */
+#define CMD_RDID 	0x9F	/* Read Identification */
+#define CMD_SR_WIP          (1 << 0)
+#define CMD_ERASE_4K            0x20
+#define CMD_ERASE_32K           0x52
+#define CMD_ERASE_64K           0xd8
+#define CMD_ERASE_CE            0x60
+#define SSI_FRMHL_CE0_LOW_CE1_LOW   (0 << 30)
+#define SSI_FRMHL_CE0_HIGH_CE1_LOW  (1 << 30)
+#define SSI_FRMHL_CE0_LOW_CE1_HIGH  (2 << 30)
+#define SSI_FRMHL_CE0_HIGH_CE1_HIGH (3 << 30)
+#define SSI_GPCMD           (1 << 25)
+
