Warning: Clock network timing may not be up-to-date since only 66.666664 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 20
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 18:52:56 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays =  0.00% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (818.03,235.91)               1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/Q (fd2qd1_hd)   0.1570        0.9250    0.4189     1.1689 f    (827.16,236.42)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge (net)     2   0.0085              0.9250    0.0000     1.1689 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U73/A (or2d1_hd)   0.0000    0.1570    0.0000     0.9250    0.0000 *   1.1689 f    (830.82,236.00)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U73/Y (or2d1_hd)             0.1047               0.9250    0.2050     1.3739 f    (832.41,236.10)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n145 (net)     1   0.0042                         0.9250    0.0000     1.3739 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (SNPS_CLOCK_GATE_HIGH_spi_master_2)   0.9250   0.0000   1.3739 f (netlink)                     
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (net)   0.0042          0.9250    0.0000     1.3739 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/EN (cglpd1_hd)   0.0000   0.1047   0.0000   0.9250   0.0000 *   1.3739 f (836.84,235.91) u so  1.05
  data arrival time                                                                                                   1.3739                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0910     1.0160                                            
  data required time                                                                                                  1.0160                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0160                                            
  data arrival time                                                                                                  -1.3739                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3579                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (778.21,372.82)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/Q (fd1eqd1_hd)    0.2163               0.9250    0.4281     1.1781 f    (778.76,373.06)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m[23] (net)     4   0.0172                       0.9250    0.0000     1.1781 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U230/A (oa21d1_hd)   0.0000   0.2163    0.0000     0.9250    0.0000 *   1.1782 f    (771.74,383.79)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U230/Y (oa21d1_hd)            0.1883               0.9250    0.1690     1.3472 r    (771.14,383.97)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n81 (net)     1   0.0041                           0.9250    0.0000     1.3472 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_2)   0.9250   0.0000   1.3472 r (netlink)                         
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (net)   0.0041                 0.9250    0.0000     1.3472 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/EN (cglpd1_hd)   0.0000   0.1883   0.0000   0.9250   0.0000 *   1.3472 r (765.56,387.11) u so      1.05
  data arrival time                                                                                                   1.3472                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.3472                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4122                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/data_out_valid_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/data_out_valid_reg_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1194.89,693.62)           1.05
  khu_sensor_top/mpr121_controller/i2c_master/data_out_valid_reg_reg/Q (fd1eqd1_hd)   0.3069     0.9250    0.4789     1.2289 f    (1195.44,693.38)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/data_out_valid (net)     3   0.0278                0.9250    0.0000     1.2289 f    [0.02,0.03]                           
  khu_sensor_top/mpr121_controller/i2c_master/data_out_valid (i2c_master)                        0.9250    0.0000     1.2289 f    (netlink)                             
  khu_sensor_top/mpr121_controller/w_i2c_data_out_valid (net)   0.0278                           0.9250    0.0000     1.2289 f    [0.02,0.03]                           
  khu_sensor_top/mpr121_controller/U122/B (nd2d1_hd)              0.0000    0.3069    0.0000     0.9250    0.0002 *   1.2292 f    (1190.16,668.03)                      1.05
  khu_sensor_top/mpr121_controller/U122/Y (nd2d1_hd)                        0.2929               0.9250    0.2156     1.4448 r    (1189.57,667.80)                      1.05
  khu_sensor_top/mpr121_controller/n7 (net)     3       0.0127                                   0.9250    0.0000     1.4448 r    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U14/A (ivd1_hd)                0.0000    0.2929    0.0000     0.9250    0.0004 *   1.4452 r    (1185.76,596.03)                      1.05
  khu_sensor_top/mpr121_controller/U14/Y (ivd1_hd)                          0.1075               0.9250    0.0907     1.5359 f    (1185.32,596.17)                      1.05
  khu_sensor_top/mpr121_controller/n6 (net)     1       0.0038                                   0.9250    0.0000     1.5359 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_mpr121_controller_3)   0.9250   0.0000   1.5359 f (netlink)                
  khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/EN (net)   0.0038            0.9250    0.0000     1.5359 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1075   0.0000   0.9250   0.0001 *   1.5360 f (1173.00,585.72) u so  1.05
  data arrival time                                                                                                   1.5360                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_DATA_OUT_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0905     1.0155                                            
  data required time                                                                                                  1.0155                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0155                                            
  data arrival time                                                                                                  -1.5360                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5204                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (832.99,254.52)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd2qd1_hd)    0.2741               0.9250    0.4956     1.2456 f    (842.12,254.02)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0223                      0.9250    0.0000     1.2456 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.2456 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0223                          0.9250    0.0000     1.2456 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/U306/A (ivd1_hd)              0.0000    0.2741    0.0000     0.9250    0.0002 *   1.2458 f    (872.04,254.41)                       1.05
  khu_sensor_top/ads1292_controller/U306/Y (ivd1_hd)                        0.2558               0.9250    0.1724     1.4182 r    (872.47,254.27)                       1.05
  khu_sensor_top/ads1292_controller/n207 (net)     3    0.0107                                   0.9250    0.0000     1.4182 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U194/C (nr4d1_hd)             0.0000    0.2558    0.0000     0.9250    0.0000 *   1.4183 r    (874.54,254.46)                       1.05
  khu_sensor_top/ads1292_controller/U194/Y (nr4d1_hd)                       0.0805               0.9250    0.1340     1.5523 f    (873.66,254.63)                       1.05
  khu_sensor_top/ads1292_controller/n164 (net)     1    0.0040                                   0.9250    0.0000     1.5523 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_6)   0.9250   0.0000   1.5523 f (netlink)         
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (net)   0.0040      0.9250    0.0000     1.5523 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.0805   0.0000   0.9250   0.0001 *   1.5523 f (856.64,261.73) u so  1.05
  data arrival time                                                                                                   1.5523                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/CK (cglpd1_hd)             0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0952     1.0202                                            
  data required time                                                                                                  1.0202                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0202                                            
  data arrival time                                                                                                  -1.5523                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5322                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1108.65,199.91)       i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.3940               0.9250    0.5621     1.3121 f    (1099.52,200.42)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_SM_Main[2] (net)     9   0.0366                       0.9250    0.0000     1.3121 f    [0.02,0.04]                           
  khu_sensor_top/uart_controller/uart_rx/U91/C (oa21d1_hd)        0.0000    0.3940    0.0000     0.9250    0.0001 *   1.3122 f    (1098.18,200.27)                      1.05
  khu_sensor_top/uart_controller/uart_rx/U91/Y (oa21d1_hd)                  0.2488               0.9250    0.1605     1.4727 r    (1097.90,200.07)                      1.05
  khu_sensor_top/uart_controller/uart_rx/n90 (net)     1   0.0044                                0.9250    0.0000     1.4727 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_rx_0)   0.9250   0.0000   1.4727 r (netlink)                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/EN (net)   0.0044              0.9250    0.0000     1.4727 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/EN (cglpd1_hd)   0.0000   0.2488   0.0000   0.9250   0.0000 *   1.4728 r (1104.36,207.12) u so  1.05
  data arrival time                                                                                                   1.4728                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4728                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5378                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (781.51,484.92)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/Q (fd2qd1_hd)               0.4173               0.9250    0.5751     1.3251 f    (790.64,484.42)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate[0] (net)     8   0.0394                                 0.9250    0.0000     1.3251 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/U55/C (oa21d1_hd)                 0.0000    0.4173    0.0000     0.9250    0.0005 *   1.3255 f    (778.29,513.36)                       1.05
  khu_sensor_top/ads1292_filter/U55/Y (oa21d1_hd)                           0.2555               0.9250    0.1648     1.4904 r    (778.02,513.57)                       1.05
  khu_sensor_top/ads1292_filter/n109 (net)      1       0.0045                                   0.9250    0.0000     1.4904 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_7)   0.9250   0.0000   1.4904 r (netlink)                    
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (net)   0.0045             0.9250    0.0000     1.4904 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/EN (cglpd1_hd)   0.0000   0.2555   0.0000   0.9250   0.0000 *   1.4904 r (771.28,506.52) u so  1.05
  data arrival time                                                                                                   1.4904                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4904                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5554                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1188.95,192.71)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_2_/Q (fd2qd1_hd)     0.4346               0.9250    0.5844     1.3344 f    (1198.08,193.22)                      1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[2] (net)    11   0.0415                       0.9250    0.0000     1.3344 f    [0.02,0.04]                           
  khu_sensor_top/uart_controller/uart_tx/U116/A (nd2d1_hd)        0.0000    0.4346    0.0000     0.9250    0.0010 *   1.3354 f    (1164.15,214.38)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U116/Y (nd2d1_hd)                  0.1517               0.9250    0.1577     1.4931 r    (1163.91,214.20)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n140 (net)     1   0.0044                               0.9250    0.0000     1.4931 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (SNPS_CLOCK_GATE_HIGH_uart_tx_1)   0.9250   0.0000   1.4931 r (netlink)                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/EN (net)   0.0044              0.9250    0.0000     1.4931 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/EN (cglpd1_hd)   0.0000   0.1517   0.0000   0.9250   0.0000 *   1.4931 r (1159.80,214.32) u so  1.05
  data arrival time                                                                                                   1.4931                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4931                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5581                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (832.99,254.52)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd2qd1_hd)    0.2741               0.9250    0.4956     1.2456 f    (842.12,254.02)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0223                      0.9250    0.0000     1.2456 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.2456 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0223                          0.9250    0.0000     1.2456 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/U306/A (ivd1_hd)              0.0000    0.2741    0.0000     0.9250    0.0002 *   1.2458 f    (872.04,254.41)                       1.05
  khu_sensor_top/ads1292_controller/U306/Y (ivd1_hd)                        0.2558               0.9250    0.1724     1.4182 r    (872.47,254.27)                       1.05
  khu_sensor_top/ads1292_controller/n207 (net)     3    0.0107                                   0.9250    0.0000     1.4182 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U264/B (nr2d1_hd)             0.0000    0.2558    0.0000     0.9250    0.0001 *   1.4183 r    (873.80,246.82)                       1.05
  khu_sensor_top/ads1292_controller/U264/Y (nr2d1_hd)                       0.1728               0.9250    0.1473     1.5656 f    (873.21,246.84)                       1.05
  khu_sensor_top/ads1292_controller/n118 (net)     3    0.0120                                   0.9250    0.0000     1.5656 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_1)   0.9250   0.0000   1.5656 f (netlink)                 
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (net)   0.0120              0.9250    0.0000     1.5656 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1728   0.0000   0.9250   0.0001 *   1.5657 f (849.16,261.73) u so   1.05
  data arrival time                                                                                                   1.5657                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0794     1.0044                                            
  data required time                                                                                                  1.0044                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0044                                            
  data arrival time                                                                                                  -1.5657                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5613                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (460.97,344.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/Q (fd1eqd1_hd)        0.1805               0.9250    0.4058     1.1558 f    (461.52,344.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard (net)     3   0.0130                           0.9250    0.0000     1.1558 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U296/B (nd2d1_hd)     0.0000    0.1805    0.0000     0.9250    0.0001 *   1.1560 f    (457.55,362.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U296/Y (nd2d1_hd)               0.4079               0.9250    0.2282     1.3842 r    (456.97,362.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1068 (net)     4   0.0190                           0.9250    0.0000     1.3842 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U345/B (oa21d1_hd)    0.0000    0.4079    0.0000     0.9250    0.0001 *   1.3843 r    (448.95,369.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U345/Y (oa21d1_hd)              0.1728               0.9250    0.1869     1.5712 f    (450.22,369.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1448 (net)     3   0.0097                           0.9250    0.0000     1.5712 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_6)   0.9250   0.0000   1.5712 f (netlink)                        
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/EN (net)   0.0097                0.9250    0.0000     1.5712 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/latch/EN (cglpd1_hd)   0.0000   0.1728   0.0000   0.9250   0.0001 *   1.5713 f (454.92,376.92) u so     1.05
  data arrival time                                                                                                   1.5713                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sticky_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0794     1.0044                                            
  data required time                                                                                                  1.0044                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0044                                            
  data arrival time                                                                                                  -1.5713                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5669                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1010.97,859.22)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/Q (fd1eqd1_hd)    0.2055               0.9250    0.4214     1.1714 f    (1011.52,858.98)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard (net)     3   0.0159                       0.9250    0.0000     1.1714 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U301/B (nd2d1_hd)   0.0000   0.2055   0.0000     0.9250    0.0002 *   1.1716 f    (1001.84,876.83)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U301/Y (nd2d1_hd)           0.3531               0.9250    0.2097     1.3813 r    (1002.43,876.60)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1069 (net)     4   0.0156                       0.9250    0.0000     1.3813 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U350/B (oa21d1_hd)   0.0000   0.3531   0.0000    0.9250    0.0001 *   1.3814 r    (1004.73,877.21)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U350/Y (oa21d1_hd)          0.2004               0.9250    0.1879     1.5693 f    (1003.46,876.87)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1448 (net)     3   0.0114                       0.9250    0.0000     1.5693 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_6)   0.9250   0.0000   1.5693 f (netlink)                    
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/EN (net)   0.0114            0.9250    0.0000     1.5693 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/latch/EN (cglpd1_hd)   0.0000   0.2004   0.0000   0.9250   0.0001 *   1.5694 f (1026.04,873.72) u so  1.05
  data arrival time                                                                                                   1.5694                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sticky_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0746     0.9996                                            
  data required time                                                                                                  0.9996                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9996                                            
  data arrival time                                                                                                  -1.5694                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5698                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1211.61,992.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/Q (fd1eqd1_hd)        0.1820               0.9250    0.4068     1.1568 f    (1212.16,992.26)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard (net)     3   0.0132                           0.9250    0.0000     1.1568 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U298/B (nd2d1_hd)     0.0000    0.1820    0.0000     0.9250    0.0001 *   1.1569 f    (1202.04,999.23)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U298/Y (nd2d1_hd)               0.3476               0.9250    0.2025     1.3594 r    (1201.45,999.00)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1072 (net)     4   0.0155                           0.9250    0.0000     1.3594 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U347/B (oa21d1_hd)    0.0000    0.3476    0.0000     0.9250    0.0001 *   1.3595 r    (1196.94,999.60)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U347/Y (oa21d1_hd)              0.2481               0.9250    0.2070     1.5664 f    (1198.22,999.27)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1452 (net)     3   0.0149                           0.9250    0.0000     1.5664 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_6)   0.9250   0.0000   1.5664 f (netlink)                        
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/EN (net)   0.0149                0.9250    0.0000     1.5664 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/latch/EN (cglpd1_hd)   0.0000   0.2481   0.0000   0.9250   0.0001 *   1.5665 f (1199.84,1006.32) u so   1.05
  data arrival time                                                                                                   1.5665                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sticky_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0682     0.9932                                            
  data required time                                                                                                  0.9932                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9932                                            
  data arrival time                                                                                                  -1.5665                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5732                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch
            (gating element for clock clk_half)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1159.47,225.73)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Done_reg/Q (fd2qd1_hd)        0.3871               0.9250    0.5583     1.3083 f    (1168.60,225.22)                      1.05
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Done (net)     5   0.0358                          0.9250    0.0000     1.3083 f    [0.03,0.04]                           
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Done (uart_tx)                                     0.9250    0.0000     1.3083 f    (netlink)                             
  khu_sensor_top/uart_controller/w_uart_data_tx_done (net)   0.0358                              0.9250    0.0000     1.3083 f    [0.03,0.04]                           
  khu_sensor_top/uart_controller/U145/A (scg16d1_hd)              0.0000    0.3871    0.0000     0.9250    0.0005 *   1.3087 f    (1168.16,286.32)                      1.05
  khu_sensor_top/uart_controller/U145/Y (scg16d1_hd)                        0.1540               0.9250    0.2800     1.5888 f    (1169.85,286.53)                      1.05
  khu_sensor_top/uart_controller/n43 (net)      2       0.0084                                   0.9250    0.0000     1.5888 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/EN (SNPS_CLOCK_GATE_HIGH_uart_controller_0)   0.9250   0.0000   1.5888 f (netlink)                 
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/EN (net)   0.0084           0.9250    0.0000     1.5888 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1540   0.0000   0.9250   0.0001 *   1.5888 f (1176.96,293.52) u so  1.05
  data arrival time                                                                                                   1.5888                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/latch/CK (cglpd1_hd)                  0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0826     1.0076                                            
  data required time                                                                                                  1.0076                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0076                                            
  data arrival time                                                                                                  -1.5888                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5812                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (438.09,621.62)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/Q (fd1eqd1_hd)   0.4052              0.9250    0.5319     1.2819 f    (438.64,621.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[0] (net)     8   0.0393                     0.9250    0.0000     1.2819 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U207/A (nr2d1_hd)   0.0000   0.4052    0.0000     0.9250    0.0012 *   1.2831 f    (424.52,653.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U207/Y (nr2d1_hd)            0.2465               0.9250    0.1837     1.4667 r    (424.27,654.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n880 (net)     1   0.0054                         0.9250    0.0000     1.4667 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U208/B (oa21d1_hd)   0.0000   0.2465   0.0000     0.9250    0.0000 *   1.4667 r    (419.10,657.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U208/Y (oa21d1_hd)           0.1339               0.9250    0.1276     1.5943 f    (417.82,657.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1133 (net)     1   0.0050                        0.9250    0.0000     1.5943 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9)   0.9250   0.0000   1.5943 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/EN (net)   0.0050                0.9250    0.0000     1.5943 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch/EN (cglpd1_hd)   0.0000   0.1339   0.0000   0.9250   0.0001 *   1.5944 f (406.08,667.91) u so     1.05
  data arrival time                                                                                                   1.5944                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0860     1.0110                                            
  data required time                                                                                                  1.0110                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0110                                            
  data arrival time                                                                                                  -1.5944                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5834                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (965.65,632.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_/Q (fd1eqd1_hd)    0.3802               0.9250    0.5184     1.2684 f    (966.20,632.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[0] (net)     8   0.0364                       0.9250    0.0000     1.2684 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U207/A (nr2d1_hd)    0.0000    0.3802    0.0000     0.9250    0.0002 *   1.2686 f    (964.41,624.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U207/Y (nr2d1_hd)              0.2875               0.9250    0.2000     1.4686 r    (964.15,625.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n878 (net)     1   0.0071                           0.9250    0.0000     1.4686 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U208/B (oa21d1_hd)   0.0000    0.2875    0.0000     0.9250    0.0000 *   1.4687 r    (963.30,621.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U208/Y (oa21d1_hd)             0.1462               0.9250    0.1390     1.6076 f    (964.58,621.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n1131 (net)     1   0.0056                          0.9250    0.0000     1.6076 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9)   0.9250   0.0000   1.6076 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/EN (net)   0.0056                  0.9250    0.0000     1.6076 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/latch/EN (cglpd1_hd)   0.0000   0.1462   0.0000   0.9250   0.0001 *   1.6077 f (968.84,607.33) u so       1.05
  data arrival time                                                                                                   1.6077                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/latch/CK (cglpd1_hd)                         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0839     1.0089                                            
  data required time                                                                                                  1.0089                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0089                                            
  data arrival time                                                                                                  -1.6077                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5987                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (807.25,581.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/Q (fd1eqd1_hd)    0.1731               0.9250    0.4013     1.1513 f    (807.79,581.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard (net)     3   0.0122                       0.9250    0.0000     1.1513 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U299/B (nd2d1_hd)   0.0000   0.1731   0.0000     0.9250    0.0001 *   1.1513 f    (795.47,585.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U299/Y (nd2d1_hd)           0.4162               0.9250    0.2301     1.3815 r    (794.89,585.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1056 (net)     4   0.0196                       0.9250    0.0000     1.3815 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U348/B (oa21d1_hd)   0.0000   0.4162   0.0000    0.9250    0.0002 *   1.3816 r    (785.54,578.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U348/Y (oa21d1_hd)          0.2268               0.9250    0.2139     1.5956 f    (786.82,578.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1435 (net)     3   0.0140                       0.9250    0.0000     1.5956 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_6)   0.9250   0.0000   1.5956 f (netlink)                    
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/EN (net)   0.0140            0.9250    0.0000     1.5956 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/latch/EN (cglpd1_hd)   0.0000   0.2268   0.0000   0.9250   0.0000 *   1.5956 f (786.68,571.33) u so  1.05
  data arrival time                                                                                                   1.5956                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sticky_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0701     0.9951                                            
  data required time                                                                                                  0.9951                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9951                                            
  data arrival time                                                                                                  -1.5956                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6004                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1057.83,560.02)                     1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/Q (fd1eqd1_hd)   0.3050               0.9250    0.4779     1.2279 f    (1057.29,560.26)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state[2] (net)     6   0.0276                      0.9250    0.0000     1.2279 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U75/C (nd3d1_hd)    0.0000    0.3050    0.0000     0.9250    0.0003 *   1.2282 f    (1076.20,552.83)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U75/Y (nd3d1_hd)              0.4139               0.9250    0.2758     1.5041 r    (1074.88,553.12)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n360 (net)     3   0.0182                          0.9250    0.0000     1.5041 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U162/A (ivd1_hd)    0.0000    0.4139    0.0000     0.9250    0.0002 *   1.5043 r    (1055.08,549.61)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U162/Y (ivd1_hd)              0.1351               0.9250    0.1098     1.6141 f    (1054.65,549.47)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n5 (net)     1   0.0042                            0.9250    0.0000     1.6141 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_3)   0.9250   0.0000   1.6141 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (net)   0.0042               0.9250    0.0000     1.6141 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1351   0.0000   0.9250   0.0001 *   1.6142 f (1046.72,523.91) u so   1.05
  data arrival time                                                                                                   1.6142                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0858     1.0108                                            
  data required time                                                                                                  1.0108                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0108                                            
  data arrival time                                                                                                  -1.6142                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6034                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_pstate_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (839.59,232.93)                       1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_1_/Q (fd2qd1_hd)           0.4869               0.9250    0.6104     1.3604 f    (848.72,232.42)                       1.05
  khu_sensor_top/ads1292_controller/r_pstate[1] (net)    10   0.0476                             0.9250    0.0000     1.3604 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_controller/U96/A (nd2d1_hd)              0.0000    0.4869    0.0000     0.9250    0.0016 *   1.3620 f    (921.37,235.98)                       1.05
  khu_sensor_top/ads1292_controller/U96/Y (nd2d1_hd)                        0.2180               0.9250    0.2057     1.5676 r    (921.61,235.80)                       1.05
  khu_sensor_top/ads1292_controller/n516 (net)     1    0.0081                                   0.9250    0.0000     1.5676 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_7)   0.9250   0.0000   1.5676 r (netlink)                   
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/EN (net)   0.0081                0.9250    0.0000     1.5676 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/latch/EN (cglpd1_hd)   0.0000   0.2180   0.0000   0.9250   0.0001 *   1.5677 r (920.44,261.73) u so     1.05
  data arrival time                                                                                                   1.5677                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.5677                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6327                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (957.29,869.62)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/Q (fd1eqd1_hd)   0.3518             0.9250    0.5031     1.2531 f    (957.84,869.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[1] (net)     7   0.0331                    0.9250    0.0000     1.2531 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U207/A (nd2d1_hd)   0.0000   0.3518   0.0000     0.9250    0.0002 *   1.2534 f    (981.65,862.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U207/Y (nd2d1_hd)           0.2228               0.9250    0.1769     1.4303 r    (981.89,862.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1066 (net)     2   0.0078                       0.9250    0.0000     1.4303 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U347/B (oa211d1_hd)   0.0000   0.2228   0.0000   0.9250    0.0001 *   1.4304 r    (988.31,859.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U347/Y (oa211d1_hd)         0.2756               0.9250    0.2049     1.6353 f    (990.05,858.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1423 (net)     3   0.0119                       0.9250    0.0000     1.6353 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_7)   0.9250   0.0000   1.6353 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/EN (net)   0.0119             0.9250    0.0000     1.6353 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2756   0.0000   0.9250   0.0001 *   1.6354 f (987.32,852.12) u so  1.05
  data arrival time                                                                                                   1.6354                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0670     0.9920                                            
  data required time                                                                                                  0.9920                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9920                                            
  data arrival time                                                                                                  -1.6354                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6434                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg/CK (fds2eqd2_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1015.51,545.53)                     1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB_reg/Q (fds2eqd2_hd)   0.3512               0.9250    0.5042     1.2542 f    (1014.60,545.89)                      1.05
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB (net)     2   0.0660                       0.9250    0.0000     1.2542 f    [0.06,0.07]                           
  khu_sensor_top/ads1292_filter/converter_f2i/o_Z_STB (converter_f2i)                            0.9250    0.0000     1.2542 f    (netlink)                             
  khu_sensor_top/ads1292_filter/w_converter_f2i_z_stb (net)   0.0660                             0.9250    0.0000     1.2542 f    [0.06,0.07]                           
  khu_sensor_top/ads1292_filter/U260/B (nd2d1_hd)                 0.0000    0.3512    0.0000     0.9250    0.0024 *   1.2566 f    (798.55,549.61)                       1.05
  khu_sensor_top/ads1292_filter/U260/Y (nd2d1_hd)                           0.3372               0.9250    0.2502     1.5068 r    (797.97,549.84)                       1.05
  khu_sensor_top/ads1292_filter/n35 (net)       3       0.0157                                   0.9250    0.0000     1.5068 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/U153/A (nr2ad1_hd)                0.0000    0.3372    0.0000     0.9250    0.0001 *   1.5069 r    (802.51,537.97)                       1.05
  khu_sensor_top/ads1292_filter/U153/Y (nr2ad1_hd)                          0.1632               0.9250    0.1550     1.6619 f    (802.80,538.23)                       1.05
  khu_sensor_top/ads1292_filter/n7 (net)        2       0.0092                                   0.9250    0.0000     1.6619 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_5)   0.9250   0.0000   1.6619 f (netlink)                
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/EN (net)   0.0092         0.9250    0.0000     1.6619 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1632   0.0000   0.9250   0.0027 *   1.6646 f (1011.08,506.52) u so  1.05
  data arrival time                                                                                                   1.6646                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/latch/CK (cglpd1_hd)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0810     1.0060                                            
  data required time                                                                                                  1.0060                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0060                                            
  data arrival time                                                                                                  -1.6646                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6586                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_counter_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (633.23,531.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_counter_reg_0_/Q (fd2qd1_hd)      0.1768               0.9250    0.4334     1.1834 f    (642.36,531.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_counter[0] (net)     2   0.0107                        0.9250    0.0000     1.1834 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/icc_place57/A (ivd1_hd)   0.0000    0.1768    0.0000     0.9250    0.0000 *   1.1834 f    (628.72,531.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/icc_place57/Y (ivd1_hd)             0.1957               0.9250    0.1285     1.3119 r    (628.28,531.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n62 (net)     2   0.0083                                 0.9250    0.0000     1.3119 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U580/B (nr2d1_hd)         0.0000    0.1957    0.0000     0.9250    0.0001 *   1.3119 r    (626.52,524.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U580/Y (nr2d1_hd)                   0.1289               0.9250    0.1130     1.4250 f    (625.93,524.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n88 (net)     2   0.0079                                 0.9250    0.0000     1.4250 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U296/A (nd2d1_hd)         0.0000    0.1289    0.0000     0.9250    0.0001 *   1.4250 f    (617.67,523.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U296/Y (nd2d1_hd)                   0.1637               0.9250    0.1066     1.5316 r    (617.43,523.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n86 (net)     1   0.0059                                 0.9250    0.0000     1.5316 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U294/C (oa211d1_hd)       0.0000    0.1637    0.0000     0.9250    0.0000 *   1.5317 r    (615.08,534.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U294/Y (oa211d1_hd)                 0.1902               0.9250    0.1324     1.6641 f    (615.17,534.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n83 (net)     1   0.0061                                 0.9250    0.0000     1.6641 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_4)   0.9250   0.0000   1.6641 f  (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/EN (net)   0.0061                0.9250    0.0000     1.6641 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1902   0.0000   0.9250   0.0000 *   1.6641 f (609.36,535.33) u so     1.05
  data arrival time                                                                                                   1.6641                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0764     1.0014                                            
  data required time                                                                                                  1.0014                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0014                                            
  data arrival time                                                                                                  -1.6641                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6627                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1162.97,1147.17)                    1.05
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/Q (fd3qd1_hd)   0.2185               0.9250    0.4517     1.2017 f    (1170.74,1147.56)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg (net)     4   0.0162                     0.9250    0.0000     1.2017 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/D (fd3qd1_hd)   0.0000   0.2185   0.0000   0.9250   0.0000 *   1.2018 f (1167.21,1154.71)              1.05
  data arrival time                                                                                                   1.2018                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (fd3qd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0346     1.0246                                            
  data required time                                                                                                  1.0246                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0246                                            
  data arrival time                                                                                                  -1.2018                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1772                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1149.79,722.42)             1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/Q (fd1eqd1_hd)   0.2340       0.9250    0.4391     1.1891 f    (1149.24,722.18)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg[1] (net)     4   0.0192              0.9250    0.0000     1.1891 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U39/A (nr2d1_hd)    0.0000    0.2340    0.0000     0.9250    0.0002 *   1.1893 f    (1159.32,725.65)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/U39/Y (nr2d1_hd)              0.2247               0.9250    0.1480     1.3373 r    (1159.07,726.00)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n592 (net)     1   0.0052                          0.9250    0.0000     1.3373 r    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/D (fd1eqd1_hd)   0.0000   0.2247   0.0000   0.9250   0.0000 *   1.3373 r (1157.22,722.10)            1.05
  data arrival time                                                                                                   1.3373                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_1_/CK (fd1eqd1_hd)                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3373                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3373                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1147.59,729.62)             1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/Q (fd1eqd1_hd)   0.2538       0.9250    0.4503     1.2003 f    (1147.05,729.38)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg[2] (net)     4   0.0216              0.9250    0.0000     1.2003 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U78/A (nr2d1_hd)    0.0000    0.2538    0.0000     0.9250    0.0001 *   1.2004 f    (1157.64,729.59)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/U78/Y (nr2d1_hd)              0.1986               0.9250    0.1393     1.3397 r    (1157.89,729.24)                      1.05
  khu_sensor_top/mpr121_controller/i2c_master/n594 (net)     1   0.0042                          0.9250    0.0000     1.3397 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/D (fd1eqd1_hd)   0.0000   0.1986   0.0000   0.9250   0.0000 *   1.3397 r (1155.02,729.30)            1.05
  data arrival time                                                                                                   1.3397                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bit_count_reg_reg_2_/CK (fd1eqd1_hd)                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3397                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3397                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1201.05,686.53)                     1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/Q (fd2qd1_hd)   0.1926               0.9250    0.4438     1.1938 f    (1191.92,686.02)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready (net)     2   0.0126                     0.9250    0.0000     1.1938 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U24/A (scg16d1_hd)             0.0000    0.1926    0.0000     0.9250    0.0000 *   1.1938 f    (1191.04,686.53)                      1.05
  khu_sensor_top/mpr121_controller/U24/Y (scg16d1_hd)                       0.1147               0.9250    0.2121     1.4059 f    (1189.35,686.31)                      1.05
  khu_sensor_top/mpr121_controller/n116 (net)     1     0.0051                                   0.9250    0.0000     1.4059 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/D (fd2qd1_hd)   0.0000   0.1147   0.0000   0.9250   0.0000 *   1.4059 f (1199.47,686.54)                    1.05
  data arrival time                                                                                                   1.4059                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_out_ready_reg/CK (fd2qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0609     1.0509                                            
  data required time                                                                                                  1.0509                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0509                                            
  data arrival time                                                                                                  -1.4059                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3551                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1165.61,1154.36)               1.05
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/Q (fd3qd1_hd)   0.1611          0.9250    0.4156     1.1656 f    (1173.38,1154.77)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg (net)     3   0.0096                0.9250    0.0000     1.1656 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U83/A (ad2d1_hd)    0.0000    0.1611    0.0000     0.9250    0.0001 *   1.1656 f    (1173.01,1146.85)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/U83/Y (ad2d1_hd)              0.0847               0.9250    0.1912     1.3569 f    (1174.56,1147.08)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/n597 (net)     1   0.0026                          0.9250    0.0000     1.3569 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/D (fd1eqd1_hd)   0.0000   0.0847   0.0000   0.9250   0.0000 *   1.3569 f (1174.26,1139.70)             1.05
  data arrival time                                                                                                   1.3569                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/CK (fd1eqd1_hd)                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3569                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3569                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (590.77,247.22)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/Q (fd1eqd1_hd)   0.1784              0.9250    0.4045     1.1545 f    (591.32,246.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[1] (net)     4   0.0128                     0.9250    0.0000     1.1545 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U180/C (oa211d1_hd)   0.0000   0.1784   0.0000    0.9250    0.0001 *   1.1546 f    (597.04,250.71)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U180/Y (oa211d1_hd)          0.2007               0.9250    0.1163     1.2709 r    (597.13,250.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n708 (net)     1   0.0039                         0.9250    0.0000     1.2709 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U181/B (nr2d1_hd)   0.0000   0.2007    0.0000     0.9250    0.0000 *   1.2709 r    (599.68,261.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U181/Y (nr2d1_hd)            0.0928               0.9250    0.0888     1.3597 f    (600.27,261.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n977 (net)     1   0.0030                         0.9250    0.0000     1.3597 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_2_/D (fds2eqd1_hd)   0.0000   0.0928   0.0000   0.9250   0.0000 *   1.3597 f (588.66,265.26)                   1.05
  data arrival time                                                                                                   1.3597                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_2_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3597                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3597                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (1148.91,610.32)                      1.05
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/Q (fd2qd1_hd)            0.1502               0.9250    0.4137     1.1637 f    (1158.04,610.82)                      1.05
  khu_sensor_top/mpr121_controller/r_lstate_1_ (net)     2   0.0078                              0.9250    0.0000     1.1637 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U21/C (scg2d2_hd)              0.0000    0.1502    0.0000     0.9250    0.0000 *   1.1637 f    (1162.23,609.93)                      1.05
  khu_sensor_top/mpr121_controller/U21/Y (scg2d2_hd)                        0.0897               0.9250    0.2570     1.4207 f    (1160.23,610.45)                      1.05
  khu_sensor_top/mpr121_controller/n113 (net)     1     0.0035                                   0.9250    0.0000     1.4207 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/D (fd2qd1_hd)   0.0000   0.0897    0.0000     0.9250    0.0000 *   1.4208 f    (1150.49,610.30)                      1.05
  data arrival time                                                                                                   1.4208                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd2qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0660     1.0560                                            
  data required time                                                                                                  1.0560                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0560                                            
  data arrival time                                                                                                  -1.4208                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3648                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_idle_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_idle_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (956.41,257.52)                       1.05
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/Q (fd2qd1_hd)           0.1634               0.9250    0.4237     1.1737 f    (947.28,258.02)                       1.05
  khu_sensor_top/ads1292_controller/n460 (net)     2    0.0092                                   0.9250    0.0000     1.1737 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U58/D0 (mx2d1_hd)             0.0000    0.1634    0.0000     0.9250    0.0000 *   1.1738 f    (961.36,257.49)                       1.05
  khu_sensor_top/ads1292_controller/U58/Y (mx2d1_hd)                        0.1167               0.9250    0.2429     1.4167 f    (958.75,257.71)                       1.05
  khu_sensor_top/ads1292_controller/n501 (net)     1    0.0030                                   0.9250    0.0000     1.4167 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/D (fd2qd1_hd)   0.0000   0.1167   0.0000     0.9250    0.0000 *   1.4167 f    (954.83,257.50)                       1.05
  data arrival time                                                                                                   1.4167                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/CK (fd2qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0605     1.0505                                            
  data required time                                                                                                  1.0505                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0505                                            
  data arrival time                                                                                                  -1.4167                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3662                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (922.75,621.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/Q (fd1eqd1_hd)    0.1809               0.9250    0.4061     1.1561 f    (922.21,621.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[1] (net)     4   0.0131                       0.9250    0.0000     1.1561 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U203/C (oa211d1_hd)   0.0000   0.1809    0.0000     0.9250    0.0002 *   1.1563 f    (944.20,617.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U203/Y (oa211d1_hd)            0.2037               0.9250    0.1181     1.2744 r    (944.29,617.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n875 (net)     1   0.0041                           0.9250    0.0000     1.2744 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U204/B (nr2d1_hd)    0.0000    0.2037    0.0000     0.9250    0.0000 *   1.2744 r    (945.52,635.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U204/Y (nr2d1_hd)              0.1029               0.9250    0.0962     1.3706 f    (946.11,635.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n1127 (net)     1   0.0041                          0.9250    0.0000     1.3706 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_2_/D (fds2eqd1_hd)   0.0000   0.1029   0.0000   0.9250   0.0000 *   1.3706 f (934.51,635.59)                     1.05
  data arrival time                                                                                                   1.3706                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_2_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3706                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3706                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1027.25,1092.82)                 1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/Q (fd1eqd1_hd)   0.1964            0.9250    0.4157     1.1657 f    (1027.80,1093.06)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[1] (net)     4   0.0149                   0.9250    0.0000     1.1657 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U205/C (oa211d1_hd)   0.0000   0.1964   0.0000   0.9250   0.0002 *   1.1660 f    (1019.00,1071.52)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U205/Y (oa211d1_hd)        0.1999               0.9250    0.1177     1.2836 r    (1018.91,1071.45)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n880 (net)     1   0.0036                       0.9250    0.0000     1.2836 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U206/B (nr2d1_hd)   0.0000   0.1999   0.0000    0.9250    0.0000 *   1.2837 r    (1018.12,1071.62)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U206/Y (nr2d1_hd)          0.0935               0.9250    0.0893     1.3730 f    (1017.53,1071.60)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1147 (net)     1   0.0031                      0.9250    0.0000     1.3730 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_/D (fds2eqd1_hd)   0.0000   0.0935   0.0000   0.9250   0.0000 *   1.3730 f (1010.66,1086.06)               1.05
  data arrival time                                                                                                   1.3730                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_2_/CK (fds2eqd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3730                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3730                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (428.85,621.62)                     1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/Q (fd1eqd1_hd)   0.1987              0.9250    0.4172     1.1672 f    (429.39,621.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[1] (net)     4   0.0152                     0.9250    0.0000     1.1672 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U203/C (oa211d1_hd)   0.0000   0.1987   0.0000    0.9250    0.0003 *   1.1675 f    (414.00,639.52)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U203/Y (oa211d1_hd)          0.1945               0.9250    0.1150     1.2825 r    (414.09,639.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n877 (net)     1   0.0032                         0.9250    0.0000     1.2825 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U204/B (nr2d1_hd)   0.0000   0.1945    0.0000     0.9250    0.0000 *   1.2825 r    (415.76,639.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U204/Y (nr2d1_hd)            0.1042               0.9250    0.0967     1.3792 f    (416.35,639.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1129 (net)     1   0.0046                        0.9250    0.0000     1.3792 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_2_/D (fds2eqd1_hd)   0.0000   0.1042   0.0000   0.9250   0.0001 *   1.3793 f (409.61,621.18)                   1.05
  data arrival time                                                                                                   1.3793                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_2_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3793                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3793                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_rreg_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (966.09,264.71)                       1.05
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/Q (fd2qd1_hd)           0.1763               0.9250    0.4330     1.1830 f    (956.96,265.22)                       1.05
  khu_sensor_top/ads1292_controller/r_rreg_mode (net)     3   0.0106                             0.9250    0.0000     1.1830 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U56/D0 (mx2d1_hd)             0.0000    0.1763    0.0000     0.9250    0.0000 *   1.1830 f    (962.23,271.89)                       1.05
  khu_sensor_top/ads1292_controller/U56/Y (mx2d1_hd)                        0.1172               0.9250    0.2467     1.4297 f    (964.85,272.11)                       1.05
  khu_sensor_top/ads1292_controller/n499 (net)     1    0.0030                                   0.9250    0.0000     1.4297 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/D (fd2qd1_hd)   0.0000   0.1172   0.0000     0.9250    0.0000 *   1.4297 f    (964.51,264.70)                       1.05
  data arrival time                                                                                                   1.4297                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_rreg_mode_reg/CK (fd2qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0604     1.0504                                            
  data required time                                                                                                  1.0504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504                                            
  data arrival time                                                                                                  -1.4297                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3794                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_syscmd_mode_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_syscmd_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (935.73,261.73)                       1.05
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/Q (fd2qd1_hd)         0.1413               0.9250    0.4069     1.1569 f    (926.60,261.22)                       1.05
  khu_sensor_top/ads1292_controller/n461 (net)     2    0.0068                                   0.9250    0.0000     1.1569 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U54/A (ivd1_hd)               0.0000    0.1413    0.0000     0.9250    0.0000 *   1.1569 f    (925.28,264.83)                       1.05
  khu_sensor_top/ads1292_controller/U54/Y (ivd1_hd)                         0.2712               0.9250    0.1543     1.3112 r    (924.84,264.97)                       1.05
  khu_sensor_top/ads1292_controller/n4 (net)     3      0.0131                                   0.9250    0.0000     1.3112 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U53/A (oa22ad1_hd)            0.0000    0.2712    0.0000     0.9250    0.0001 *   1.3113 r    (938.51,265.05)                       1.05
  khu_sensor_top/ads1292_controller/U53/Y (oa22ad1_hd)                      0.1191               0.9250    0.1190     1.4302 f    (939.00,264.90)                       1.05
  khu_sensor_top/ads1292_controller/n497 (net)     1    0.0037                                   0.9250    0.0000     1.4302 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/D (fd2qd1_hd)   0.0000   0.1191   0.0000   0.9250    0.0000 *   1.4302 f    (934.15,261.74)                       1.05
  data arrival time                                                                                                   1.4302                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_syscmd_mode_reg/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0600     1.0500                                            
  data required time                                                                                                  1.0500                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0500                                            
  data arrival time                                                                                                  -1.4302                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3803                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (535.55,1132.82)                  1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/Q (fd1eqd1_hd)   0.1881            0.9250    0.4106     1.1606 f    (535.01,1132.58)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[1] (net)     4   0.0139                   0.9250    0.0000     1.1606 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U206/C (oa211d1_hd)   0.0000   0.1881   0.0000   0.9250   0.0002 *   1.1607 f    (554.36,1125.32)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U206/Y (oa211d1_hd)        0.2121               0.9250    0.1233     1.2840 r    (554.27,1125.39)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n881 (net)     1   0.0045                       0.9250    0.0000     1.2840 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U207/B (nr2d1_hd)   0.0000   0.2121   0.0000    0.9250    0.0000 *   1.2840 r    (553.48,1125.22)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U207/Y (nr2d1_hd)          0.1120               0.9250    0.1031     1.3871 f    (552.89,1125.24)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1148 (net)     1   0.0050                      0.9250    0.0000     1.3871 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_2_/D (fds2eqd1_hd)   0.0000   0.1120   0.0000   0.9250   0.0000 *   1.3871 f (550.41,1114.85)                1.05
  data arrival time                                                                                                   1.3871                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_2_/CK (fds2eqd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3871                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3871                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (1151.55,603.11)                      1.05
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/Q (fd2qd1_hd)            0.1770               0.9250    0.4335     1.1835 f    (1160.68,603.62)                      1.05
  khu_sensor_top/mpr121_controller/n97 (net)     2      0.0107                                   0.9250    0.0000     1.1835 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U22/C (scg2d2_hd)              0.0000    0.1770    0.0000     0.9250    0.0000 *   1.1835 f    (1164.87,607.71)                      1.05
  khu_sensor_top/mpr121_controller/U22/Y (scg2d2_hd)                        0.0902               0.9250    0.2632     1.4468 f    (1162.88,607.19)                      1.05
  khu_sensor_top/mpr121_controller/n114 (net)     1     0.0036                                   0.9250    0.0000     1.4468 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/D (fd2qd1_hd)   0.0000   0.0902    0.0000     0.9250    0.0000 *   1.4468 f    (1153.13,603.10)                      1.05
  data arrival time                                                                                                   1.4468                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_0_/CK (fd2qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0659     1.0559                                            
  data required time                                                                                                  1.0559                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0559                                            
  data arrival time                                                                                                  -1.4468                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3909                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (532.25,826.42)                   1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/Q (fd1eqd1_hd)   0.1947            0.9250    0.4147     1.1647 f    (532.79,826.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[1] (net)     4   0.0147                   0.9250    0.0000     1.1647 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U204/C (oa211d1_hd)   0.0000   0.1947   0.0000   0.9250   0.0002 *   1.1649 f    (505.96,826.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U204/Y (oa211d1_hd)        0.2333               0.9250    0.1345     1.2994 r    (506.05,826.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n879 (net)     1   0.0058                       0.9250    0.0000     1.2994 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U205/B (nr2d1_hd)   0.0000   0.2333   0.0000    0.9250    0.0000 *   1.2994 r    (509.48,822.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U205/Y (nr2d1_hd)          0.0972               0.9250    0.0923     1.3917 f    (510.07,822.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1131 (net)     1   0.0026                      0.9250    0.0000     1.3917 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_2_/D (fds2eqd1_hd)   0.0000   0.0972   0.0000   0.9250   0.0000 *   1.3918 f (512.14,815.59)                 1.05
  data arrival time                                                                                                   1.3918                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_2_/CK (fds2eqd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3918                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3918                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1202.59,667.91)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg/Q (fd2qd1_hd)    0.1812               0.9250    0.4363     1.1863 f    (1211.72,668.42)                      1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid (net)     2   0.0112                      0.9250    0.0000     1.1863 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U35/D0 (mx2d1_hd)              0.0000    0.1812    0.0000     0.9250    0.0000 *   1.1863 f    (1197.19,660.69)                      1.05
  khu_sensor_top/mpr121_controller/U35/Y (mx2d1_hd)                         0.1263               0.9250    0.2563     1.4426 f    (1199.81,660.91)                      1.05
  khu_sensor_top/mpr121_controller/n125 (net)     1     0.0039                                   0.9250    0.0000     1.4426 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg/D (fd2qd1_hd)   0.0000   0.1263   0.0000   0.9250   0.0000 *   1.4426 f (1204.17,667.90)                     1.05
  data arrival time                                                                                                   1.4426                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_valid_reg/CK (fd2qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0585     1.0485                                            
  data required time                                                                                                  1.0485                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0485                                            
  data arrival time                                                                                                  -1.4426                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3941                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_2_/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (897.65,200.07)             1.05
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_2_/Q (fd3qd1_hd)   0.1835      0.9250    0.4298     1.1798 f    (905.42,199.68)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/N18 (net)     3   0.0121                          0.9250    0.0000     1.1798 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U3/D0 (mx2d1_hd)   0.0000    0.1835    0.0000     0.9250    0.0001 *   1.1799 f    (905.48,192.69)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U3/Y (mx2d1_hd)              0.1284               0.9250    0.2587     1.4386 f    (902.87,192.91)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n119 (net)     1   0.0041                         0.9250    0.0000     1.4386 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_2_/D (fd3qd1_hd)   0.0000   0.1284   0.0000   0.9250   0.0000 *   1.4386 f (899.25,199.73)            1.05
  data arrival time                                                                                                   1.4386                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/r_TX_Bit_Count_reg_2_/CK (fd3qd1_hd)                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0537     1.0437                                            
  data required time                                                                                                  1.0437                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0437                                            
  data arrival time                                                                                                  -1.4386                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3949                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1196.23,1147.17)                    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg/Q (fd3qd1_hd)   0.2107               0.9250    0.4468     1.1968 f    (1188.46,1147.56)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg (net)     2   0.0153                     0.9250    0.0000     1.1968 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U85/C (oa211d1_hd)   0.0000   0.2107    0.0000     0.9250    0.0000 *   1.1969 f    (1176.96,1146.93)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/U85/Y (oa211d1_hd)            0.1783               0.9250    0.1119     1.3087 r    (1177.05,1146.99)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/n375 (net)     1   0.0025                          0.9250    0.0000     1.3087 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/U86/B (nd2d1_hd)    0.0000    0.1783    0.0000     0.9250    0.0000 *   1.3087 r    (1174.32,1143.23)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/U86/Y (nd2d1_hd)              0.0872               0.9250    0.0908     1.3995 f    (1174.91,1143.00)                     1.05
  khu_sensor_top/mpr121_controller/i2c_master/n598 (net)     1   0.0044                          0.9250    0.0000     1.3995 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/E (fd1eqd1_hd)   0.0000   0.0872   0.0000   0.9250   0.0000 *   1.3995 f (1173.44,1140.52)             1.05
  data arrival time                                                                                                   1.3995                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/i2c_master/bus_active_reg_reg/CK (fd1eqd1_hd)                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3995                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3995                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/round_bit_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (807.25,581.62)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/Q (fd1eqd1_hd)    0.1731               0.9250    0.4013     1.1513 f    (807.79,581.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard (net)     3   0.0122                       0.9250    0.0000     1.1513 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U325/E (scg5d1_hd)   0.0000   0.1731   0.0000    0.9250    0.0002 *   1.1514 f    (787.07,592.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U325/Y (scg5d1_hd)          0.1380               0.9250    0.2492     1.4006 f    (791.15,592.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1398 (net)     1   0.0032                       0.9250    0.0000     1.4006 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/round_bit_reg/D (fd1eqd1_hd)   0.0000   0.1380   0.0000   0.9250   0.0000 *   1.4006 f (799.82,592.51)                  1.05
  data arrival time                                                                                                   1.4006                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/round_bit_reg/CK (fd1eqd1_hd)                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.4006                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4006                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (1120.99,221.68)       i              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.3145               0.9250    0.5070     1.2570 f    (1113.22,221.27)                      1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0274                        0.9250    0.0000     1.2570 f    [0.03,0.03]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.3145   0.0000   0.9250   0.0000 *   1.2570 f    (1114.11,211.51)                      1.05
  data arrival time                                                                                                   1.2570                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0299     1.0199                                            
  data required time                                                                                                  1.0199                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0199                                            
  data arrival time                                                                                                  -1.2570                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2371                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1036.51,283.17)       i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/Q (fd3qd1_hd)              0.1661               0.9250    0.4189     1.1689 f    (1028.74,283.57)                      1.05
  khu_sensor_top/sensor_core/r_ads_lstate[0] (net)     2   0.0102                                0.9250    0.0000     1.1689 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U16/AN (nr2bd1_hd)                   0.0000    0.1661    0.0000     0.9250    0.0000 *   1.1690 f    (1025.13,283.35)                      1.05
  khu_sensor_top/sensor_core/U16/Y (nr2bd1_hd)                              0.0889               0.9250    0.1749     1.3439 f    (1026.09,283.04)                      1.05
  khu_sensor_top/sensor_core/n377 (net)         1       0.0038                                   0.9250    0.0000     1.3439 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/D (fd3qd1_hd)    0.0000    0.0889    0.0000     0.9250    0.0000 *   1.3439 f    (1034.91,283.51)                      1.05
  data arrival time                                                                                                   1.3439                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0621     1.0521                                            
  data required time                                                                                                  1.0521                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0521                                            
  data arrival time                                                                                                  -1.3439                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2918                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1024.63,275.96)       i              1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/Q (fd3qd1_hd)              0.2258               0.9250    0.4563     1.2063 f    (1016.86,276.36)                      1.05
  khu_sensor_top/sensor_core/r_ads_lstate[1] (net)     3   0.0170                                0.9250    0.0000     1.2063 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U15/AN (nr2bd1_hd)                   0.0000    0.2258    0.0000     0.9250    0.0001 *   1.2063 f    (1014.13,279.09)                      1.05
  khu_sensor_top/sensor_core/U15/Y (nr2bd1_hd)                              0.1047               0.9250    0.2002     1.4066 f    (1015.09,279.40)                      1.05
  khu_sensor_top/sensor_core/n376 (net)         1       0.0056                                   0.9250    0.0000     1.4066 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/D (fd3qd1_hd)    0.0000    0.1047    0.0000     0.9250    0.0000 *   1.4066 f    (1023.03,276.31)                      1.05
  data arrival time                                                                                                   1.4066                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0587     1.0487                                            
  data required time                                                                                                  1.0487                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0487                                            
  data arrival time                                                                                                  -1.4066                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3579                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1202.59,268.92)       i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/Q (fd2qd1_hd)        0.1769               0.9250    0.4334     1.1834 f    (1211.72,268.42)                      1.05
  khu_sensor_top/uart_controller/n76 (net)      3       0.0107                                   0.9250    0.0000     1.1834 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U14/D0 (mx2d1_hd)                0.0000    0.1769    0.0000     0.9250    0.0001 *   1.1835 f    (1198.52,268.95)                      1.05
  khu_sensor_top/uart_controller/U14/Y (mx2d1_hd)                           0.1196               0.9250    0.2492     1.4327 f    (1201.13,268.73)                      1.05
  khu_sensor_top/uart_controller/n186 (net)     1       0.0033                                   0.9250    0.0000     1.4327 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/D (fd2qd1_hd)   0.0000   0.1196   0.0000   0.9250   0.0000 *   1.4327 f    (1204.17,268.94)                      1.05
  data arrival time                                                                                                   1.4327                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0599     1.0499                                            
  data required time                                                                                                  1.0499                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0499                                            
  data arrival time                                                                                                  -1.4327                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3828                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (1093.69,312.12)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/Q (fd2qd1_hd)          0.1760               0.9250    0.4328     1.1828 f    (1084.56,311.62)                      1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode (net)     3   0.0106                            0.9250    0.0000     1.1828 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U29/D0 (mx2d1_hd)                    0.0000    0.1760    0.0000     0.9250    0.0000 *   1.1829 f    (1096.89,304.95)                      1.05
  khu_sensor_top/sensor_core/U29/Y (mx2d1_hd)                               0.1354               0.9250    0.2633     1.4461 f    (1094.27,304.73)                      1.05
  khu_sensor_top/sensor_core/n389 (net)         1       0.0048                                   0.9250    0.0000     1.4461 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/D (fd2qd1_hd)   0.0000   0.1354   0.0000    0.9250    0.0000 *   1.4461 f    (1092.11,312.14)                      1.05
  data arrival time                                                                                                   1.4461                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_mode_reg/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0566     1.0466                                            
  data required time                                                                                                  1.0466                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0466                                            
  data arrival time                                                                                                  -1.4461                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3995                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1027.91,365.52)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/Q (fd2qd1_hd)               0.2205               0.9250    0.4622     1.2122 f    (1037.04,366.02)                      1.05
  khu_sensor_top/sensor_core/n364 (net)         2       0.0159                                   0.9250    0.0000     1.2122 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U18/C (scg2d2_hd)                    0.0000    0.2205    0.0000     0.9250    0.0001 *   1.2123 f    (1032.43,357.93)                      1.05
  khu_sensor_top/sensor_core/U18/Y (scg2d2_hd)                              0.0919               0.9250    0.2734     1.4857 f    (1030.44,358.45)                      1.05
  khu_sensor_top/sensor_core/n379 (net)         1       0.0039                                   0.9250    0.0000     1.4857 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/D (fd2qd1_hd)     0.0000    0.0919    0.0000     0.9250    0.0000 *   1.4857 f    (1029.49,365.50)                      1.05
  data arrival time                                                                                                   1.4857                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.4857                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4302                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (1092.37,304.92)       i              1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/Q (fd2qd1_hd)          0.2146               0.9250    0.4583     1.2083 f    (1083.24,304.42)                      1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_mode (net)     3   0.0152                            0.9250    0.0000     1.2083 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U39/D0 (mx2d1_hd)                    0.0000    0.2146    0.0000     0.9250    0.0000 *   1.2084 f    (1095.12,297.75)                      1.05
  khu_sensor_top/sensor_core/U39/Y (mx2d1_hd)                               0.1344               0.9250    0.2717     1.4801 f    (1092.51,297.53)                      1.05
  khu_sensor_top/sensor_core/n398 (net)         1       0.0047                                   0.9250    0.0000     1.4801 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/D (fd2qd1_hd)   0.0000   0.1344   0.0000    0.9250    0.0000 *   1.4801 f    (1090.79,304.94)                      1.05
  data arrival time                                                                                                   1.4801                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_mode_reg/CK (fd2qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0568     1.0468                                            
  data required time                                                                                                  1.0468                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0468                                            
  data arrival time                                                                                                  -1.4801                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4333                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1052.11,333.73)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/Q (fd2qd1_hd)               0.1044               0.9250    0.3784     1.1284 f    (1061.24,333.22)                      1.05
  khu_sensor_top/sensor_core/n387 (net)         1       0.0032                                   0.9250    0.0000     1.1284 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U28/A (ivd1_hd)                      0.0000    0.1044    0.0000     0.9250    0.0000 *   1.1284 f    (1065.20,329.63)                      1.05
  khu_sensor_top/sensor_core/U28/Y (ivd1_hd)                                0.3855               0.9250    0.1940     1.3224 r    (1065.64,329.77)                      1.05
  khu_sensor_top/sensor_core/n273 (net)         4       0.0198                                   0.9250    0.0000     1.3224 r    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U27/A (oa22ad1_hd)                   0.0000    0.3855    0.0000     0.9250    0.0000 *   1.3224 r    (1065.61,326.20)                      1.05
  khu_sensor_top/sensor_core/U27/Y (oa22ad1_hd)                             0.1630               0.9250    0.1555     1.4779 f    (1065.12,326.34)                      1.05
  khu_sensor_top/sensor_core/n388 (net)         1       0.0064                                   0.9250    0.0000     1.4779 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/D (fd2qd1_hd)     0.0000    0.1630    0.0000     0.9250    0.0000 *   1.4779 f    (1053.69,333.74)                      1.05
  data arrival time                                                                                                   1.4779                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0510     1.0410                                            
  data required time                                                                                                  1.0410                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0410                                            
  data arrival time                                                                                                  -1.4779                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4369                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1034.95,319.33)       i              1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd2qd1_hd)               0.2310               0.9250    0.4692     1.2192 f    (1044.08,318.82)                      1.05
  khu_sensor_top/sensor_core/r_ads_read_reg (net)     2   0.0171                                 0.9250    0.0000     1.2192 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U37/D0 (mx2d1_hd)                    0.0000    0.2310    0.0000     0.9250    0.0000 *   1.2192 f    (1045.41,326.55)                      1.05
  khu_sensor_top/sensor_core/U37/Y (mx2d1_hd)                               0.1329               0.9250    0.2744     1.4936 f    (1042.79,326.33)                      1.05
  khu_sensor_top/sensor_core/n397 (net)         1       0.0046                                   0.9250    0.0000     1.4936 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd2qd1_hd)     0.0000    0.1329    0.0000     0.9250    0.0000 *   1.4937 f    (1036.53,319.34)                      1.05
  data arrival time                                                                                                   1.4937                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0571     1.0471                                            
  data required time                                                                                                  1.0471                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0471                                            
  data arrival time                                                                                                  -1.4937                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4465                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (1121.63,279.11)       i              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (fd2qd1_hd)         0.2670               0.9250    0.4917     1.2417 f    (1130.76,279.62)                      1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID (net)     2   0.0214                           0.9250    0.0000     1.2417 f    [0.02,0.02]                           
  khu_sensor_top/sensor_core/U43/D0 (mx2d1_hd)                    0.0000    0.2670    0.0000     0.9250    0.0000 *   1.2417 f    (1125.48,286.29)                      1.05
  khu_sensor_top/sensor_core/U43/Y (mx2d1_hd)                               0.1248               0.9250    0.2756     1.5174 f    (1122.87,286.51)                      1.05
  khu_sensor_top/sensor_core/n402 (net)         1       0.0038                                   0.9250    0.0000     1.5174 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (fd2qd1_hd)   0.0000   0.1248   0.0000   0.9250    0.0000 *   1.5174 f    (1123.21,279.10)                      1.05
  data arrival time                                                                                                   1.5174                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0588     1.0488                                            
  data required time                                                                                                  1.0488                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0488                                            
  data arrival time                                                                                                  -1.5174                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4686                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (fj2d1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (1030.71,326.42)       i              1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/QN (fj2d1_hd)          0.4050               0.9250    0.6013     1.3513 r    (1038.73,326.38)                      1.05
  khu_sensor_top/sensor_core/n374 (net)         2       0.0201                                   0.9250    0.0000     1.3513 r    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U628/B (nr2d1_hd)                    0.0000    0.4050    0.0000     0.9250    0.0001 *   1.3514 r    (1038.36,347.62)                      1.05
  khu_sensor_top/sensor_core/U628/Y (nr2d1_hd)                              0.1832               0.9250    0.1665     1.5179 f    (1038.95,347.64)                      1.05
  khu_sensor_top/sensor_core/N251 (net)         1       0.0088                                   0.9250    0.0000     1.5179 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/r_chip_set_reg/D (fd2qd1_hd)         0.0000    0.1832    0.0000     0.9250    0.0000 *   1.5179 f    (1029.49,351.10)                      1.05
  data arrival time                                                                                                   1.5179                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_chip_set_reg/CK (fd2qd1_hd)                                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0469     1.0369                                            
  data required time                                                                                                  1.0369                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0369                                            
  data arrival time                                                                                                  -1.5179                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4810                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1202.15,250.32)       i              1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/Q (fd2qd1_hd)        0.2423               0.9250    0.4766     1.2266 f    (1211.28,250.82)                      1.05
  khu_sensor_top/uart_controller/r_data_counter_0_ (net)     4   0.0185                          0.9250    0.0000     1.2266 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/U16/D0 (mx2d1_hd)                0.0000    0.2423    0.0000     0.9250    0.0002 *   1.2268 f    (1206.89,261.75)                      1.05
  khu_sensor_top/uart_controller/U16/Y (mx2d1_hd)                           0.1575               0.9250    0.2964     1.5232 f    (1204.27,261.53)                      1.05
  khu_sensor_top/uart_controller/n187 (net)     1       0.0071                                   0.9250    0.0000     1.5232 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/D (fd2qd1_hd)   0.0000   0.1575   0.0000   0.9250   0.0000 *   1.5232 f    (1203.73,250.30)                      1.05
  data arrival time                                                                                                   1.5232                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd2qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0521     1.0421                                            
  data required time                                                                                                  1.0421                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0421                                            
  data arrival time                                                                                                  -1.5232                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4811                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd2qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1202.59,456.12)       i              1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/Q (fd2qd1_hd)              0.2923               0.9250    0.5057     1.2557 f    (1211.72,455.62)                      1.05
  khu_sensor_top/sensor_core/r_mpr_pstate[5] (net)     6   0.0244                                0.9250    0.0000     1.2557 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U30/D0 (mx2d1_hd)                    0.0000    0.2923    0.0000     0.9250    0.0001 *   1.2559 f    (1209.08,448.95)                      1.05
  khu_sensor_top/sensor_core/U30/Y (mx2d1_hd)                               0.1312               0.9250    0.2876     1.5435 f    (1206.47,448.73)                      1.05
  khu_sensor_top/sensor_core/n390 (net)         1       0.0044                                   0.9250    0.0000     1.5435 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/D (fd2qd1_hd)    0.0000    0.1312    0.0000     0.9250    0.0000 *   1.5435 f    (1204.17,456.14)                      1.05
  data arrival time                                                                                                   1.5435                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_5_/CK (fd2qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0575     1.0475                                            
  data required time                                                                                                  1.0475                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0475                                            
  data arrival time                                                                                                  -1.5435                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4960                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_pstate_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1102.71,304.92)       i              1.05
  khu_sensor_top/sensor_core/r_uart_pstate_reg_0_/Q (fd2qd1_hd)             0.3024               0.9250    0.5114     1.2614 f    (1111.84,304.42)                      1.05
  khu_sensor_top/sensor_core/r_uart_pstate[0] (net)     7   0.0257                               0.9250    0.0000     1.2614 f    [0.01,0.03]                           
  khu_sensor_top/sensor_core/U23/D0 (mx2d1_hd)                    0.0000    0.3024    0.0000     0.9250    0.0002 *   1.2616 f    (1106.12,297.75)                      1.05
  khu_sensor_top/sensor_core/U23/Y (mx2d1_hd)                               0.1260               0.9250    0.2853     1.5469 f    (1103.51,297.53)                      1.05
  khu_sensor_top/sensor_core/n384 (net)         1       0.0039                                   0.9250    0.0000     1.5469 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_pstate_reg_0_/D (fd2qd1_hd)   0.0000    0.1260    0.0000     0.9250    0.0000 *   1.5469 f    (1104.29,304.94)                      1.05
  data arrival time                                                                                                   1.5469                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_pstate_reg_0_/CK (fd2qd1_hd)                                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0586     1.0486                                            
  data required time                                                                                                  1.0486                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0486                                            
  data arrival time                                                                                                  -1.5469                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4983                                            


  Startpoint: khu_sensor_top/sensor_core/r_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_chip_set_reg/CK (fd2qd1_hd)        0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1027.91,351.11)       i              1.05
  khu_sensor_top/sensor_core/r_chip_set_reg/Q (fd2qd1_hd)                   0.2193               0.9250    0.4614     1.2114 f    (1037.04,351.62)                      1.05
  khu_sensor_top/sensor_core/r_chip_set (net)     2     0.0157                                   0.9250    0.0000     1.2114 f    [0.01,0.02]                           
  khu_sensor_top/sensor_core/U612/B (ao211d1_hd)                  0.0000    0.2193    0.0000     0.9250    0.0002 *   1.2116 f    (1047.61,319.26)                      1.05
  khu_sensor_top/sensor_core/U612/Y (ao211d1_hd)                            0.2771               0.9250    0.2270     1.4386 r    (1049.39,319.22)                      1.05
  khu_sensor_top/sensor_core/n353 (net)         1       0.0034                                   0.9250    0.0000     1.4386 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U611/C (oa21d1_hd)                   0.0000    0.2771    0.0000     0.9250    0.0000 *   1.4386 r    (1046.74,315.48)                      1.05
  khu_sensor_top/sensor_core/U611/Y (oa21d1_hd)                             0.1137               0.9250    0.1163     1.5549 f    (1047.02,315.27)                      1.05
  khu_sensor_top/sensor_core/N316 (net)         1       0.0034                                   0.9250    0.0000     1.5549 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_core_pstate_reg_0_/D (fd2qd1_hd)   0.0000    0.1137    0.0000     0.9250    0.0000 *   1.5549 f    (1036.53,312.14)                      1.05
  data arrival time                                                                                                   1.5549                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_core_pstate_reg_0_/CK (fd2qd1_hd)                                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0611     1.0511                                            
  data required time                                                                                                  1.0511                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0511                                            
  data arrival time                                                                                                  -1.5549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5038                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1161.23,192.71)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/Q (fd2qd1_hd)     0.3106               0.9250    0.5159     1.2659 f    (1170.36,193.22)                      1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main[0] (net)     7   0.0266                       0.9250    0.0000     1.2659 f    [0.01,0.03]                           
  khu_sensor_top/uart_controller/uart_tx/U33/D0 (mx2d1_hd)        0.0000    0.3106    0.0000     0.9250    0.0001 *   1.2660 f    (1173.89,199.89)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U33/Y (mx2d1_hd)                   0.1492               0.9250    0.3066     1.5726 f    (1171.27,200.11)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n90 (net)     1   0.0063                                0.9250    0.0000     1.5726 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/D (fd2qd1_hd)   0.0000   0.1492   0.0000   0.9250   0.0000 *   1.5726 f (1162.81,192.70)                      1.05
  data arrival time                                                                                                   1.5726                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_0_/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0538     1.0438                                            
  data required time                                                                                                  1.0438                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0438                                            
  data arrival time                                                                                                  -1.5726                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5288                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fj2d1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1156.44,243.22)       i              1.05
  khu_sensor_top/uart_controller/r_lstate_reg_1_/Q (fj2d1_hd)               0.2028               0.9250    0.4308     1.1808 f    (1160.24,243.29)                      1.05
  khu_sensor_top/uart_controller/r_lstate[1] (net)     3   0.0152                                0.9250    0.0000     1.1808 f    [0.01,0.02]                           
  khu_sensor_top/uart_controller/U7/A (or2d1_hd)                  0.0000    0.2028    0.0000     0.9250    0.0001 *   1.1809 f    (1151.74,250.40)                      1.05
  khu_sensor_top/uart_controller/U7/Y (or2d1_hd)                            0.1242               0.9250    0.2293     1.4103 f    (1150.15,250.50)                      1.05
  khu_sensor_top/uart_controller/n180 (net)     1       0.0063                                   0.9250    0.0000     1.4103 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U113/C (oa211d1_hd)              0.0000    0.1242    0.0000     0.9250    0.0000 *   1.4103 f    (1139.12,250.71)                      1.05
  khu_sensor_top/uart_controller/U113/Y (oa211d1_hd)                        0.2284               0.9250    0.1190     1.5293 r    (1139.21,250.65)                      1.05
  khu_sensor_top/uart_controller/n164 (net)     1       0.0061                                   0.9250    0.0000     1.5293 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_pstate_reg_0_/D (fd2qd1_hd)    0.0000    0.2284    0.0000     0.9250    0.0000 *   1.5293 r    (1134.79,235.90)                      1.05
  data arrival time                                                                                                   1.5293                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_pstate_reg_0_/CK (fd2qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.5293                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5293                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd2qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (1137.03,243.12)       i              1.05
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (fd2qd1_hd)              0.3186               0.9250    0.5203     1.2703 f    (1146.16,243.62)                      1.05
  khu_sensor_top/uart_controller/r_lstate[0] (net)     4   0.0276                                0.9250    0.0000     1.2703 f    [0.02,0.03]                           
  khu_sensor_top/uart_controller/U9/C (scg2d2_hd)                 0.0000    0.3186    0.0000     0.9250    0.0001 *   1.2704 f    (1149.03,249.93)                      1.05
  khu_sensor_top/uart_controller/U9/Y (scg2d2_hd)                           0.1145               0.9250    0.3104     1.5808 f    (1147.04,250.45)                      1.05
  khu_sensor_top/uart_controller/n181 (net)     1       0.0083                                   0.9250    0.0000     1.5808 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/r_lstate_reg_0_/D (fd2qd1_hd)    0.0000    0.1145    0.0000     0.9250    0.0000 *   1.5809 f    (1138.61,243.10)                      1.05
  data arrival time                                                                                                   1.5809                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd2qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0609     1.0509                                            
  data required time                                                                                                  1.0509                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0509                                            
  data arrival time                                                                                                  -1.5809                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5300                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (1178.83,192.71)       i              1.05
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/Q (fd2qd1_hd)     0.1185               0.9250    0.3894     1.1394 f    (1187.96,193.22)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n88 (net)     1   0.0045                                0.9250    0.0000     1.1394 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/U32/A (ivd1_hd)          0.0000    0.1185    0.0000     0.9250    0.0000 *   1.1394 f    (1187.52,200.03)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U32/Y (ivd1_hd)                    0.5475               0.9250    0.2646     1.4039 r    (1187.08,200.17)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n53 (net)     7   0.0288                                0.9250    0.0000     1.4039 r    [0.01,0.03]                           
  khu_sensor_top/uart_controller/uart_tx/U31/A (oa22ad1_hd)       0.0000    0.5475    0.0000     0.9250    0.0003 *   1.4042 r    (1175.61,193.04)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U31/Y (oa22ad1_hd)                 0.1564               0.9250    0.1754     1.5796 f    (1175.12,192.90)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n89 (net)     1   0.0066                                0.9250    0.0000     1.5796 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/D (fd2qd1_hd)   0.0000   0.1564   0.0000   0.9250   0.0000 *   1.5796 f (1180.41,192.70)                      1.05
  data arrival time                                                                                                   1.5796                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_SM_Main_reg_1_/CK (fd2qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0523     1.0423                                            
  data required time                                                                                                  1.0423                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0423                                            
  data arrival time                                                                                                  -1.5796                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5373                                            


  Startpoint: khu_sensor_top/sensor_core/r_core_pstate_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000    0.0000     0.9250    0.0000     0.7500 r    (1034.51,293.52)       i              1.05
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/Q (fd2qd1_hd)             0.0984               0.9250    0.3737     1.1237 f    (1043.64,294.02)                      1.05
  khu_sensor_top/sensor_core/n393 (net)         1       0.0027                                   0.9250    0.0000     1.1237 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U34/A (ivd1_hd)                      0.0000    0.0984    0.0000     0.9250    0.0000 *   1.1237 f    (1044.52,290.41)                      1.05
  khu_sensor_top/sensor_core/U34/Y (ivd1_hd)                                0.6611               0.9250    0.3063     1.4300 r    (1044.95,290.27)                      1.05
  khu_sensor_top/sensor_core/n252 (net)         8       0.0352                                   0.9250    0.0000     1.4300 r    [0.02,0.04]                           
  khu_sensor_top/sensor_core/U33/A (oa22ad1_hd)                   0.0000    0.6611    0.0000     0.9250    0.0001 *   1.4302 r    (1047.19,290.20)                      1.05
  khu_sensor_top/sensor_core/U33/Y (oa22ad1_hd)                             0.1237               0.9250    0.1563     1.5865 f    (1047.68,290.34)                      1.05
  khu_sensor_top/sensor_core/n394 (net)         1       0.0033                                   0.9250    0.0000     1.5865 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/D (fd2qd1_hd)   0.0000    0.1237    0.0000     0.9250    0.0000 *   1.5865 f    (1036.09,293.50)                      1.05
  data arrival time                                                                                                   1.5865                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/CK (fd2qd1_hd)                                           0.0000     0.9900 r                                          
  library hold time                                                                                        0.0590     1.0490                                            
  data required time                                                                                                  1.0490                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0490                                            
  data arrival time                                                                                                  -1.5865                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5375                                            


1
