#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9911504290 .scope module, "PC" "PC" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "nextInstrAddr"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 32 "currentInstrAddr"
o0x7f9912a32008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9911504490_0 .net "clock", 0 0, o0x7f9912a32008;  0 drivers
v0x7f9911514540_0 .var "currentInstrAddr", 31 0;
o0x7f9912a32068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f99115145e0_0 .net "nextInstrAddr", 31 0, o0x7f9912a32068;  0 drivers
E_0x7f9911504440 .event posedge, v0x7f9911504490_0;
    .scope S_0x7f9911504290;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9911514540_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7f9911504290;
T_1 ;
    %wait E_0x7f9911504440;
    %vpi_call 2 11 "$display", "PC = %h", v0x7f9911514540_0 {0 0 0};
    %load/vec4 v0x7f99115145e0_0;
    %store/vec4 v0x7f9911514540_0, 0, 32;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PC.v";
