
STM32H743ZI2_Module8-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001422c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f3c  080144d0  080144d0  000244d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801640c  0801640c  0002640c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08016414  08016414  00026414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000008  0801641c  0801641c  0002641c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000410  24000000  08016424  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000011fc  24000410  08016834  00030410  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400160c  08016834  0003160c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030410  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002961f  00000000  00000000  0003043e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000046a6  00000000  00000000  00059a5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001748  00000000  00000000  0005e108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001590  00000000  00000000  0005f850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e1cd  00000000  00000000  00060de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00024083  00000000  00000000  0009efad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016da69  00000000  00000000  000c3030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00230a99  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000073a0  00000000  00000000  00230aec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000410 	.word	0x24000410
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080144b4 	.word	0x080144b4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000414 	.word	0x24000414
 80002dc:	080144b4 	.word	0x080144b4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>:
 *  Created on: Jan 26, 2022
 *      Author: SakuranohanaTH
 */
#include "AMT21.h"

AMT21::AMT21(UART_HandleTypeDef *_amt21_huart, uint8_t _address) {
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	60f8      	str	r0, [r7, #12]
 800069c:	60b9      	str	r1, [r7, #8]
 800069e:	4613      	mov	r3, r2
 80006a0:	71fb      	strb	r3, [r7, #7]
	this->amt21_huart = _amt21_huart;
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	68ba      	ldr	r2, [r7, #8]
 80006a6:	601a      	str	r2, [r3, #0]
	this->address = _address;
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	79fa      	ldrb	r2, [r7, #7]
 80006ac:	729a      	strb	r2, [r3, #10]
}
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	4618      	mov	r0, r3
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <_ZN5AMT21D1Ev>:

AMT21::~AMT21() {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]

}
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4618      	mov	r0, r3
 80006c8:	370c      	adds	r7, #12
 80006ca:	46bd      	mov	sp, r7
 80006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d0:	4770      	bx	lr

080006d2 <_ZN5AMT2110AMT21_ReadEv>:

void AMT21::AMT21_Read() {
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b082      	sub	sp, #8
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 1);
	HAL_UART_Transmit(this->amt21_huart, (uint8_t*) &(this->address),
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6818      	ldr	r0, [r3, #0]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f103 010a 	add.w	r1, r3, #10
 80006e4:	2364      	movs	r3, #100	; 0x64
 80006e6:	2201      	movs	r2, #1
 80006e8:	f00d fd7c 	bl	800e1e4 <HAL_UART_Transmit>
			sizeof(this->address), 100);
//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 0);
	HAL_UART_Receive(this->amt21_huart, (uint8_t*) &(this->uart_buf), 2, 100);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	6818      	ldr	r0, [r3, #0]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f103 010c 	add.w	r1, r3, #12
 80006f6:	2364      	movs	r3, #100	; 0x64
 80006f8:	2202      	movs	r2, #2
 80006fa:	f00d fe09 	bl	800e310 <HAL_UART_Receive>
	this->k0 = (this->uart_buf & 0x4000) == 0x4000;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	899b      	ldrh	r3, [r3, #12]
 8000702:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000706:	2b00      	cmp	r3, #0
 8000708:	bf14      	ite	ne
 800070a:	2301      	movne	r3, #1
 800070c:	2300      	moveq	r3, #0
 800070e:	b2db      	uxtb	r3, r3
 8000710:	461a      	mov	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	761a      	strb	r2, [r3, #24]
	this->k1 = (this->uart_buf & 0x8000) == 0x8000;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	899b      	ldrh	r3, [r3, #12]
 800071a:	b21b      	sxth	r3, r3
 800071c:	b29b      	uxth	r3, r3
 800071e:	0bdb      	lsrs	r3, r3, #15
 8000720:	b2db      	uxtb	r3, r3
 8000722:	461a      	mov	r2, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	765a      	strb	r2, [r3, #25]
}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}

08000730 <_ZN5AMT2117AMT21_Check_ValueEv>:
	HAL_UART_Transmit(this->amt21_huart, (uint8_t*) set_zero_command,
			sizeof(set_zero_command), 100);
	//	HAL_GPIO_WritePin(dev->DE_port, dev->DE_pin, 0);
}

HAL_StatusTypeDef AMT21::AMT21_Check_Value() {
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	uint16_t raw_value_temp = this->uart_buf & 0x3FFF;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	899b      	ldrh	r3, [r3, #12]
 800073c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000740:	817b      	strh	r3, [r7, #10]
	uint8_t k0_check = this->uart_buf & 0x0001;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	899b      	ldrh	r3, [r3, #12]
 8000746:	b2db      	uxtb	r3, r3
 8000748:	f003 0301 	and.w	r3, r3, #1
 800074c:	73fb      	strb	r3, [r7, #15]
	uint8_t k1_check = (this->uart_buf >> 1) & 0x0001;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	899b      	ldrh	r3, [r3, #12]
 8000752:	085b      	lsrs	r3, r3, #1
 8000754:	b29b      	uxth	r3, r3
 8000756:	b2db      	uxtb	r3, r3
 8000758:	f003 0301 	and.w	r3, r3, #1
 800075c:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 6; i++) {
 800075e:	2300      	movs	r3, #0
 8000760:	737b      	strb	r3, [r7, #13]
 8000762:	7b7b      	ldrb	r3, [r7, #13]
 8000764:	2b05      	cmp	r3, #5
 8000766:	d821      	bhi.n	80007ac <_ZN5AMT2117AMT21_Check_ValueEv+0x7c>
		this->uart_buf = this->uart_buf >> 2;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	899b      	ldrh	r3, [r3, #12]
 800076c:	089b      	lsrs	r3, r3, #2
 800076e:	b29a      	uxth	r2, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	819a      	strh	r2, [r3, #12]
		k0_check ^= this->uart_buf & 0x0001;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	899b      	ldrh	r3, [r3, #12]
 8000778:	b25b      	sxtb	r3, r3
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	b25a      	sxtb	r2, r3
 8000780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000784:	4053      	eors	r3, r2
 8000786:	b25b      	sxtb	r3, r3
 8000788:	73fb      	strb	r3, [r7, #15]
		k1_check ^= (this->uart_buf >> 1) & 0x0001;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	899b      	ldrh	r3, [r3, #12]
 800078e:	085b      	lsrs	r3, r3, #1
 8000790:	b29b      	uxth	r3, r3
 8000792:	b25b      	sxtb	r3, r3
 8000794:	f003 0301 	and.w	r3, r3, #1
 8000798:	b25a      	sxtb	r2, r3
 800079a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800079e:	4053      	eors	r3, r2
 80007a0:	b25b      	sxtb	r3, r3
 80007a2:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 6; i++) {
 80007a4:	7b7b      	ldrb	r3, [r7, #13]
 80007a6:	3301      	adds	r3, #1
 80007a8:	737b      	strb	r3, [r7, #13]
 80007aa:	e7da      	b.n	8000762 <_ZN5AMT2117AMT21_Check_ValueEv+0x32>
	}
	k0_check = !k0_check;
 80007ac:	7bfb      	ldrb	r3, [r7, #15]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	bf0c      	ite	eq
 80007b2:	2301      	moveq	r3, #1
 80007b4:	2300      	movne	r3, #0
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	73fb      	strb	r3, [r7, #15]
	k1_check = !k1_check;
 80007ba:	7bbb      	ldrb	r3, [r7, #14]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	bf0c      	ite	eq
 80007c0:	2301      	moveq	r3, #1
 80007c2:	2300      	movne	r3, #0
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	73bb      	strb	r3, [r7, #14]
	if ((this->k0 == k0_check) && (this->k1 == k1_check)) {
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	7e1b      	ldrb	r3, [r3, #24]
 80007cc:	7bfa      	ldrb	r2, [r7, #15]
 80007ce:	429a      	cmp	r2, r3
 80007d0:	d10a      	bne.n	80007e8 <_ZN5AMT2117AMT21_Check_ValueEv+0xb8>
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	7e5b      	ldrb	r3, [r3, #25]
 80007d6:	7bba      	ldrb	r2, [r7, #14]
 80007d8:	429a      	cmp	r2, r3
 80007da:	d105      	bne.n	80007e8 <_ZN5AMT2117AMT21_Check_ValueEv+0xb8>
		this->raw_value = raw_value_temp;
 80007dc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	81da      	strh	r2, [r3, #14]
		return HAL_OK;
 80007e4:	2300      	movs	r3, #0
 80007e6:	e003      	b.n	80007f0 <_ZN5AMT2117AMT21_Check_ValueEv+0xc0>
	} else {
		this->raw_value = 0;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2200      	movs	r2, #0
 80007ec:	81da      	strh	r2, [r3, #14]
		return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
	}
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3714      	adds	r7, #20
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <_ZN5AMT2112getAngPos180Ev>:
}
int16_t AMT21::getPrevRawValue() {
	return this->prev_raw_value;
}

int16_t AMT21::getAngPos180() {
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
	return ((((this->raw_value & 0x2000) >> 13) * (-16383))
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800080a:	135b      	asrs	r3, r3, #13
 800080c:	b21b      	sxth	r3, r3
 800080e:	b29b      	uxth	r3, r3
			+ (this->raw_value & 0x3FFF)) * -1;
 8000810:	f003 0301 	and.w	r3, r3, #1
 8000814:	b29b      	uxth	r3, r3
 8000816:	461a      	mov	r2, r3
 8000818:	0392      	lsls	r2, r2, #14
 800081a:	1ad3      	subs	r3, r2, r3
 800081c:	b29a      	uxth	r2, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000824:	b29b      	uxth	r3, r3
 8000826:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800082a:	b29b      	uxth	r3, r3
 800082c:	1ad3      	subs	r3, r2, r3
 800082e:	b29b      	uxth	r3, r3
 8000830:	b21b      	sxth	r3, r3
}
 8000832:	4618      	mov	r0, r3
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
	...

08000840 <_ZN5AMT216unwarpEv>:
void AMT21::unwarp() {
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
	int32_t dPulse = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
	if (this->raw_value - this->prev_raw_value > 8191) {
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000852:	461a      	mov	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800085a:	1ad3      	subs	r3, r2, r3
 800085c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000860:	db0b      	blt.n	800087a <_ZN5AMT216unwarpEv+0x3a>
		dPulse = -(16383 - (this->raw_value - this->prev_raw_value));
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000868:	461a      	mov	r2, r3
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000870:	1ad2      	subs	r2, r2, r3
 8000872:	4b1b      	ldr	r3, [pc, #108]	; (80008e0 <_ZN5AMT216unwarpEv+0xa0>)
 8000874:	4413      	add	r3, r2
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	e020      	b.n	80008bc <_ZN5AMT216unwarpEv+0x7c>
	} else if (this->raw_value - this->prev_raw_value < -8191) {
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000880:	461a      	mov	r2, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	f513 5f00 	cmn.w	r3, #8192	; 0x2000
 800088e:	dc0c      	bgt.n	80008aa <_ZN5AMT216unwarpEv+0x6a>
		dPulse = 16383 - (this->prev_raw_value - this->raw_value);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000896:	461a      	mov	r2, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800089e:	1ad2      	subs	r2, r2, r3
 80008a0:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80008a4:	1a9b      	subs	r3, r3, r2
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	e008      	b.n	80008bc <_ZN5AMT216unwarpEv+0x7c>
	} else {
		dPulse = this->prev_raw_value - this->raw_value;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80008b0:	461a      	mov	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80008b8:	1ad3      	subs	r3, r2, r3
 80008ba:	60fb      	str	r3, [r7, #12]
	}
	this->prev_raw_value = this->raw_value;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	821a      	strh	r2, [r3, #16]
	this->unwarp_value = this->unwarp_value + dPulse;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	695a      	ldr	r2, [r3, #20]
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	441a      	add	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	615a      	str	r2, [r3, #20]
}
 80008d2:	bf00      	nop
 80008d4:	3714      	adds	r7, #20
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	ffffc001 	.word	0xffffc001

080008e4 <_ZN5AMT2113setUnwarpZeroEv>:
void AMT21::setUnwarpZero(){
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	this->unwarp_value = 0;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2200      	movs	r2, #0
 80008f0:	615a      	str	r2, [r3, #20]
}
 80008f2:	bf00      	nop
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr

080008fe <_ZN5AMT2114getUnwarpValueEv>:
int32_t AMT21::getUnwarpValue() {
 80008fe:	b480      	push	{r7}
 8000900:	b083      	sub	sp, #12
 8000902:	af00      	add	r7, sp, #0
 8000904:	6078      	str	r0, [r7, #4]
	return this->unwarp_value;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	695b      	ldr	r3, [r3, #20]
}
 800090a:	4618      	mov	r0, r3
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	ed87 0a01 	vstr	s0, [r7, #4]
 8000920:	edc7 0a00 	vstr	s1, [r7]
 8000924:	edd7 0a00 	vldr	s1, [r7]
 8000928:	ed97 0a01 	vldr	s0, [r7, #4]
 800092c:	f010 f8f4 	bl	8010b18 <atan2f>
 8000930:	eef0 7a40 	vmov.f32	s15, s0
 8000934:	eeb0 0a67 	vmov.f32	s0, s15
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 800093e:	b580      	push	{r7, lr}
 8000940:	b082      	sub	sp, #8
 8000942:	af00      	add	r7, sp, #0
 8000944:	ed87 0a01 	vstr	s0, [r7, #4]
 8000948:	ed97 0a01 	vldr	s0, [r7, #4]
 800094c:	f010 f8e6 	bl	8010b1c <sqrtf>
 8000950:	eef0 7a40 	vmov.f32	s15, s0
 8000954:	eeb0 0a67 	vmov.f32	s0, s15
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <_ZN10RobotJointC1Ev>:
 *      Author: SakuranohanaTH
 */

#include "RobotJoint.h"

RobotJoint::RobotJoint() {
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4a32      	ldr	r2, [pc, #200]	; (8000a34 <_ZN10RobotJointC1Ev+0xd4>)
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	edd3 7a00 	vldr	s15, [r3]
 8000974:	2002      	movs	r0, #2
 8000976:	eeb0 0a67 	vmov.f32	s0, s15
 800097a:	f000 fecd 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800097e:	eeb0 7b40 	vmov.f64	d7, d0
 8000982:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	edc3 7a01 	vstr	s15, [r3, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	edd3 7a00 	vldr	s15, [r3]
 8000992:	2003      	movs	r0, #3
 8000994:	eeb0 0a67 	vmov.f32	s0, s15
 8000998:	f000 febe 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800099c:	eeb0 7b40 	vmov.f64	d7, d0
 80009a0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	edc3 7a02 	vstr	s15, [r3, #8]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	edd3 7a00 	vldr	s15, [r3]
 80009b0:	2004      	movs	r0, #4
 80009b2:	eeb0 0a67 	vmov.f32	s0, s15
 80009b6:	f000 feaf 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80009ba:	eeb0 7b40 	vmov.f64	d7, d0
 80009be:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	edc3 7a03 	vstr	s15, [r3, #12]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	f04f 0200 	mov.w	r2, #0
 80009ce:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	f04f 0200 	mov.w	r2, #0
 80009d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80009e2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	f04f 0200 	mov.w	r2, #0
 80009ec:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80009f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	f04f 0200 	mov.w	r2, #0
 8000a00:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	f04f 0200 	mov.w	r2, #0
 8000a0a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	f04f 0200 	mov.w	r2, #0
 8000a14:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a07      	ldr	r2, [pc, #28]	; (8000a38 <_ZN10RobotJointC1Ev+0xd8>)
 8000a1c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a04      	ldr	r2, [pc, #16]	; (8000a34 <_ZN10RobotJointC1Ev+0xd4>)
 8000a24:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

}
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	3a83126f 	.word	0x3a83126f
 8000a38:	3dcccccd 	.word	0x3dcccccd

08000a3c <_ZN10RobotJointD1Ev>:
RobotJoint::~RobotJoint() {
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]

}
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4618      	mov	r0, r3
 8000a48:	370c      	adds	r7, #12
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	0000      	movs	r0, r0
 8000a54:	0000      	movs	r0, r0
	...

08000a58 <_ZN10RobotJoint9UpdateIVKEffffffff>:
void RobotJoint::UpdateIVK(float _q1, float _q2, float _q3, float _q4, float Vx,
		float Vy, float Vz, float Wz) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b090      	sub	sp, #64	; 0x40
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6278      	str	r0, [r7, #36]	; 0x24
 8000a60:	ed87 0a08 	vstr	s0, [r7, #32]
 8000a64:	edc7 0a07 	vstr	s1, [r7, #28]
 8000a68:	ed87 1a06 	vstr	s2, [r7, #24]
 8000a6c:	edc7 1a05 	vstr	s3, [r7, #20]
 8000a70:	ed87 2a04 	vstr	s4, [r7, #16]
 8000a74:	edc7 2a03 	vstr	s5, [r7, #12]
 8000a78:	ed87 3a02 	vstr	s6, [r7, #8]
 8000a7c:	edc7 3a01 	vstr	s7, [r7, #4]
	float S13 = sin((_q1 + _q3)/1000.0);
 8000a80:	ed97 7a08 	vldr	s14, [r7, #32]
 8000a84:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a90:	ed9f 5b7f 	vldr	d5, [pc, #508]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000a94:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000a98:	eeb0 0b46 	vmov.f64	d0, d6
 8000a9c:	f00f fff0 	bl	8010a80 <sin>
 8000aa0:	eeb0 7b40 	vmov.f64	d7, d0
 8000aa4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000aa8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float C13 = cos((_q1 + _q3)/1000.0);
 8000aac:	ed97 7a08 	vldr	s14, [r7, #32]
 8000ab0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ab4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000abc:	ed9f 5b74 	vldr	d5, [pc, #464]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000ac0:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000ac4:	eeb0 0b46 	vmov.f64	d0, d6
 8000ac8:	f00f ff8e 	bl	80109e8 <cos>
 8000acc:	eeb0 7b40 	vmov.f64	d7, d0
 8000ad0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ad4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	float S3 = sin(_q3/1000.0);
 8000ad8:	edd7 7a06 	vldr	s15, [r7, #24]
 8000adc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ae0:	ed9f 5b6b 	vldr	d5, [pc, #428]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000ae4:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000ae8:	eeb0 0b46 	vmov.f64	d0, d6
 8000aec:	f00f ffc8 	bl	8010a80 <sin>
 8000af0:	eeb0 7b40 	vmov.f64	d7, d0
 8000af4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000af8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float S1 = sin(_q1/1000.0);
 8000afc:	edd7 7a08 	vldr	s15, [r7, #32]
 8000b00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b04:	ed9f 5b62 	vldr	d5, [pc, #392]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000b08:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000b0c:	eeb0 0b46 	vmov.f64	d0, d6
 8000b10:	f00f ffb6 	bl	8010a80 <sin>
 8000b14:	eeb0 7b40 	vmov.f64	d7, d0
 8000b18:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b1c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	float C1 = cos(_q1/1000.0);
 8000b20:	edd7 7a08 	vldr	s15, [r7, #32]
 8000b24:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b28:	ed9f 5b59 	vldr	d5, [pc, #356]	; 8000c90 <_ZN10RobotJoint9UpdateIVKEffffffff+0x238>
 8000b2c:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000b30:	eeb0 0b46 	vmov.f64	d0, d6
 8000b34:	f00f ff58 	bl	80109e8 <cos>
 8000b38:	eeb0 7b40 	vmov.f64	d7, d0
 8000b3c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b40:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float L3S3 = this->L3 * S3;
 8000b44:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000b48:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8000c98 <_ZN10RobotJoint9UpdateIVKEffffffff+0x240>
 8000b4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b50:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	this->w_q1 = ((Vx * C13 + Vy * S13) / (S3 * this->L12)) * 1000.0;
 8000b54:	ed97 7a04 	vldr	s14, [r7, #16]
 8000b58:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000b5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b60:	edd7 6a03 	vldr	s13, [r7, #12]
 8000b64:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000b68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b6c:	ee77 6a27 	vadd.f32	s13, s14, s15
 8000b70:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000b74:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8000c9c <_ZN10RobotJoint9UpdateIVKEffffffff+0x244>
 8000b78:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b80:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8000ca0 <_ZN10RobotJoint9UpdateIVKEffffffff+0x248>
 8000b84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b8a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	this->w_q2 = Vz * 1000.0;
 8000b8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b92:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8000ca0 <_ZN10RobotJoint9UpdateIVKEffffffff+0x248>
 8000b96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b9c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	this->w_q3 = (-(Vx * (this->L3 * C13 + this->L1 * C1 + this->L2 * C1))
 8000ba0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ba4:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8000c98 <_ZN10RobotJoint9UpdateIVKEffffffff+0x240>
 8000ba8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000bac:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000bb0:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8000ca4 <_ZN10RobotJoint9UpdateIVKEffffffff+0x24c>
 8000bb4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000bb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000bbc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000bc0:	eddf 6a39 	vldr	s13, [pc, #228]	; 8000ca8 <_ZN10RobotJoint9UpdateIVKEffffffff+0x250>
 8000bc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000bc8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000bcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bd4:	eef1 6a67 	vneg.f32	s13, s15
			/ (L3S3 * this->L12)
 8000bd8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000bdc:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8000c9c <_ZN10RobotJoint9UpdateIVKEffffffff+0x244>
 8000be0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000be4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
			- (Vy * (this->L3 * S13 + this->L1 * S1 + this->L2 * S1))
 8000be8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000bec:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8000c98 <_ZN10RobotJoint9UpdateIVKEffffffff+0x240>
 8000bf0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000bf4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000bf8:	ed9f 6a2a 	vldr	s12, [pc, #168]	; 8000ca4 <_ZN10RobotJoint9UpdateIVKEffffffff+0x24c>
 8000bfc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8000c00:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000c04:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000c08:	ed9f 6a27 	vldr	s12, [pc, #156]	; 8000ca8 <_ZN10RobotJoint9UpdateIVKEffffffff+0x250>
 8000c0c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8000c10:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000c14:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c18:	ee26 6aa7 	vmul.f32	s12, s13, s15
					/ (L3S3 * this->L12)) * 1000.0;
 8000c1c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000c20:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8000c9c <_ZN10RobotJoint9UpdateIVKEffffffff+0x244>
 8000c24:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000c28:	eec6 7a26 	vdiv.f32	s15, s12, s13
			- (Vy * (this->L3 * S13 + this->L1 * S1 + this->L2 * S1))
 8000c2c:	ee77 7a67 	vsub.f32	s15, s14, s15
					/ (L3S3 * this->L12)) * 1000.0;
 8000c30:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000ca0 <_ZN10RobotJoint9UpdateIVKEffffffff+0x248>
 8000c34:	ee67 7a87 	vmul.f32	s15, s15, s14
	this->w_q3 = (-(Vx * (this->L3 * C13 + this->L1 * C1 + this->L2 * C1))
 8000c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c3a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	this->w_q4 = ((Vx * C1 + Vy * S1 + this->L3 * Wz * S3) / (L3S3)) * 1000.0;
 8000c3e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c42:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000c46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c4a:	edd7 6a03 	vldr	s13, [r7, #12]
 8000c4e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000c52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c56:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000c5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c5e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8000c98 <_ZN10RobotJoint9UpdateIVKEffffffff+0x240>
 8000c62:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000c66:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000c6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c6e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8000c72:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8000c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c7a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8000ca0 <_ZN10RobotJoint9UpdateIVKEffffffff+0x248>
 8000c7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c84:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
}
 8000c88:	bf00      	nop
 8000c8a:	3740      	adds	r7, #64	; 0x40
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	00000000 	.word	0x00000000
 8000c94:	408f4000 	.word	0x408f4000
 8000c98:	439d8000 	.word	0x439d8000
 8000c9c:	43bfa000 	.word	0x43bfa000
 8000ca0:	447a0000 	.word	0x447a0000
 8000ca4:	41540000 	.word	0x41540000
 8000ca8:	43b90000 	.word	0x43b90000

08000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>:
void RobotJoint::UpdateQuinticCoff(float T, float Start_pos, float Final_pos,
		float Start_velocity, float Final_velocity, float Start_acceleration,
		float Final_acceleration) {
 8000cac:	b480      	push	{r7}
 8000cae:	b091      	sub	sp, #68	; 0x44
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	61f8      	str	r0, [r7, #28]
 8000cb4:	ed87 0a06 	vstr	s0, [r7, #24]
 8000cb8:	edc7 0a05 	vstr	s1, [r7, #20]
 8000cbc:	ed87 1a04 	vstr	s2, [r7, #16]
 8000cc0:	edc7 1a03 	vstr	s3, [r7, #12]
 8000cc4:	ed87 2a02 	vstr	s4, [r7, #8]
 8000cc8:	edc7 2a01 	vstr	s5, [r7, #4]
 8000ccc:	ed87 3a00 	vstr	s6, [r7]
	this->C0 = Start_pos;
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	this->C1 = Start_velocity;
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	68fa      	ldr	r2, [r7, #12]
 8000cdc:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	this->C2 = Start_acceleration / 2.0;
 8000ce0:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ce4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000ce8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	edc3 7a34 	vstr	s15, [r3, #208]	; 0xd0

	const float A = Final_pos
			- (Start_pos + (Start_velocity * T)
 8000cf2:	ed97 7a03 	vldr	s14, [r7, #12]
 8000cf6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000cfe:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d02:	ee37 7a27 	vadd.f32	s14, s14, s15
					+ (Start_acceleration * T * T / 2));
 8000d06:	edd7 6a01 	vldr	s13, [r7, #4]
 8000d0a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d0e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d12:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d16:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d1a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8000d1e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000d22:	ee77 7a27 	vadd.f32	s15, s14, s15
	const float A = Final_pos
 8000d26:	ed97 7a04 	vldr	s14, [r7, #16]
 8000d2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d2e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	const float B = Final_velocity
			- (Start_velocity + (Start_acceleration * T));
 8000d32:	ed97 7a01 	vldr	s14, [r7, #4]
 8000d36:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d42:	ee77 7a27 	vadd.f32	s15, s14, s15
	const float B = Final_velocity
 8000d46:	ed97 7a02 	vldr	s14, [r7, #8]
 8000d4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d4e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	const float C = Final_acceleration - Start_acceleration;
 8000d52:	ed97 7a00 	vldr	s14, [r7]
 8000d56:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d5e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	const float T2 = T * T;
 8000d62:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d66:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000d6a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	const float T3 = T * T * T;
 8000d6e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d72:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000d76:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d7e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	const float T4 = T * T * T * T;
 8000d82:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d86:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000d8a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d92:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d9a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	const float T5 = T * T * T * T * T;
 8000d9e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000da2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000da6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000daa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dae:	edd7 7a06 	vldr	s15, [r7, #24]
 8000db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000db6:	ed97 7a06 	vldr	s14, [r7, #24]
 8000dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dbe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	this->C3 = (10.0 * A / T3) - (4.0 * B / T2) + (C / (2.0 * T));
 8000dc2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000dc6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dca:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8000dce:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000dd2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000dd6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dda:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000dde:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000de2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000de6:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8000dea:	ee27 4b05 	vmul.f64	d4, d7, d5
 8000dee:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000df2:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000df6:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000dfa:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000dfe:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000e02:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 8000e06:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e0e:	ee37 5b07 	vadd.f64	d5, d7, d7
 8000e12:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000e16:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e1a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
	this->C4 = (-15.0 * A / T4) + (7.0 * B / T3) - (C / T2);
 8000e24:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000e28:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e2c:	eeba 6b0e 	vmov.f64	d6, #174	; 0xc1700000 -15.0
 8000e30:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000e34:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000e38:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e3c:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000e40:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000e44:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e48:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8000e4c:	ee27 4b05 	vmul.f64	d4, d7, d5
 8000e50:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000e54:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000e58:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000e5c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000e60:	edd7 5a0d 	vldr	s11, [r7, #52]	; 0x34
 8000e64:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000e68:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8000e6c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e70:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000e74:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
	this->C5 = (6.0 * A / T5) - (3.0 * B / T4) + (C / (2.0 * T3));
 8000e7e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000e82:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e86:	eeb1 6b08 	vmov.f64	d6, #24	; 0x40c00000  6.0
 8000e8a:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000e8e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000e92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e96:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000e9a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000e9e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ea2:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8000ea6:	ee27 4b05 	vmul.f64	d4, d7, d5
 8000eaa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000eae:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000eb2:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000eb6:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000eba:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000ebe:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 8000ec2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000ec6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000eca:	ee37 5b07 	vadd.f64	d5, d7, d7
 8000ece:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000ed2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000ed6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
	this->T = T;
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	69ba      	ldr	r2, [r7, #24]
 8000ee4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0

}
 8000ee8:	bf00      	nop
 8000eea:	3744      	adds	r7, #68	; 0x44
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <_ZN10RobotJoint13KalmanFillterEf>:
void RobotJoint::KalmanFillter(float theta_k) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	ed2d 8b08 	vpush	{d8-d11}
 8000efa:	b08a      	sub	sp, #40	; 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	ed87 0a00 	vstr	s0, [r7]
	float X1 = this->X11;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000f0a:	627b      	str	r3, [r7, #36]	; 0x24
	float X2 = this->X21;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8000f12:	623b      	str	r3, [r7, #32]
	float P11 = this->p11;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000f1a:	61fb      	str	r3, [r7, #28]
	float P12 = this->p12;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000f22:	61bb      	str	r3, [r7, #24]
	float P21 = this->p21;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000f2a:	617b      	str	r3, [r7, #20]
	float P22 = this->p22;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8000f32:	613b      	str	r3, [r7, #16]
	float Q = this->Q;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000f3a:	60fb      	str	r3, [r7, #12]
	float R = this->R;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000f42:	60bb      	str	r3, [r7, #8]

	this->X11 = X1 + (X2 * this->dt)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	ed93 7a00 	vldr	s14, [r3]
 8000f4a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f52:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000f56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f5a:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
			- ((X1 - theta_k + X2 * this->dt)
 8000f5e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000f62:	edd7 7a00 	vldr	s15, [r7]
 8000f66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	edd3 6a00 	vldr	s13, [r3]
 8000f70:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f7c:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
					* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	ed93 7a00 	vldr	s14, [r3]
 8000f86:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f8e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f96:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8000f9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f9e:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	edd3 7a00 	vldr	s15, [r3]
 8000fa8:	2004      	movs	r0, #4
 8000faa:	eeb0 0a67 	vmov.f32	s0, s15
 8000fae:	f000 fbb3 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8000fb2:	eeb0 7b40 	vmov.f64	d7, d0
 8000fb6:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8000fba:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8000fbe:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000fc2:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt)))
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	ed93 7a00 	vldr	s14, [r3]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	edd3 5a00 	vldr	s11, [r3]
 8000fd2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fd6:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8000fda:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fde:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8000fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fe6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fea:	ee36 7b07 	vadd.f64	d7, d6, d7
					* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8000fee:	ee29 9b07 	vmul.f64	d9, d9, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8000ff2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000ff6:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ffa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	edd3 6a00 	vldr	s13, [r3]
 8001004:	edd7 7a05 	vldr	s15, [r7, #20]
 8001008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800100c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001010:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001014:	edd7 7a03 	vldr	s15, [r7, #12]
 8001018:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	2004      	movs	r0, #4
 8001024:	eeb0 0a67 	vmov.f32	s0, s15
 8001028:	f000 fb76 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800102c:	eeb0 7b40 	vmov.f64	d7, d0
 8001030:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001034:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001038:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800103c:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt));
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	ed93 7a00 	vldr	s14, [r3]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	edd3 5a00 	vldr	s11, [r3]
 800104c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001050:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001054:	edd7 7a06 	vldr	s15, [r7, #24]
 8001058:	ee75 7aa7 	vadd.f32	s15, s11, s15
 800105c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001060:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001064:	ee36 6b07 	vadd.f64	d6, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001068:	ee89 7b06 	vdiv.f64	d7, d9, d6
			- ((X1 - theta_k + X2 * this->dt)
 800106c:	ee38 7b47 	vsub.f64	d7, d8, d7
 8001070:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->X11 = X1 + (X2 * this->dt)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	edc3 7a28 	vstr	s15, [r3, #160]	; 0xa0
	this->X21 = X2
 800107a:	edd7 7a08 	vldr	s15, [r7, #32]
 800107e:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21)
 8001082:	edd7 7a03 	vldr	s15, [r7, #12]
 8001086:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	edd3 7a00 	vldr	s15, [r3]
 8001090:	2003      	movs	r0, #3
 8001092:	eeb0 0a67 	vmov.f32	s0, s15
 8001096:	f000 fb3f 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800109a:	eeb0 7b40 	vmov.f64	d7, d0
 800109e:	ee29 7b07 	vmul.f64	d7, d9, d7
 80010a2:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80010a6:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	ed93 7a00 	vldr	s14, [r3]
 80010b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80010b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010b8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010bc:	ee36 6b07 	vadd.f64	d6, d6, d7
 80010c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80010c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010c8:	ee36 6b07 	vadd.f64	d6, d6, d7
					* (X1 - theta_k + X2 * this->dt))
 80010cc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80010d0:	edd7 7a00 	vldr	s15, [r7]
 80010d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	edd3 5a00 	vldr	s11, [r3]
 80010de:	edd7 7a08 	vldr	s15, [r7, #32]
 80010e2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80010e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010ee:	ee26 9b07 	vmul.f64	d9, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80010f2:	ed97 7a07 	vldr	s14, [r7, #28]
 80010f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80010fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	edd3 6a00 	vldr	s13, [r3]
 8001104:	edd7 7a05 	vldr	s15, [r7, #20]
 8001108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800110c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001110:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001114:	edd7 7a03 	vldr	s15, [r7, #12]
 8001118:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	edd3 7a00 	vldr	s15, [r3]
 8001122:	2004      	movs	r0, #4
 8001124:	eeb0 0a67 	vmov.f32	s0, s15
 8001128:	f000 faf6 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800112c:	eeb0 7b40 	vmov.f64	d7, d0
 8001130:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001134:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001138:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800113c:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt));
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	ed93 7a00 	vldr	s14, [r3]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	edd3 5a00 	vldr	s11, [r3]
 800114c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001150:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001154:	edd7 7a06 	vldr	s15, [r7, #24]
 8001158:	ee75 7aa7 	vadd.f32	s15, s11, s15
 800115c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001160:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001164:	ee36 6b07 	vadd.f64	d6, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001168:	ee89 7b06 	vdiv.f64	d7, d9, d6
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21)
 800116c:	ee38 7b47 	vsub.f64	d7, d8, d7
 8001170:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->X21 = X2
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
	this->p11 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	ed93 7a00 	vldr	s14, [r3]
 8001180:	edd7 7a05 	vldr	s15, [r7, #20]
 8001184:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001188:	edd7 7a07 	vldr	s15, [r7, #28]
 800118c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001190:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001194:	edd7 7a03 	vldr	s15, [r7, #12]
 8001198:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	edd3 7a00 	vldr	s15, [r3]
 80011a2:	2004      	movs	r0, #4
 80011a4:	eeb0 0a67 	vmov.f32	s0, s15
 80011a8:	f000 fab6 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80011ac:	eeb0 7b40 	vmov.f64	d7, d0
 80011b0:	ee29 6b07 	vmul.f64	d6, d9, d7
 80011b4:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80011b8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80011bc:	ee38 6b07 	vadd.f64	d6, d8, d7
			+ this->dt * (P12 + P22 * this->dt))
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	ed93 7a00 	vldr	s14, [r3]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	edd3 5a00 	vldr	s11, [r3]
 80011cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80011d0:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80011d4:	edd7 7a06 	vldr	s15, [r7, #24]
 80011d8:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80011dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011e4:	ee36 8b07 	vadd.f64	d8, d6, d7
			/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80011e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80011ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80011f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	edd3 6a00 	vldr	s13, [r3]
 80011fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80011fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001202:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001206:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800120a:	edd7 7a03 	vldr	s15, [r7, #12]
 800120e:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	edd3 7a00 	vldr	s15, [r3]
 8001218:	2004      	movs	r0, #4
 800121a:	eeb0 0a67 	vmov.f32	s0, s15
 800121e:	f000 fa7b 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001222:	eeb0 7b40 	vmov.f64	d7, d0
 8001226:	ee2a 6b07 	vmul.f64	d6, d10, d7
 800122a:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 800122e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001232:	ee39 6b07 	vadd.f64	d6, d9, d7
					+ this->dt * (P12 + P22 * this->dt)) - 1)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	ed93 7a00 	vldr	s14, [r3]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	edd3 5a00 	vldr	s11, [r3]
 8001242:	edd7 7a04 	vldr	s15, [r7, #16]
 8001246:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800124a:	edd7 7a06 	vldr	s15, [r7, #24]
 800124e:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8001252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001256:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800125a:	ee36 6b07 	vadd.f64	d6, d6, d7
			/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 800125e:	ee88 7b06 	vdiv.f64	d7, d8, d6
					+ this->dt * (P12 + P22 * this->dt)) - 1)
 8001262:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001266:	ee37 7b46 	vsub.f64	d7, d7, d6
	this->p11 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 800126a:	eeb1 8b47 	vneg.f64	d8, d7
			* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	ed93 7a00 	vldr	s14, [r3]
 8001274:	edd7 7a05 	vldr	s15, [r7, #20]
 8001278:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001284:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001288:	edd7 7a03 	vldr	s15, [r7, #12]
 800128c:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	edd3 7a00 	vldr	s15, [r3]
 8001296:	2004      	movs	r0, #4
 8001298:	eeb0 0a67 	vmov.f32	s0, s15
 800129c:	f000 fa3c 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80012a0:	eeb0 7b40 	vmov.f64	d7, d0
 80012a4:	ee2a 6b07 	vmul.f64	d6, d10, d7
 80012a8:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80012ac:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80012b0:	ee39 6b07 	vadd.f64	d6, d9, d7
					+ this->dt * (P12 + P22 * this->dt));
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	ed93 7a00 	vldr	s14, [r3]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	edd3 5a00 	vldr	s11, [r3]
 80012c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012c4:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80012c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80012cc:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80012d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012d8:	ee36 7b07 	vadd.f64	d7, d6, d7
			* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80012dc:	ee28 7b07 	vmul.f64	d7, d8, d7
 80012e0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->p11 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
	this->p12 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	ed93 7a00 	vldr	s14, [r3]
 80012f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80012f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80012fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001300:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001304:	edd7 7a03 	vldr	s15, [r7, #12]
 8001308:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	edd3 7a00 	vldr	s15, [r3]
 8001312:	2004      	movs	r0, #4
 8001314:	eeb0 0a67 	vmov.f32	s0, s15
 8001318:	f000 f9fe 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800131c:	eeb0 7b40 	vmov.f64	d7, d0
 8001320:	ee29 6b07 	vmul.f64	d6, d9, d7
 8001324:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001328:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800132c:	ee38 6b07 	vadd.f64	d6, d8, d7
			+ this->dt * (P12 + P22 * this->dt))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	ed93 7a00 	vldr	s14, [r3]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	edd3 5a00 	vldr	s11, [r3]
 800133c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001340:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001344:	edd7 7a06 	vldr	s15, [r7, #24]
 8001348:	ee75 7aa7 	vadd.f32	s15, s11, s15
 800134c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001350:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001354:	ee36 8b07 	vadd.f64	d8, d6, d7
			/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001358:	ed97 7a07 	vldr	s14, [r7, #28]
 800135c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001360:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	edd3 6a00 	vldr	s13, [r3]
 800136a:	edd7 7a05 	vldr	s15, [r7, #20]
 800136e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001372:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001376:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 800137a:	edd7 7a03 	vldr	s15, [r7, #12]
 800137e:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	edd3 7a00 	vldr	s15, [r3]
 8001388:	2004      	movs	r0, #4
 800138a:	eeb0 0a67 	vmov.f32	s0, s15
 800138e:	f000 f9c3 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001392:	eeb0 7b40 	vmov.f64	d7, d0
 8001396:	ee2a 6b07 	vmul.f64	d6, d10, d7
 800139a:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 800139e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80013a2:	ee39 6b07 	vadd.f64	d6, d9, d7
					+ this->dt * (P12 + P22 * this->dt)) - 1)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	ed93 7a00 	vldr	s14, [r3]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edd3 5a00 	vldr	s11, [r3]
 80013b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80013b6:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80013ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80013be:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80013c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013ca:	ee36 6b07 	vadd.f64	d6, d6, d7
			/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80013ce:	ee88 7b06 	vdiv.f64	d7, d8, d6
					+ this->dt * (P12 + P22 * this->dt)) - 1)
 80013d2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80013d6:	ee37 7b46 	vsub.f64	d7, d7, d6
	this->p12 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80013da:	eeb1 8b47 	vneg.f64	d8, d7
			* ((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P12);
 80013de:	edd7 7a03 	vldr	s15, [r7, #12]
 80013e2:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	2003      	movs	r0, #3
 80013ee:	eeb0 0a67 	vmov.f32	s0, s15
 80013f2:	f000 f991 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80013f6:	eeb0 7b40 	vmov.f64	d7, d0
 80013fa:	ee29 7b07 	vmul.f64	d7, d9, d7
 80013fe:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001402:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	ed93 7a00 	vldr	s14, [r3]
 800140c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001414:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001418:	ee36 6b07 	vadd.f64	d6, d6, d7
 800141c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001420:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001424:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001428:	ee28 7b07 	vmul.f64	d7, d8, d7
 800142c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->p12 = -((P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
	this->p21 = P21 + P22 * this->dt + (Q * pow(this->dt, 3)) / 2
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	ed93 7a00 	vldr	s14, [r3]
 800143c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001440:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001444:	edd7 7a05 	vldr	s15, [r7, #20]
 8001448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001450:	edd7 7a03 	vldr	s15, [r7, #12]
 8001454:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	edd3 7a00 	vldr	s15, [r3]
 800145e:	2003      	movs	r0, #3
 8001460:	eeb0 0a67 	vmov.f32	s0, s15
 8001464:	f000 f958 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001468:	eeb0 7b40 	vmov.f64	d7, d0
 800146c:	ee29 6b07 	vmul.f64	d6, d9, d7
 8001470:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001474:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001478:	ee38 8b07 	vadd.f64	d8, d8, d7
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21)
 800147c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001480:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	edd3 7a00 	vldr	s15, [r3]
 800148a:	2003      	movs	r0, #3
 800148c:	eeb0 0a67 	vmov.f32	s0, s15
 8001490:	f000 f942 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001494:	eeb0 7b40 	vmov.f64	d7, d0
 8001498:	ee29 7b07 	vmul.f64	d7, d9, d7
 800149c:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80014a0:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	ed93 7a00 	vldr	s14, [r3]
 80014aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80014ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014b6:	ee36 6b07 	vadd.f64	d6, d6, d7
 80014ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80014be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014c2:	ee36 9b07 	vadd.f64	d9, d6, d7
					* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	ed93 7a00 	vldr	s14, [r3]
 80014cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80014d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80014d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014dc:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 80014e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014e4:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	edd3 7a00 	vldr	s15, [r3]
 80014ee:	2004      	movs	r0, #4
 80014f0:	eeb0 0a67 	vmov.f32	s0, s15
 80014f4:	f000 f910 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80014f8:	eeb0 7b40 	vmov.f64	d7, d0
 80014fc:	ee2b 6b07 	vmul.f64	d6, d11, d7
 8001500:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001504:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001508:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt)))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	ed93 7a00 	vldr	s14, [r3]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	edd3 5a00 	vldr	s11, [r3]
 8001518:	edd7 7a04 	vldr	s15, [r7, #16]
 800151c:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001520:	edd7 7a06 	vldr	s15, [r7, #24]
 8001524:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8001528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800152c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001530:	ee36 7b07 	vadd.f64	d7, d6, d7
					* (P11 + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001534:	ee29 9b07 	vmul.f64	d9, d9, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001538:	ed97 7a07 	vldr	s14, [r7, #28]
 800153c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001540:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	edd3 6a00 	vldr	s13, [r3]
 800154a:	edd7 7a05 	vldr	s15, [r7, #20]
 800154e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001552:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001556:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 800155a:	edd7 7a03 	vldr	s15, [r7, #12]
 800155e:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	2004      	movs	r0, #4
 800156a:	eeb0 0a67 	vmov.f32	s0, s15
 800156e:	f000 f8d3 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001572:	eeb0 7b40 	vmov.f64	d7, d0
 8001576:	ee2b 6b07 	vmul.f64	d6, d11, d7
 800157a:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 800157e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001582:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt));
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	ed93 7a00 	vldr	s14, [r3]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	edd3 5a00 	vldr	s11, [r3]
 8001592:	edd7 7a04 	vldr	s15, [r7, #16]
 8001596:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800159a:	edd7 7a06 	vldr	s15, [r7, #24]
 800159e:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80015a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015a6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015aa:	ee36 6b07 	vadd.f64	d6, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80015ae:	ee89 7b06 	vdiv.f64	d7, d9, d6
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21)
 80015b2:	ee38 7b47 	vsub.f64	d7, d8, d7
 80015b6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->p21 = P21 + P22 * this->dt + (Q * pow(this->dt, 3)) / 2
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
	this->p22 = P22 + Q * pow(this->dt, 2)
 80015c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80015c4:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	edd3 7a00 	vldr	s15, [r3]
 80015d6:	2002      	movs	r0, #2
 80015d8:	eeb0 0a67 	vmov.f32	s0, s15
 80015dc:	f000 f89c 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80015e0:	eeb0 7b40 	vmov.f64	d7, d0
 80015e4:	ee29 7b07 	vmul.f64	d7, d9, d7
 80015e8:	ee38 8b07 	vadd.f64	d8, d8, d7
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P12)
 80015ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80015f0:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	2003      	movs	r0, #3
 80015fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001600:	f000 f88a 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001604:	eeb0 7b40 	vmov.f64	d7, d0
 8001608:	ee29 7b07 	vmul.f64	d7, d9, d7
 800160c:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001610:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	ed93 7a00 	vldr	s14, [r3]
 800161a:	edd7 7a04 	vldr	s15, [r7, #16]
 800161e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001622:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001626:	ee36 6b07 	vadd.f64	d6, d6, d7
 800162a:	edd7 7a06 	vldr	s15, [r7, #24]
 800162e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001632:	ee36 9b07 	vadd.f64	d9, d6, d7
					* ((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P21))
 8001636:	edd7 7a03 	vldr	s15, [r7, #12]
 800163a:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	edd3 7a00 	vldr	s15, [r3]
 8001644:	2003      	movs	r0, #3
 8001646:	eeb0 0a67 	vmov.f32	s0, s15
 800164a:	f000 f865 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800164e:	eeb0 7b40 	vmov.f64	d7, d0
 8001652:	ee2a 7b07 	vmul.f64	d7, d10, d7
 8001656:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800165a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	ed93 7a00 	vldr	s14, [r3]
 8001664:	edd7 7a04 	vldr	s15, [r7, #16]
 8001668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001670:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001674:	edd7 7a05 	vldr	s15, [r7, #20]
 8001678:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800167c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001680:	ee29 9b07 	vmul.f64	d9, d9, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 8001684:	ed97 7a07 	vldr	s14, [r7, #28]
 8001688:	edd7 7a02 	vldr	s15, [r7, #8]
 800168c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	edd3 6a00 	vldr	s13, [r3]
 8001696:	edd7 7a05 	vldr	s15, [r7, #20]
 800169a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800169e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a2:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 80016a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80016aa:	eeb7 bae7 	vcvt.f64.f32	d11, s15
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edd3 7a00 	vldr	s15, [r3]
 80016b4:	2004      	movs	r0, #4
 80016b6:	eeb0 0a67 	vmov.f32	s0, s15
 80016ba:	f000 f82d 	bl	8001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80016be:	eeb0 7b40 	vmov.f64	d7, d0
 80016c2:	ee2b 6b07 	vmul.f64	d6, d11, d7
 80016c6:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80016ca:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80016ce:	ee3a 6b07 	vadd.f64	d6, d10, d7
							+ this->dt * (P12 + P22 * this->dt));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	ed93 7a00 	vldr	s14, [r3]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	edd3 5a00 	vldr	s11, [r3]
 80016de:	edd7 7a04 	vldr	s15, [r7, #16]
 80016e2:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80016e6:	edd7 7a06 	vldr	s15, [r7, #24]
 80016ea:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80016ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016f6:	ee36 6b07 	vadd.f64	d6, d6, d7
					/ (P11 + R + P21 * this->dt + (Q * pow(this->dt, 4)) / 4
 80016fa:	ee89 7b06 	vdiv.f64	d7, d9, d6
			- (((Q * pow(this->dt, 3)) / 2 + P22 * this->dt + P12)
 80016fe:	ee38 7b47 	vsub.f64	d7, d8, d7
 8001702:	eef7 7bc7 	vcvt.f32.f64	s15, d7
	this->p22 = P22 + Q * pow(this->dt, 2)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4

}
 800170c:	bf00      	nop
 800170e:	3728      	adds	r7, #40	; 0x28
 8001710:	46bd      	mov	sp, r7
 8001712:	ecbd 8b08 	vpop	{d8-d11}
 8001716:	bd80      	pop	{r7, pc}

08001718 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001722:	6038      	str	r0, [r7, #0]
      return pow(__type(__x), __type(__y));
 8001724:	edd7 7a01 	vldr	s15, [r7, #4]
 8001728:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	ee06 3a90 	vmov	s13, r3
 8001732:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8001736:	eeb0 1b46 	vmov.f64	d1, d6
 800173a:	eeb0 0b47 	vmov.f64	d0, d7
 800173e:	f00e feff 	bl	8010540 <pow>
 8001742:	eeb0 7b40 	vmov.f64	d7, d0
    }
 8001746:	eeb0 0b47 	vmov.f64	d0, d7
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <_ZSt5floorf>:
  { return __builtin_floorf(__x); }
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	ed87 0a01 	vstr	s0, [r7, #4]
 800175a:	edd7 7a01 	vldr	s15, [r7, #4]
 800175e:	fefb 7a67 	vrintm.f32	s15, s15
 8001762:	eeb0 0a67 	vmov.f32	s0, s15
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <_ZSt5roundf>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	ed87 0a01 	vstr	s0, [r7, #4]
 800177a:	edd7 7a01 	vldr	s15, [r7, #4]
 800177e:	fef8 7a67 	vrinta.f32	s15, s15
 8001782:	eeb0 0a67 	vmov.f32	s0, s15
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <_ZN10ServoMotorC1EP17TIM_HandleTypeDefm>:
 *
 *  Created on: Jan 30, 2022
 *      Author: SakuranohanaTH
 */
#include "ServoMotor.h"
ServoMotor::ServoMotor(TIM_HandleTypeDef *_servo_htim,
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
		uint32_t _SERVO_TIM_CHANNEL) {
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2200      	movs	r2, #0
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2200      	movs	r2, #0
 80017ac:	611a      	str	r2, [r3, #16]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	22b4      	movs	r2, #180	; 0xb4
 80017b2:	615a      	str	r2, [r3, #20]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2200      	movs	r2, #0
 80017b8:	761a      	strb	r2, [r3, #24]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2200      	movs	r2, #0
 80017be:	765a      	strb	r2, [r3, #25]
	this->servo_htim = _servo_htim;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	68ba      	ldr	r2, [r7, #8]
 80017c4:	601a      	str	r2, [r3, #0]
	this->SERVO_TIM_CHANNEL = _SERVO_TIM_CHANNEL;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	605a      	str	r2, [r3, #4]
	 * 2ms/20ms = 0.1 = 10%
	 *
	 * CRR = 0.1 * (19999 + 1) = 2000
	 *
	 */
	this->servo_htim->Instance->PSC = _PSC_SERVO_MOTOR - 1U;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	22ef      	movs	r2, #239	; 0xef
 80017d4:	629a      	str	r2, [r3, #40]	; 0x28
	this->servo_htim->Instance->ARR = _ARR_SERVO_MOTOR - 1U;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80017e0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	4618      	mov	r0, r3
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_ZN10ServoMotorD1Ev>:
ServoMotor::~ServoMotor() {
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
}
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4618      	mov	r0, r3
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <_ZN10ServoMotor11ServoEnableEv>:
void ServoMotor::ServoEnable() {
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(this->servo_htim, this->SERVO_TIM_CHANNEL);	// Enable PWM for Servo Motor
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4619      	mov	r1, r3
 8001818:	4610      	mov	r0, r2
 800181a:	f00b fad3 	bl	800cdc4 <HAL_TIM_PWM_Start>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
	...

08001828 <_ZN10ServoMotor17ServoRotateDegreeEl>:
void ServoMotor::ServoDisable() {
	HAL_TIM_PWM_Stop(this->servo_htim, this->SERVO_TIM_CHANNEL);	// Disable PWM for Servo Motor
}
void ServoMotor::ServoRotateDegree(int32_t _sdegrotate) {
 8001828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800182a:	b085      	sub	sp, #20
 800182c:	af02      	add	r7, sp, #8
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
	if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_1) {
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d13f      	bne.n	80018ba <_ZN10ServoMotor17ServoRotateDegreeEl+0x92>
		this->servo_htim->Instance->CCR1 = (uint32_t) (this->GripperMap(
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691c      	ldr	r4, [r3, #16]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	695d      	ldr	r5, [r3, #20]
				_sdegrotate, this->minsdeg, this->maxsdeg, // Mapping degree value to CRR value
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184a:	3301      	adds	r3, #1
 800184c:	ee07 3a90 	vmov	s15, r3
 8001850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001854:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 8001858:	ee67 7a87 	vmul.f32	s15, s15, s14
 800185c:	eeb0 0a67 	vmov.f32	s0, s15
 8001860:	f7ff ff86 	bl	8001770 <_ZSt5roundf>
 8001864:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR1 = (uint32_t) (this->GripperMap(
 8001868:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800186c:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001878:	3301      	adds	r3, #1
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001882:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800188a:	eeb0 0a67 	vmov.f32	s0, s15
 800188e:	f7ff ff5f 	bl	8001750 <_ZSt5floorf>
 8001892:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR1 = (uint32_t) (this->GripperMap(
 8001896:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800189a:	ee17 3a90 	vmov	r3, s15
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	9600      	str	r6, [sp, #0]
 80018a2:	462b      	mov	r3, r5
 80018a4:	4622      	mov	r2, r4
 80018a6:	6839      	ldr	r1, [r7, #0]
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f000 f9cf 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 80018ae:	4602      	mov	r2, r0
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	635a      	str	r2, [r3, #52]	; 0x34
		this->servo_htim->Instance->CCR3 = 0;
		this->servo_htim->Instance->CCR4 = 0;
		this->servo_htim->Instance->CCR5 = 0;
		this->servo_htim->Instance->CCR6 = 0;
	}
}
 80018b8:	e176      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_2) {
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d13f      	bne.n	8001942 <_ZN10ServoMotor17ServoRotateDegreeEl+0x11a>
		this->servo_htim->Instance->CCR2 = (uint32_t) (this->GripperMap(
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	691c      	ldr	r4, [r3, #16]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d2:	3301      	adds	r3, #1
 80018d4:	ee07 3a90 	vmov	s15, r3
 80018d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018dc:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 80018e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018e4:	eeb0 0a67 	vmov.f32	s0, s15
 80018e8:	f7ff ff42 	bl	8001770 <_ZSt5roundf>
 80018ec:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR2 = (uint32_t) (this->GripperMap(
 80018f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018f4:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001900:	3301      	adds	r3, #1
 8001902:	ee07 3a90 	vmov	s15, r3
 8001906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800190a:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 800190e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001912:	eeb0 0a67 	vmov.f32	s0, s15
 8001916:	f7ff ff1b 	bl	8001750 <_ZSt5floorf>
 800191a:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR2 = (uint32_t) (this->GripperMap(
 800191e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001922:	ee17 3a90 	vmov	r3, s15
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	9600      	str	r6, [sp, #0]
 800192a:	462b      	mov	r3, r5
 800192c:	4622      	mov	r2, r4
 800192e:	6839      	ldr	r1, [r7, #0]
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f000 f98b 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 8001936:	4602      	mov	r2, r0
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001940:	e132      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_3) {
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b08      	cmp	r3, #8
 8001948:	d13f      	bne.n	80019ca <_ZN10ServoMotor17ServoRotateDegreeEl+0x1a2>
		this->servo_htim->Instance->CCR3 = (uint32_t) (this->GripperMap(
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691c      	ldr	r4, [r3, #16]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195a:	3301      	adds	r3, #1
 800195c:	ee07 3a90 	vmov	s15, r3
 8001960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001964:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 8001968:	ee67 7a87 	vmul.f32	s15, s15, s14
 800196c:	eeb0 0a67 	vmov.f32	s0, s15
 8001970:	f7ff fefe 	bl	8001770 <_ZSt5roundf>
 8001974:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR3 = (uint32_t) (this->GripperMap(
 8001978:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800197c:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001988:	3301      	adds	r3, #1
 800198a:	ee07 3a90 	vmov	s15, r3
 800198e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001992:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001996:	ee67 7a87 	vmul.f32	s15, s15, s14
 800199a:	eeb0 0a67 	vmov.f32	s0, s15
 800199e:	f7ff fed7 	bl	8001750 <_ZSt5floorf>
 80019a2:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR3 = (uint32_t) (this->GripperMap(
 80019a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019aa:	ee17 3a90 	vmov	r3, s15
 80019ae:	9301      	str	r3, [sp, #4]
 80019b0:	9600      	str	r6, [sp, #0]
 80019b2:	462b      	mov	r3, r5
 80019b4:	4622      	mov	r2, r4
 80019b6:	6839      	ldr	r1, [r7, #0]
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f000 f947 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 80019be:	4602      	mov	r2, r0
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80019c8:	e0ee      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_4) {
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	2b0c      	cmp	r3, #12
 80019d0:	d13f      	bne.n	8001a52 <_ZN10ServoMotor17ServoRotateDegreeEl+0x22a>
		this->servo_htim->Instance->CCR4 = (uint32_t) (this->GripperMap(
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	691c      	ldr	r4, [r3, #16]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e2:	3301      	adds	r3, #1
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ec:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 80019f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f4:	eeb0 0a67 	vmov.f32	s0, s15
 80019f8:	f7ff feba 	bl	8001770 <_ZSt5roundf>
 80019fc:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR4 = (uint32_t) (this->GripperMap(
 8001a00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a04:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a10:	3301      	adds	r3, #1
 8001a12:	ee07 3a90 	vmov	s15, r3
 8001a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a1a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a22:	eeb0 0a67 	vmov.f32	s0, s15
 8001a26:	f7ff fe93 	bl	8001750 <_ZSt5floorf>
 8001a2a:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR4 = (uint32_t) (this->GripperMap(
 8001a2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a32:	ee17 3a90 	vmov	r3, s15
 8001a36:	9301      	str	r3, [sp, #4]
 8001a38:	9600      	str	r6, [sp, #0]
 8001a3a:	462b      	mov	r3, r5
 8001a3c:	4622      	mov	r2, r4
 8001a3e:	6839      	ldr	r1, [r7, #0]
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f000 f903 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 8001a46:	4602      	mov	r2, r0
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001a50:	e0aa      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_5) {
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b10      	cmp	r3, #16
 8001a58:	d144      	bne.n	8001ae4 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2bc>
		this->servo_htim->Instance->CCR5 = (uint32_t) (this->GripperMap(
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	691c      	ldr	r4, [r3, #16]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	ee07 3a90 	vmov	s15, r3
 8001a70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a74:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 8001a78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a80:	f7ff fe76 	bl	8001770 <_ZSt5roundf>
 8001a84:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR5 = (uint32_t) (this->GripperMap(
 8001a88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a8c:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a98:	3301      	adds	r3, #1
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa2:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001aa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aaa:	eeb0 0a67 	vmov.f32	s0, s15
 8001aae:	f7ff fe4f 	bl	8001750 <_ZSt5floorf>
 8001ab2:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR5 = (uint32_t) (this->GripperMap(
 8001ab6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aba:	ee17 3a90 	vmov	r3, s15
 8001abe:	9301      	str	r3, [sp, #4]
 8001ac0:	9600      	str	r6, [sp, #0]
 8001ac2:	462b      	mov	r3, r5
 8001ac4:	4622      	mov	r2, r4
 8001ac6:	6839      	ldr	r1, [r7, #0]
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f000 f8bf 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001ad8:	e066      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
 8001ada:	bf00      	nop
 8001adc:	3d4ccccd 	.word	0x3d4ccccd
 8001ae0:	3e19999a 	.word	0x3e19999a
	else if (this->SERVO_TIM_CHANNEL == TIM_CHANNEL_6) {
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b14      	cmp	r3, #20
 8001aea:	d13f      	bne.n	8001b6c <_ZN10ServoMotor17ServoRotateDegreeEl+0x344>
		this->servo_htim->Instance->CCR6 = (uint32_t) (this->GripperMap(
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	691c      	ldr	r4, [r3, #16]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	695d      	ldr	r5, [r3, #20]
				round((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.05f),	// 1ms (default to 0 degree)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afc:	3301      	adds	r3, #1
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b06:	ed1f 7a0b 	vldr	s14, [pc, #-44]	; 8001adc <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b4>
 8001b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b0e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b12:	f7ff fe2d 	bl	8001770 <_ZSt5roundf>
 8001b16:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR6 = (uint32_t) (this->GripperMap(
 8001b1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b1e:	ee17 6a90 	vmov	r6, s15
				floor((float) ((this->servo_htim->Instance->ARR) + 1U) * 0.15f))); // 2ms (default to 180 degree)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	ee07 3a90 	vmov	s15, r3
 8001b30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b34:	ed1f 7a16 	vldr	s14, [pc, #-88]	; 8001ae0 <_ZN10ServoMotor17ServoRotateDegreeEl+0x2b8>
 8001b38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b40:	f7ff fe06 	bl	8001750 <_ZSt5floorf>
 8001b44:	eef0 7a40 	vmov.f32	s15, s0
		this->servo_htim->Instance->CCR6 = (uint32_t) (this->GripperMap(
 8001b48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b4c:	ee17 3a90 	vmov	r3, s15
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	9600      	str	r6, [sp, #0]
 8001b54:	462b      	mov	r3, r5
 8001b56:	4622      	mov	r2, r4
 8001b58:	6839      	ldr	r1, [r7, #0]
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 f876 	bl	8001c4c <_ZN10ServoMotor10GripperMapElllll>
 8001b60:	4602      	mov	r2, r0
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001b6a:	e01d      	b.n	8001ba8 <_ZN10ServoMotor17ServoRotateDegreeEl+0x380>
		this->servo_htim->Instance->CCR1 = 0;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2200      	movs	r2, #0
 8001b74:	635a      	str	r2, [r3, #52]	; 0x34
		this->servo_htim->Instance->CCR2 = 0;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	639a      	str	r2, [r3, #56]	; 0x38
		this->servo_htim->Instance->CCR3 = 0;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2200      	movs	r2, #0
 8001b88:	63da      	str	r2, [r3, #60]	; 0x3c
		this->servo_htim->Instance->CCR4 = 0;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2200      	movs	r2, #0
 8001b92:	641a      	str	r2, [r3, #64]	; 0x40
		this->servo_htim->Instance->CCR5 = 0;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	659a      	str	r2, [r3, #88]	; 0x58
		this->servo_htim->Instance->CCR6 = 0;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001bb0 <_ZN10ServoMotor20setDegreeGripperOpenEl>:
void ServoMotor::setDegreeGripperOpen(int32_t _sdegopen) {
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
	this->sdegopen = _sdegopen;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	609a      	str	r2, [r3, #8]
	this->isSetDegreeGripperOpen = true;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	761a      	strb	r2, [r3, #24]
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <_ZN10ServoMotor21setDegreeGripperCloseEl>:
void ServoMotor::setDegreeGripperClose(int32_t _sdegclose) {
 8001bd2:	b480      	push	{r7}
 8001bd4:	b083      	sub	sp, #12
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
 8001bda:	6039      	str	r1, [r7, #0]
	this->sdegclose = _sdegclose;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	683a      	ldr	r2, [r7, #0]
 8001be0:	60da      	str	r2, [r3, #12]
	this->isSetDegreeGripperClose = true;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2201      	movs	r2, #1
 8001be6:	765a      	strb	r2, [r3, #25]
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <_ZN10ServoMotor12GripperCloseEv>:
void ServoMotor::GripperClose() {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
	if (!this->isSetDegreeGripperClose)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	7e5b      	ldrb	r3, [r3, #25]
 8001c00:	f083 0301 	eor.w	r3, r3, #1
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d106      	bne.n	8001c18 <_ZN10ServoMotor12GripperCloseEv+0x24>
		return;
	this->ServoRotateDegree(this->sdegclose);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	4619      	mov	r1, r3
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff fe09 	bl	8001828 <_ZN10ServoMotor17ServoRotateDegreeEl>
 8001c16:	e000      	b.n	8001c1a <_ZN10ServoMotor12GripperCloseEv+0x26>
		return;
 8001c18:	bf00      	nop
}
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <_ZN10ServoMotor11GripperOpenEv>:
void ServoMotor::GripperOpen() {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	if (!this->isSetDegreeGripperOpen)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	7e1b      	ldrb	r3, [r3, #24]
 8001c2c:	f083 0301 	eor.w	r3, r3, #1
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d106      	bne.n	8001c44 <_ZN10ServoMotor11GripperOpenEv+0x24>
		return;
	this->ServoRotateDegree(this->sdegopen);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff fdf3 	bl	8001828 <_ZN10ServoMotor17ServoRotateDegreeEl>
 8001c42:	e000      	b.n	8001c46 <_ZN10ServoMotor11GripperOpenEv+0x26>
		return;
 8001c44:	bf00      	nop
}
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <_ZN10ServoMotor10GripperMapElllll>:
int32_t ServoMotor::GripperMap(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min,
		int32_t out_max) {
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001c5a:	68ba      	ldr	r2, [r7, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	69f9      	ldr	r1, [r7, #28]
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	1a8a      	subs	r2, r1, r2
 8001c66:	fb03 f202 	mul.w	r2, r3, r2
 8001c6a:	6839      	ldr	r1, [r7, #0]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	1acb      	subs	r3, r1, r3
 8001c70:	fb92 f2f3 	sdiv	r2, r2, r3
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	4413      	add	r3, r2
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <_ZSt4fabsf>:
  { return __builtin_fabsf(__x); }
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c92:	eef0 7ae7 	vabs.f32	s15, s15
 8001c96:	eeb0 0a67 	vmov.f32	s0, s15
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>:
 *  Created on: Jan 29, 2022
 *      Author: SakuranohanaTH
 */
#include "Stepper.h"

Stepper::Stepper(TIM_HandleTypeDef *_stepper_htim, uint32_t _STEPPER_TIM_CHANNEL,
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
 8001cb0:	603b      	str	r3, [r7, #0]
		GPIO_TypeDef *_DIRPort, uint32_t _DIRPin) {
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4a18      	ldr	r2, [pc, #96]	; (8001d18 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x74>)
 8001cb6:	615a      	str	r2, [r3, #20]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4a18      	ldr	r2, [pc, #96]	; (8001d1c <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x78>)
 8001cbc:	619a      	str	r2, [r3, #24]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001cc4:	61da      	str	r2, [r3, #28]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4a15      	ldr	r2, [pc, #84]	; (8001d20 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x7c>)
 8001cca:	621a      	str	r2, [r3, #32]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001cd2:	625a      	str	r2, [r3, #36]	; 0x24
	this->stepper_htim = _stepper_htim;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	601a      	str	r2, [r3, #0]
	this->STEPPER_TIM_CHANNEL = _STEPPER_TIM_CHANNEL;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	605a      	str	r2, [r3, #4]
	this->stepper_htim->Instance->PSC = _PSC_STEPPER_MOTOR - 1U;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	22c7      	movs	r2, #199	; 0xc7
 8001ce8:	629a      	str	r2, [r3, #40]	; 0x28
	this->minFrequency = 1.0f;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001cf0:	615a      	str	r2, [r3, #20]
	this->maxFrequency = 20000.0f;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	4a09      	ldr	r2, [pc, #36]	; (8001d1c <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x78>)
 8001cf6:	619a      	str	r2, [r3, #24]
	this->StepperSetFrequency(0.0f);
 8001cf8:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8001d24 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm+0x80>
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f000 f82f 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	this->DIRPort = _DIRPort;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	609a      	str	r2, [r3, #8]
	this->DIRPin = _DIRPin;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	60da      	str	r2, [r3, #12]
}
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	41a00000 	.word	0x41a00000
 8001d1c:	469c4000 	.word	0x469c4000
 8001d20:	43480000 	.word	0x43480000
 8001d24:	00000000 	.word	0x00000000

08001d28 <_ZN7StepperD1Ev>:
Stepper::~Stepper() {
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
}
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <_ZN7Stepper13StepperEnableEv>:
void Stepper::StepperEnable(void) { // ENABLE PIN IS OFF AS DEFAULT!!!
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(this->stepper_htim, this->STEPPER_TIM_CHANNEL);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4610      	mov	r0, r2
 8001d52:	f00b f837 	bl	800cdc4 <HAL_TIM_PWM_Start>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <_ZN7Stepper19StepperSetFrequencyEf>:
void Stepper::StepperDisable(void) { // ENABLE PIN IS OFF AS DEFAULT!!!
	HAL_TIM_PWM_Stop(this->stepper_htim, this->STEPPER_TIM_CHANNEL);
}
void Stepper::StepperSetFrequency(float _frequency) {
 8001d60:	b580      	push	{r7, lr}
 8001d62:	ed2d 8b02 	vpush	{d8}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	ed87 0a00 	vstr	s0, [r7]
	this->frequency = _frequency ;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	611a      	str	r2, [r3, #16]

	float f;
	if (fabs(this->frequency) <= this->minFrequency)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d80:	f7ff ff80 	bl	8001c84 <_ZSt4fabsf>
 8001d84:	eeb0 7a40 	vmov.f32	s14, s0
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	bf94      	ite	ls
 8001d98:	2301      	movls	r3, #1
 8001d9a:	2300      	movhi	r3, #0
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <_ZN7Stepper19StepperSetFrequencyEf+0x4a>
		f = this->minFrequency;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	e01b      	b.n	8001de2 <_ZN7Stepper19StepperSetFrequencyEf+0x82>
	else if (fabs(this->frequency) >= this->maxFrequency)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	edd3 7a04 	vldr	s15, [r3, #16]
 8001db0:	eeb0 0a67 	vmov.f32	s0, s15
 8001db4:	f7ff ff66 	bl	8001c84 <_ZSt4fabsf>
 8001db8:	eeb0 7a40 	vmov.f32	s14, s0
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	edd3 7a06 	vldr	s15, [r3, #24]
 8001dc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dca:	bfac      	ite	ge
 8001dcc:	2301      	movge	r3, #1
 8001dce:	2300      	movlt	r3, #0
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <_ZN7Stepper19StepperSetFrequencyEf+0x7e>
		f = this->maxFrequency;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	e001      	b.n	8001de2 <_ZN7Stepper19StepperSetFrequencyEf+0x82>
	else
		f = _frequency;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	60fb      	str	r3, [r7, #12]

	if (this->frequency >= 0.001f) {
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	edd3 7a04 	vldr	s15, [r3, #16]
 8001de8:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002084 <_ZN7Stepper19StepperSetFrequencyEf+0x324>
 8001dec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df4:	f2c0 80db 	blt.w	8001fae <_ZN7Stepper19StepperSetFrequencyEf+0x24e>
		HAL_GPIO_WritePin(this->DIRPort, this->DIRPin, GPIO_PIN_SET);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6898      	ldr	r0, [r3, #8]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	2201      	movs	r2, #1
 8001e04:	4619      	mov	r1, r3
 8001e06:	f008 f9cd 	bl	800a1a4 <HAL_GPIO_WritePin>
		this->stepper_htim->Instance->ARR = round(
				(_FCY / ((this->stepper_htim->Instance->PSC + 1U) * (f))) - 1U);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e12:	3301      	adds	r3, #1
 8001e14:	ee07 3a90 	vmov	s15, r3
 8001e18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e24:	eddf 6a98 	vldr	s13, [pc, #608]	; 8002088 <_ZN7Stepper19StepperSetFrequencyEf+0x328>
 8001e28:	eec6 7a87 	vdiv.f32	s15, s13, s14
		this->stepper_htim->Instance->ARR = round(
 8001e2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e34:	eeb0 0a67 	vmov.f32	s0, s15
 8001e38:	f7ff fc9a 	bl	8001770 <_ZSt5roundf>
 8001e3c:	eef0 7a40 	vmov.f32	s15, s0
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e4a:	ee17 2a90 	vmov	r2, s15
 8001e4e:	62da      	str	r2, [r3, #44]	; 0x2c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d113      	bne.n	8001e80 <_ZN7Stepper19StepperSetFrequencyEf+0x120>
			this->stepper_htim->Instance->CCR1 = round(
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e60:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR1 = round(
 8001e62:	085b      	lsrs	r3, r3, #1
 8001e64:	4618      	mov	r0, r3
 8001e66:	f000 fa5b 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001e6a:	eeb0 7b40 	vmov.f64	d7, d0
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001e78:	ee17 2a90 	vmov	r2, s15
 8001e7c:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR4 = 0;
			this->stepper_htim->Instance->CCR5 = 0;
			this->stepper_htim->Instance->CCR6 = 0;
		}
	}
}
 8001e7e:	e1e0      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d113      	bne.n	8001eb0 <_ZN7Stepper19StepperSetFrequencyEf+0x150>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e90:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR2 = round(
 8001e92:	085b      	lsrs	r3, r3, #1
 8001e94:	4618      	mov	r0, r3
 8001e96:	f000 fa43 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001e9a:	eeb0 7b40 	vmov.f64	d7, d0
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001ea8:	ee17 2a90 	vmov	r2, s15
 8001eac:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001eae:	e1c8      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b08      	cmp	r3, #8
 8001eb6:	d113      	bne.n	8001ee0 <_ZN7Stepper19StepperSetFrequencyEf+0x180>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR3 = round(
 8001ec2:	085b      	lsrs	r3, r3, #1
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 fa2b 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001eca:	eeb0 7b40 	vmov.f64	d7, d0
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001ed8:	ee17 2a90 	vmov	r2, s15
 8001edc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001ede:	e1b0      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b0c      	cmp	r3, #12
 8001ee6:	d113      	bne.n	8001f10 <_ZN7Stepper19StepperSetFrequencyEf+0x1b0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR4 = round(
 8001ef2:	085b      	lsrs	r3, r3, #1
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f000 fa13 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001efa:	eeb0 7b40 	vmov.f64	d7, d0
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001f08:	ee17 2a90 	vmov	r2, s15
 8001f0c:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001f0e:	e198      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2b10      	cmp	r3, #16
 8001f16:	d113      	bne.n	8001f40 <_ZN7Stepper19StepperSetFrequencyEf+0x1e0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f20:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR5 = round(
 8001f22:	085b      	lsrs	r3, r3, #1
 8001f24:	4618      	mov	r0, r3
 8001f26:	f000 f9fb 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001f2a:	eeb0 7b40 	vmov.f64	d7, d0
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001f38:	ee17 2a90 	vmov	r2, s15
 8001f3c:	659a      	str	r2, [r3, #88]	; 0x58
}
 8001f3e:	e180      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2b14      	cmp	r3, #20
 8001f46:	d113      	bne.n	8001f70 <_ZN7Stepper19StepperSetFrequencyEf+0x210>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f50:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR6 = round(
 8001f52:	085b      	lsrs	r3, r3, #1
 8001f54:	4618      	mov	r0, r3
 8001f56:	f000 f9e3 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001f5a:	eeb0 7b40 	vmov.f64	d7, d0
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001f68:	ee17 2a90 	vmov	r2, s15
 8001f6c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001f6e:	e168      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
			this->stepper_htim->Instance->CCR1 = 0;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2200      	movs	r2, #0
 8001f78:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2200      	movs	r2, #0
 8001f82:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2200      	movs	r2, #0
 8001f96:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001fac:	e149      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
	} else if (this->frequency <= -0.001f) {
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fb4:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800208c <_ZN7Stepper19StepperSetFrequencyEf+0x32c>
 8001fb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc0:	f200 80e5 	bhi.w	800218e <_ZN7Stepper19StepperSetFrequencyEf+0x42e>
		HAL_GPIO_WritePin(this->DIRPort, this->DIRPin, GPIO_PIN_RESET);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6898      	ldr	r0, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	2200      	movs	r2, #0
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f008 f8e7 	bl	800a1a4 <HAL_GPIO_WritePin>
				(_FCY / ((this->stepper_htim->Instance->PSC + 1U) * fabs(f))) - 1U);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fde:	3301      	adds	r3, #1
 8001fe0:	ee07 3a90 	vmov	s15, r3
 8001fe4:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001fe8:	ed97 0a03 	vldr	s0, [r7, #12]
 8001fec:	f7ff fe4a 	bl	8001c84 <_ZSt4fabsf>
 8001ff0:	eef0 7a40 	vmov.f32	s15, s0
 8001ff4:	ee28 7a27 	vmul.f32	s14, s16, s15
 8001ff8:	eddf 6a23 	vldr	s13, [pc, #140]	; 8002088 <_ZN7Stepper19StepperSetFrequencyEf+0x328>
 8001ffc:	eec6 7a87 	vdiv.f32	s15, s13, s14
		this->stepper_htim->Instance->ARR = round(
 8002000:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002004:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002008:	eeb0 0a67 	vmov.f32	s0, s15
 800200c:	f7ff fbb0 	bl	8001770 <_ZSt5roundf>
 8002010:	eef0 7a40 	vmov.f32	s15, s0
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800201e:	ee17 2a90 	vmov	r2, s15
 8002022:	62da      	str	r2, [r3, #44]	; 0x2c
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d113      	bne.n	8002054 <_ZN7Stepper19StepperSetFrequencyEf+0x2f4>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002034:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR1 = round(
 8002036:	085b      	lsrs	r3, r3, #1
 8002038:	4618      	mov	r0, r3
 800203a:	f000 f971 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800203e:	eeb0 7b40 	vmov.f64	d7, d0
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800204c:	ee17 2a90 	vmov	r2, s15
 8002050:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002052:	e0f6      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b04      	cmp	r3, #4
 800205a:	d119      	bne.n	8002090 <_ZN7Stepper19StepperSetFrequencyEf+0x330>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002064:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR2 = round(
 8002066:	085b      	lsrs	r3, r3, #1
 8002068:	4618      	mov	r0, r3
 800206a:	f000 f959 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800206e:	eeb0 7b40 	vmov.f64	d7, d0
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800207c:	ee17 2a90 	vmov	r2, s15
 8002080:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002082:	e0de      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
 8002084:	3a83126f 	.word	0x3a83126f
 8002088:	4d64e1c0 	.word	0x4d64e1c0
 800208c:	ba83126f 	.word	0xba83126f
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	2b08      	cmp	r3, #8
 8002096:	d113      	bne.n	80020c0 <_ZN7Stepper19StepperSetFrequencyEf+0x360>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR3 = round(
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	4618      	mov	r0, r3
 80020a6:	f000 f93b 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80020aa:	eeb0 7b40 	vmov.f64	d7, d0
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80020b8:	ee17 2a90 	vmov	r2, s15
 80020bc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80020be:	e0c0      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	2b0c      	cmp	r3, #12
 80020c6:	d113      	bne.n	80020f0 <_ZN7Stepper19StepperSetFrequencyEf+0x390>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d0:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR4 = round(
 80020d2:	085b      	lsrs	r3, r3, #1
 80020d4:	4618      	mov	r0, r3
 80020d6:	f000 f923 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80020da:	eeb0 7b40 	vmov.f64	d7, d0
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80020e8:	ee17 2a90 	vmov	r2, s15
 80020ec:	641a      	str	r2, [r3, #64]	; 0x40
}
 80020ee:	e0a8      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	2b10      	cmp	r3, #16
 80020f6:	d113      	bne.n	8002120 <_ZN7Stepper19StepperSetFrequencyEf+0x3c0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002100:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR5 = round(
 8002102:	085b      	lsrs	r3, r3, #1
 8002104:	4618      	mov	r0, r3
 8002106:	f000 f90b 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800210a:	eeb0 7b40 	vmov.f64	d7, d0
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002118:	ee17 2a90 	vmov	r2, s15
 800211c:	659a      	str	r2, [r3, #88]	; 0x58
}
 800211e:	e090      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2b14      	cmp	r3, #20
 8002126:	d113      	bne.n	8002150 <_ZN7Stepper19StepperSetFrequencyEf+0x3f0>
					(this->stepper_htim->Instance->ARR + 1U) / 2U);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002130:	3301      	adds	r3, #1
			this->stepper_htim->Instance->CCR6 = round(
 8002132:	085b      	lsrs	r3, r3, #1
 8002134:	4618      	mov	r0, r3
 8002136:	f000 f8f3 	bl	8002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800213a:	eeb0 7b40 	vmov.f64	d7, d0
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002148:	ee17 2a90 	vmov	r2, s15
 800214c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800214e:	e078      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
			this->stepper_htim->Instance->CCR1 = 0;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2200      	movs	r2, #0
 8002158:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2200      	movs	r2, #0
 8002162:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2200      	movs	r2, #0
 800216c:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2200      	movs	r2, #0
 8002176:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2200      	movs	r2, #0
 8002180:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2200      	movs	r2, #0
 800218a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800218c:	e059      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_1) {
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d105      	bne.n	80021a2 <_ZN7Stepper19StepperSetFrequencyEf+0x442>
			this->stepper_htim->Instance->CCR1 = 0;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2200      	movs	r2, #0
 800219e:	635a      	str	r2, [r3, #52]	; 0x34
}
 80021a0:	e04f      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_2) {
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d105      	bne.n	80021b6 <_ZN7Stepper19StepperSetFrequencyEf+0x456>
			this->stepper_htim->Instance->CCR2 = 0;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2200      	movs	r2, #0
 80021b2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80021b4:	e045      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_3) {
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b08      	cmp	r3, #8
 80021bc:	d105      	bne.n	80021ca <_ZN7Stepper19StepperSetFrequencyEf+0x46a>
			this->stepper_htim->Instance->CCR3 = 0;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2200      	movs	r2, #0
 80021c6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80021c8:	e03b      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_4) {
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b0c      	cmp	r3, #12
 80021d0:	d105      	bne.n	80021de <_ZN7Stepper19StepperSetFrequencyEf+0x47e>
			this->stepper_htim->Instance->CCR4 = 0;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2200      	movs	r2, #0
 80021da:	641a      	str	r2, [r3, #64]	; 0x40
}
 80021dc:	e031      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_5) {
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b10      	cmp	r3, #16
 80021e4:	d105      	bne.n	80021f2 <_ZN7Stepper19StepperSetFrequencyEf+0x492>
			this->stepper_htim->Instance->CCR5 = 0;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2200      	movs	r2, #0
 80021ee:	659a      	str	r2, [r3, #88]	; 0x58
}
 80021f0:	e027      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
		else if (this->STEPPER_TIM_CHANNEL == TIM_CHANNEL_6) {
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	2b14      	cmp	r3, #20
 80021f8:	d105      	bne.n	8002206 <_ZN7Stepper19StepperSetFrequencyEf+0x4a6>
			this->stepper_htim->Instance->CCR6 = 0;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2200      	movs	r2, #0
 8002202:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002204:	e01d      	b.n	8002242 <_ZN7Stepper19StepperSetFrequencyEf+0x4e2>
			this->stepper_htim->Instance->CCR1 = 0;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2200      	movs	r2, #0
 800220e:	635a      	str	r2, [r3, #52]	; 0x34
			this->stepper_htim->Instance->CCR2 = 0;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2200      	movs	r2, #0
 8002218:	639a      	str	r2, [r3, #56]	; 0x38
			this->stepper_htim->Instance->CCR3 = 0;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2200      	movs	r2, #0
 8002222:	63da      	str	r2, [r3, #60]	; 0x3c
			this->stepper_htim->Instance->CCR4 = 0;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2200      	movs	r2, #0
 800222c:	641a      	str	r2, [r3, #64]	; 0x40
			this->stepper_htim->Instance->CCR5 = 0;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2200      	movs	r2, #0
 8002236:	659a      	str	r2, [r3, #88]	; 0x58
			this->stepper_htim->Instance->CCR6 = 0;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2200      	movs	r2, #0
 8002240:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	ecbd 8b02 	vpop	{d8}
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop

08002250 <_ZN7Stepper15StepperSetRatioEf>:
void Stepper::StepperSetMaxFrequency(float _maxFrequency) {
	this->maxFrequency = fabs((float) _maxFrequency);
}
void Stepper::StepperSetRatio(float _ratio) {
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	ed87 0a00 	vstr	s0, [r7]
	this->ratio = fabs(_ratio);
 800225c:	ed97 0a00 	vldr	s0, [r7]
 8002260:	f7ff fd10 	bl	8001c84 <_ZSt4fabsf>
 8002264:	eef0 7a40 	vmov.f32	s15, s0
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
}
 800226e:	bf00      	nop
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <_ZSt4fabsIhEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:
    fabs(_Tp __x)
 8002276:	b480      	push	{r7}
 8002278:	b083      	sub	sp, #12
 800227a:	af00      	add	r7, sp, #0
 800227c:	4603      	mov	r3, r0
 800227e:	71fb      	strb	r3, [r7, #7]
    { return __builtin_fabs(__x); }
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	ee07 3a90 	vmov	s15, r3
 8002286:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800228a:	eeb0 0b47 	vmov.f64	d0, d7
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <_ZN7Stepper19StepperSetMicrostepEh>:
void Stepper::StepperSetMicrostep(uint8_t _microstep) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	70fb      	strb	r3, [r7, #3]
	this->microStep = fabs(_microstep);
 80022a4:	78fb      	ldrb	r3, [r7, #3]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff ffe5 	bl	8002276 <_ZSt4fabsIhEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 80022ac:	eeb0 7b40 	vmov.f64	d7, d0
 80022b0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	0000      	movs	r0, r0
 80022c4:	0000      	movs	r0, r0
	...

080022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>:
		this->StepperSetFrequency(
				(float) (_speed * this->microStep * this->ratio * this->SPR * 1
						/ (2.0f * PI)));
//	}
}
void Stepper::StepperOpenLoopSpeedM(float _speed_m) {
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	ed87 0a00 	vstr	s0, [r7]
//	if (_speed > -0.07853981634f && _speed < 0.07853981634f) { // upper than abs(-20Hz) and lower than 20Hz
//		this->StepperSetFrequency(0.0f);
//	} else {
		this->StepperSetFrequency(
				(float) (_speed_m * this->microStep * this->ratio * this->SPR * 1
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	ed93 7a07 	vldr	s14, [r3, #28]
 80022da:	edd7 7a00 	vldr	s15, [r7]
 80022de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80022e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	edd3 7a08 	vldr	s15, [r3, #32]
 80022f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
						/ (2.0f * PI * 1000.0f)));
 80022fa:	ed9f 5b07 	vldr	d5, [pc, #28]	; 8002318 <_ZN7Stepper21StepperOpenLoopSpeedMEf+0x50>
 80022fe:	ee86 7b05 	vdiv.f64	d7, d6, d5
		this->StepperSetFrequency(
 8002302:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002306:	eeb0 0a67 	vmov.f32	s0, s15
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7ff fd28 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
//	}
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	704a95d1 	.word	0x704a95d1
 800231c:	40b88b2f 	.word	0x40b88b2f

08002320 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	ee07 3a90 	vmov	s15, r3
 800232e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002332:	eeb0 0b47 	vmov.f64	d0, d7
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002344:	4b13      	ldr	r3, [pc, #76]	; (8002394 <MX_CRC_Init+0x54>)
 8002346:	4a14      	ldr	r2, [pc, #80]	; (8002398 <MX_CRC_Init+0x58>)
 8002348:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 800234a:	4b12      	ldr	r3, [pc, #72]	; (8002394 <MX_CRC_Init+0x54>)
 800234c:	2201      	movs	r2, #1
 800234e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 8002350:	4b10      	ldr	r3, [pc, #64]	; (8002394 <MX_CRC_Init+0x54>)
 8002352:	2201      	movs	r2, #1
 8002354:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 32773;
 8002356:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <MX_CRC_Init+0x54>)
 8002358:	f248 0205 	movw	r2, #32773	; 0x8005
 800235c:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_16B;
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <MX_CRC_Init+0x54>)
 8002360:	2208      	movs	r2, #8
 8002362:	60da      	str	r2, [r3, #12]
  hcrc.Init.InitValue = 0xFFFF;
 8002364:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <MX_CRC_Init+0x54>)
 8002366:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800236a:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_BYTE;
 800236c:	4b09      	ldr	r3, [pc, #36]	; (8002394 <MX_CRC_Init+0x54>)
 800236e:	2220      	movs	r2, #32
 8002370:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 8002372:	4b08      	ldr	r3, [pc, #32]	; (8002394 <MX_CRC_Init+0x54>)
 8002374:	2280      	movs	r2, #128	; 0x80
 8002376:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002378:	4b06      	ldr	r3, [pc, #24]	; (8002394 <MX_CRC_Init+0x54>)
 800237a:	2201      	movs	r2, #1
 800237c:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800237e:	4805      	ldr	r0, [pc, #20]	; (8002394 <MX_CRC_Init+0x54>)
 8002380:	f004 fd26 	bl	8006dd0 <HAL_CRC_Init>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <MX_CRC_Init+0x4e>
  {
    Error_Handler();
 800238a:	f002 fc43 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	2400042c 	.word	0x2400042c
 8002398:	58024c00 	.word	0x58024c00

0800239c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0b      	ldr	r2, [pc, #44]	; (80023d8 <HAL_CRC_MspInit+0x3c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d10e      	bne.n	80023cc <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80023ae:	4b0b      	ldr	r3, [pc, #44]	; (80023dc <HAL_CRC_MspInit+0x40>)
 80023b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023b4:	4a09      	ldr	r2, [pc, #36]	; (80023dc <HAL_CRC_MspInit+0x40>)
 80023b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80023ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80023be:	4b07      	ldr	r3, [pc, #28]	; (80023dc <HAL_CRC_MspInit+0x40>)
 80023c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	58024c00 	.word	0x58024c00
 80023dc:	58024400 	.word	0x58024400

080023e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023e6:	4b25      	ldr	r3, [pc, #148]	; (800247c <MX_DMA_Init+0x9c>)
 80023e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023ec:	4a23      	ldr	r2, [pc, #140]	; (800247c <MX_DMA_Init+0x9c>)
 80023ee:	f043 0301 	orr.w	r3, r3, #1
 80023f2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80023f6:	4b21      	ldr	r3, [pc, #132]	; (800247c <MX_DMA_Init+0x9c>)
 80023f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	607b      	str	r3, [r7, #4]
 8002402:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002404:	2200      	movs	r2, #0
 8002406:	2100      	movs	r1, #0
 8002408:	200b      	movs	r0, #11
 800240a:	f004 fca0 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800240e:	200b      	movs	r0, #11
 8002410:	f004 fcb7 	bl	8006d82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002414:	2200      	movs	r2, #0
 8002416:	2100      	movs	r1, #0
 8002418:	200c      	movs	r0, #12
 800241a:	f004 fc98 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800241e:	200c      	movs	r0, #12
 8002420:	f004 fcaf 	bl	8006d82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002424:	2200      	movs	r2, #0
 8002426:	2100      	movs	r1, #0
 8002428:	200d      	movs	r0, #13
 800242a:	f004 fc90 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800242e:	200d      	movs	r0, #13
 8002430:	f004 fca7 	bl	8006d82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002434:	2200      	movs	r2, #0
 8002436:	2100      	movs	r1, #0
 8002438:	200e      	movs	r0, #14
 800243a:	f004 fc88 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800243e:	200e      	movs	r0, #14
 8002440:	f004 fc9f 	bl	8006d82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002444:	2200      	movs	r2, #0
 8002446:	2100      	movs	r1, #0
 8002448:	200f      	movs	r0, #15
 800244a:	f004 fc80 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800244e:	200f      	movs	r0, #15
 8002450:	f004 fc97 	bl	8006d82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002454:	2200      	movs	r2, #0
 8002456:	2100      	movs	r1, #0
 8002458:	2010      	movs	r0, #16
 800245a:	f004 fc78 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800245e:	2010      	movs	r0, #16
 8002460:	f004 fc8f 	bl	8006d82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002464:	2200      	movs	r2, #0
 8002466:	2100      	movs	r1, #0
 8002468:	2011      	movs	r0, #17
 800246a:	f004 fc70 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800246e:	2011      	movs	r0, #17
 8002470:	f004 fc87 	bl	8006d82 <HAL_NVIC_EnableIRQ>

}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	58024400 	.word	0x58024400

08002480 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08c      	sub	sp, #48	; 0x30
 8002484:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002486:	f107 031c 	add.w	r3, r7, #28
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	609a      	str	r2, [r3, #8]
 8002492:	60da      	str	r2, [r3, #12]
 8002494:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002496:	4b87      	ldr	r3, [pc, #540]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002498:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800249c:	4a85      	ldr	r2, [pc, #532]	; (80026b4 <MX_GPIO_Init+0x234>)
 800249e:	f043 0310 	orr.w	r3, r3, #16
 80024a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80024a6:	4b83      	ldr	r3, [pc, #524]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024ac:	f003 0310 	and.w	r3, r3, #16
 80024b0:	61bb      	str	r3, [r7, #24]
 80024b2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b4:	4b7f      	ldr	r3, [pc, #508]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024ba:	4a7e      	ldr	r2, [pc, #504]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80024c4:	4b7b      	ldr	r3, [pc, #492]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024ca:	f003 0304 	and.w	r3, r3, #4
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024d2:	4b78      	ldr	r3, [pc, #480]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024d8:	4a76      	ldr	r2, [pc, #472]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80024e2:	4b74      	ldr	r3, [pc, #464]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f0:	4b70      	ldr	r3, [pc, #448]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80024f6:	4a6f      	ldr	r2, [pc, #444]	; (80026b4 <MX_GPIO_Init+0x234>)
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002500:	4b6c      	ldr	r3, [pc, #432]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800250e:	4b69      	ldr	r3, [pc, #420]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002510:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002514:	4a67      	ldr	r2, [pc, #412]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002516:	f043 0302 	orr.w	r3, r3, #2
 800251a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800251e:	4b65      	ldr	r3, [pc, #404]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002520:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800252c:	4b61      	ldr	r3, [pc, #388]	; (80026b4 <MX_GPIO_Init+0x234>)
 800252e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002532:	4a60      	ldr	r2, [pc, #384]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002534:	f043 0308 	orr.w	r3, r3, #8
 8002538:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800253c:	4b5d      	ldr	r3, [pc, #372]	; (80026b4 <MX_GPIO_Init+0x234>)
 800253e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002542:	f003 0308 	and.w	r3, r3, #8
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800254a:	4b5a      	ldr	r3, [pc, #360]	; (80026b4 <MX_GPIO_Init+0x234>)
 800254c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002550:	4a58      	ldr	r2, [pc, #352]	; (80026b4 <MX_GPIO_Init+0x234>)
 8002552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002556:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800255a:	4b56      	ldr	r3, [pc, #344]	; (80026b4 <MX_GPIO_Init+0x234>)
 800255c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002564:	603b      	str	r3, [r7, #0]
 8002566:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 8002568:	2200      	movs	r2, #0
 800256a:	f644 2121 	movw	r1, #18977	; 0x4a21
 800256e:	4852      	ldr	r0, [pc, #328]	; (80026b8 <MX_GPIO_Init+0x238>)
 8002570:	f007 fe18 	bl	800a1a4 <HAL_GPIO_WritePin>
                          |DIR_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIR_1_Pin|DIR_5_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002574:	2200      	movs	r2, #0
 8002576:	f24c 0102 	movw	r1, #49154	; 0xc002
 800257a:	4850      	ldr	r0, [pc, #320]	; (80026bc <MX_GPIO_Init+0x23c>)
 800257c:	f007 fe12 	bl	800a1a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8002580:	2200      	movs	r2, #0
 8002582:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002586:	484e      	ldr	r0, [pc, #312]	; (80026c0 <MX_GPIO_Init+0x240>)
 8002588:	f007 fe0c 	bl	800a1a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800258c:	2200      	movs	r2, #0
 800258e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002592:	484c      	ldr	r0, [pc, #304]	; (80026c4 <MX_GPIO_Init+0x244>)
 8002594:	f007 fe06 	bl	800a1a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UART4_DE_GPIO_Port, UART4_DE_Pin, GPIO_PIN_RESET);
 8002598:	2200      	movs	r2, #0
 800259a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800259e:	484a      	ldr	r0, [pc, #296]	; (80026c8 <MX_GPIO_Init+0x248>)
 80025a0:	f007 fe00 	bl	800a1a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|DIR_2_Pin|LD3_Pin|DIR_3_Pin
 80025a4:	f644 2321 	movw	r3, #18977	; 0x4a21
 80025a8:	61fb      	str	r3, [r7, #28]
                          |DIR_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025aa:	2301      	movs	r3, #1
 80025ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ae:	2300      	movs	r3, #0
 80025b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b2:	2300      	movs	r3, #0
 80025b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025b6:	f107 031c 	add.w	r3, r7, #28
 80025ba:	4619      	mov	r1, r3
 80025bc:	483e      	ldr	r0, [pc, #248]	; (80026b8 <MX_GPIO_Init+0x238>)
 80025be:	f007 fc41 	bl	8009e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = LM2_Pin|LM1_Pin|LM_Z_BOTTOM_Pin;
 80025c2:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 80025c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025c8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80025cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ce:	2300      	movs	r3, #0
 80025d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025d2:	f107 031c 	add.w	r3, r7, #28
 80025d6:	4619      	mov	r1, r3
 80025d8:	4838      	ldr	r0, [pc, #224]	; (80026bc <MX_GPIO_Init+0x23c>)
 80025da:	f007 fc33 	bl	8009e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DIR_1_Pin|DIR_5_Pin|LD2_Pin;
 80025de:	f24c 0302 	movw	r3, #49154	; 0xc002
 80025e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025e4:	2301      	movs	r3, #1
 80025e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ec:	2300      	movs	r3, #0
 80025ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025f0:	f107 031c 	add.w	r3, r7, #28
 80025f4:	4619      	mov	r1, r3
 80025f6:	4831      	ldr	r0, [pc, #196]	; (80026bc <MX_GPIO_Init+0x23c>)
 80025f8:	f007 fc24 	bl	8009e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80025fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002600:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002602:	2301      	movs	r3, #1
 8002604:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260a:	2300      	movs	r3, #0
 800260c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800260e:	f107 031c 	add.w	r3, r7, #28
 8002612:	4619      	mov	r1, r3
 8002614:	482a      	ldr	r0, [pc, #168]	; (80026c0 <MX_GPIO_Init+0x240>)
 8002616:	f007 fc15 	bl	8009e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800261a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800261e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002620:	2301      	movs	r3, #1
 8002622:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002628:	2300      	movs	r3, #0
 800262a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800262c:	f107 031c 	add.w	r3, r7, #28
 8002630:	4619      	mov	r1, r3
 8002632:	4824      	ldr	r0, [pc, #144]	; (80026c4 <MX_GPIO_Init+0x244>)
 8002634:	f007 fc06 	bl	8009e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UART4_DE_Pin;
 8002638:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800263c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263e:	2301      	movs	r3, #1
 8002640:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002646:	2300      	movs	r3, #0
 8002648:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(UART4_DE_GPIO_Port, &GPIO_InitStruct);
 800264a:	f107 031c 	add.w	r3, r7, #28
 800264e:	4619      	mov	r1, r3
 8002650:	481d      	ldr	r0, [pc, #116]	; (80026c8 <MX_GPIO_Init+0x248>)
 8002652:	f007 fbf7 	bl	8009e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LM_Z_TOP_Pin;
 8002656:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800265a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800265c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LM_Z_TOP_GPIO_Port, &GPIO_InitStruct);
 8002666:	f107 031c 	add.w	r3, r7, #28
 800266a:	4619      	mov	r1, r3
 800266c:	4817      	ldr	r0, [pc, #92]	; (80026cc <MX_GPIO_Init+0x24c>)
 800266e:	f007 fbe9 	bl	8009e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LM_LED_Pin|LM_SERVO_Pin;
 8002672:	23c0      	movs	r3, #192	; 0xc0
 8002674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002676:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800267a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002680:	f107 031c 	add.w	r3, r7, #28
 8002684:	4619      	mov	r1, r3
 8002686:	480c      	ldr	r0, [pc, #48]	; (80026b8 <MX_GPIO_Init+0x238>)
 8002688:	f007 fbdc 	bl	8009e44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800268c:	2200      	movs	r2, #0
 800268e:	2100      	movs	r1, #0
 8002690:	2017      	movs	r0, #23
 8002692:	f004 fb5c 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002696:	2017      	movs	r0, #23
 8002698:	f004 fb73 	bl	8006d82 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800269c:	2200      	movs	r2, #0
 800269e:	2100      	movs	r1, #0
 80026a0:	2028      	movs	r0, #40	; 0x28
 80026a2:	f004 fb54 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026a6:	2028      	movs	r0, #40	; 0x28
 80026a8:	f004 fb6b 	bl	8006d82 <HAL_NVIC_EnableIRQ>

}
 80026ac:	bf00      	nop
 80026ae:	3730      	adds	r7, #48	; 0x30
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	58024400 	.word	0x58024400
 80026b8:	58020400 	.word	0x58020400
 80026bc:	58021000 	.word	0x58021000
 80026c0:	58020c00 	.word	0x58020c00
 80026c4:	58020800 	.word	0x58020800
 80026c8:	58020000 	.word	0x58020000
 80026cc:	58021800 	.word	0x58021800

080026d0 <_Z12Insert_queueii>:

volatile float Robot_X, Robot_Y, Robot_Z, Robot_Yaw;
volatile float Planning_q1, Planning_q2, Planning_q3, Planning_q4;

bool Insert_queue(int value, int gripper_value)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
    if (bot == LIMIT - 1)
 80026da:	4b18      	ldr	r3, [pc, #96]	; (800273c <_Z12Insert_queueii+0x6c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2b13      	cmp	r3, #19
 80026e0:	bf0c      	ite	eq
 80026e2:	2301      	moveq	r3, #1
 80026e4:	2300      	movne	r3, #0
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <_Z12Insert_queueii+0x20>
    {
        return false;
 80026ec:	2300      	movs	r3, #0
 80026ee:	e01e      	b.n	800272e <_Z12Insert_queueii+0x5e>
    }
    else
    {
        if (first == - 1)
 80026f0:	4b13      	ldr	r3, [pc, #76]	; (8002740 <_Z12Insert_queueii+0x70>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026f8:	bf0c      	ite	eq
 80026fa:	2301      	moveq	r3, #1
 80026fc:	2300      	movne	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d002      	beq.n	800270a <_Z12Insert_queueii+0x3a>
        {
            first = 0;
 8002704:	4b0e      	ldr	r3, [pc, #56]	; (8002740 <_Z12Insert_queueii+0x70>)
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
        }
		bot++;
 800270a:	4b0c      	ldr	r3, [pc, #48]	; (800273c <_Z12Insert_queueii+0x6c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	3301      	adds	r3, #1
 8002710:	4a0a      	ldr	r2, [pc, #40]	; (800273c <_Z12Insert_queueii+0x6c>)
 8002712:	6013      	str	r3, [r2, #0]
		queue[bot] = value;
 8002714:	4b09      	ldr	r3, [pc, #36]	; (800273c <_Z12Insert_queueii+0x6c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	490a      	ldr	r1, [pc, #40]	; (8002744 <_Z12Insert_queueii+0x74>)
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		Gripper_State[bot] = gripper_value;
 8002720:	4b06      	ldr	r3, [pc, #24]	; (800273c <_Z12Insert_queueii+0x6c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4908      	ldr	r1, [pc, #32]	; (8002748 <_Z12Insert_queueii+0x78>)
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		return true;
 800272c:	2301      	movs	r3, #1
    }
}
 800272e:	4618      	mov	r0, r3
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	2400000c 	.word	0x2400000c
 8002740:	24000008 	.word	0x24000008
 8002744:	24000b30 	.word	0x24000b30
 8002748:	24000b80 	.word	0x24000b80

0800274c <_Z10Call_queuev>:

int Call_queue()
    {
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
    int output;
    if (first == - 1 || first > bot)
 8002752:	4b23      	ldr	r3, [pc, #140]	; (80027e0 <_Z10Call_queuev+0x94>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800275a:	d005      	beq.n	8002768 <_Z10Call_queuev+0x1c>
 800275c:	4b20      	ldr	r3, [pc, #128]	; (80027e0 <_Z10Call_queuev+0x94>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	4b20      	ldr	r3, [pc, #128]	; (80027e4 <_Z10Call_queuev+0x98>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	dd01      	ble.n	800276c <_Z10Call_queuev+0x20>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <_Z10Call_queuev+0x22>
 800276c:	2300      	movs	r3, #0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d026      	beq.n	80027c0 <_Z10Call_queuev+0x74>
    {
        printf("Don't have stack in queue \n");
 8002772:	481d      	ldr	r0, [pc, #116]	; (80027e8 <_Z10Call_queuev+0x9c>)
 8002774:	f00f fe6c 	bl	8012450 <puts>
        for (int num = 0; num <= bot+1; num++)
 8002778:	2300      	movs	r3, #0
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	4b19      	ldr	r3, [pc, #100]	; (80027e4 <_Z10Call_queuev+0x98>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	3301      	adds	r3, #1
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	429a      	cmp	r2, r3
 8002786:	bfd4      	ite	le
 8002788:	2301      	movle	r3, #1
 800278a:	2300      	movgt	r3, #0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d008      	beq.n	80027a4 <_Z10Call_queuev+0x58>
        {
        	queue[num] = 0;
 8002792:	4a16      	ldr	r2, [pc, #88]	; (80027ec <_Z10Call_queuev+0xa0>)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	2100      	movs	r1, #0
 8002798:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int num = 0; num <= bot+1; num++)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	3301      	adds	r3, #1
 80027a0:	603b      	str	r3, [r7, #0]
 80027a2:	e7eb      	b.n	800277c <_Z10Call_queuev+0x30>
        }
        first = -1;
 80027a4:	4b0e      	ldr	r3, [pc, #56]	; (80027e0 <_Z10Call_queuev+0x94>)
 80027a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027aa:	601a      	str	r2, [r3, #0]
        bot = -1;
 80027ac:	4b0d      	ldr	r3, [pc, #52]	; (80027e4 <_Z10Call_queuev+0x98>)
 80027ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027b2:	601a      	str	r2, [r3, #0]
        printf("Clear queue \n");
 80027b4:	480e      	ldr	r0, [pc, #56]	; (80027f0 <_Z10Call_queuev+0xa4>)
 80027b6:	f00f fe4b 	bl	8012450 <puts>
        output = 255;
 80027ba:	23ff      	movs	r3, #255	; 0xff
 80027bc:	607b      	str	r3, [r7, #4]
 80027be:	e00a      	b.n	80027d6 <_Z10Call_queuev+0x8a>
    }
    else
    {
    	output = queue[first];
 80027c0:	4b07      	ldr	r3, [pc, #28]	; (80027e0 <_Z10Call_queuev+0x94>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a09      	ldr	r2, [pc, #36]	; (80027ec <_Z10Call_queuev+0xa0>)
 80027c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ca:	607b      	str	r3, [r7, #4]
        first++;
 80027cc:	4b04      	ldr	r3, [pc, #16]	; (80027e0 <_Z10Call_queuev+0x94>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	3301      	adds	r3, #1
 80027d2:	4a03      	ldr	r2, [pc, #12]	; (80027e0 <_Z10Call_queuev+0x94>)
 80027d4:	6013      	str	r3, [r2, #0]
    }
    return output;
 80027d6:	687b      	ldr	r3, [r7, #4]

}
 80027d8:	4618      	mov	r0, r3
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	24000008 	.word	0x24000008
 80027e4:	2400000c 	.word	0x2400000c
 80027e8:	080144d0 	.word	0x080144d0
 80027ec:	24000b30 	.word	0x24000b30
 80027f0:	080144ec 	.word	0x080144ec

080027f4 <_Z6fcb_IKffff>:
	Robot_Yaw = (J_q1 + J_q3 + J_q4)/1000.0;

}

void fcb_IK(float gripper_linear_x, float gripper_linear_y, float gripper_linear_z, float gripper_angular_yaw)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b092      	sub	sp, #72	; 0x48
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	ed87 0a03 	vstr	s0, [r7, #12]
 80027fe:	edc7 0a02 	vstr	s1, [r7, #8]
 8002802:	ed87 1a01 	vstr	s2, [r7, #4]
 8002806:	edc7 1a00 	vstr	s3, [r7]
	float x = gripper_linear_x/1000.0;
 800280a:	ed97 7a03 	vldr	s14, [r7, #12]
 800280e:	eddf 6a78 	vldr	s13, [pc, #480]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 8002812:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002816:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	float y = gripper_linear_y/1000.0;
 800281a:	ed97 7a02 	vldr	s14, [r7, #8]
 800281e:	eddf 6a74 	vldr	s13, [pc, #464]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 8002822:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002826:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	float z = gripper_linear_z/1000.0;
 800282a:	ed97 7a01 	vldr	s14, [r7, #4]
 800282e:	eddf 6a70 	vldr	s13, [pc, #448]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 8002832:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002836:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float yaw = gripper_angular_yaw/1000.0;
 800283a:	ed97 7a00 	vldr	s14, [r7]
 800283e:	eddf 6a6c 	vldr	s13, [pc, #432]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 8002842:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002846:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	static float L12 = 0.38325;
	static float H1 = 0.125;
	static float H3 = 0.065;
	static float H4 = 0.190;

	float C3 = ((x*x)+(y*y)-(L12*L12)-(L3*L3)) / (2*L12*L3);
 800284a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800284e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002852:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002856:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800285a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800285e:	4b65      	ldr	r3, [pc, #404]	; (80029f4 <_Z6fcb_IKffff+0x200>)
 8002860:	edd3 6a00 	vldr	s13, [r3]
 8002864:	4b63      	ldr	r3, [pc, #396]	; (80029f4 <_Z6fcb_IKffff+0x200>)
 8002866:	edd3 7a00 	vldr	s15, [r3]
 800286a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800286e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002872:	4b61      	ldr	r3, [pc, #388]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 8002874:	edd3 6a00 	vldr	s13, [r3]
 8002878:	4b5f      	ldr	r3, [pc, #380]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 800287a:	edd3 7a00 	vldr	s15, [r3]
 800287e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002882:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002886:	4b5b      	ldr	r3, [pc, #364]	; (80029f4 <_Z6fcb_IKffff+0x200>)
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002890:	4b59      	ldr	r3, [pc, #356]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 8002892:	edd3 7a00 	vldr	s15, [r3]
 8002896:	ee27 7a27 	vmul.f32	s14, s14, s15
 800289a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800289e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float S3 = -1.0 * sqrt(1-(C3*C3));
 80028a2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80028a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80028aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b2:	eeb0 0a67 	vmov.f32	s0, s15
 80028b6:	f7fe f842 	bl	800093e <_ZSt4sqrtf>
 80028ba:	eef0 7a40 	vmov.f32	s15, s0
 80028be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028c2:	eeb1 7b47 	vneg.f64	d7, d7
 80028c6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80028ca:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	float q3 = atan2(S3,C3);
 80028ce:	edd7 0a0d 	vldr	s1, [r7, #52]	; 0x34
 80028d2:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 80028d6:	f7fe f81e 	bl	8000916 <_ZSt5atan2ff>
 80028da:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

	float L3S3 = L3*S3;
 80028de:	4b46      	ldr	r3, [pc, #280]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 80028e0:	edd3 7a00 	vldr	s15, [r3]
 80028e4:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80028e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ec:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float L123C3 = L12 + (L3*C3);
 80028f0:	4b41      	ldr	r3, [pc, #260]	; (80029f8 <_Z6fcb_IKffff+0x204>)
 80028f2:	ed93 7a00 	vldr	s14, [r3]
 80028f6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80028fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028fe:	4b3d      	ldr	r3, [pc, #244]	; (80029f4 <_Z6fcb_IKffff+0x200>)
 8002900:	edd3 7a00 	vldr	s15, [r3]
 8002904:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002908:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	float S1 = (-L3S3*x) + (L123C3*y);
 800290c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002910:	eeb1 7a67 	vneg.f32	s14, s15
 8002914:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002918:	ee27 7a27 	vmul.f32	s14, s14, s15
 800291c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002920:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002924:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800292c:	edc7 7a08 	vstr	s15, [r7, #32]
	float C1 = (L3S3*y) + (L123C3*x);
 8002930:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002934:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002938:	ee27 7a27 	vmul.f32	s14, s14, s15
 800293c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002940:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002944:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002948:	ee77 7a27 	vadd.f32	s15, s14, s15
 800294c:	edc7 7a07 	vstr	s15, [r7, #28]
	float q1 = atan2(S1,C1);
 8002950:	edd7 0a07 	vldr	s1, [r7, #28]
 8002954:	ed97 0a08 	vldr	s0, [r7, #32]
 8002958:	f7fd ffdd 	bl	8000916 <_ZSt5atan2ff>
 800295c:	ed87 0a06 	vstr	s0, [r7, #24]
	float q4 = yaw - q1 - q3;
 8002960:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002964:	edd7 7a06 	vldr	s15, [r7, #24]
 8002968:	ee37 7a67 	vsub.f32	s14, s14, s15
 800296c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002970:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002974:	edc7 7a05 	vstr	s15, [r7, #20]
	float q2 = z + H4 - H3 - H1;
 8002978:	4b20      	ldr	r3, [pc, #128]	; (80029fc <_Z6fcb_IKffff+0x208>)
 800297a:	ed93 7a00 	vldr	s14, [r3]
 800297e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002982:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002986:	4b1e      	ldr	r3, [pc, #120]	; (8002a00 <_Z6fcb_IKffff+0x20c>)
 8002988:	edd3 7a00 	vldr	s15, [r3]
 800298c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002990:	4b1c      	ldr	r3, [pc, #112]	; (8002a04 <_Z6fcb_IKffff+0x210>)
 8002992:	edd3 7a00 	vldr	s15, [r3]
 8002996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800299a:	edc7 7a04 	vstr	s15, [r7, #16]

	Planning_q1 = q1*1000.0;
 800299e:	edd7 7a06 	vldr	s15, [r7, #24]
 80029a2:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 80029a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029aa:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <_Z6fcb_IKffff+0x214>)
 80029ac:	edc3 7a00 	vstr	s15, [r3]
	Planning_q2 = q2*1000.0;
 80029b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80029b4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 80029b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029bc:	4b13      	ldr	r3, [pc, #76]	; (8002a0c <_Z6fcb_IKffff+0x218>)
 80029be:	edc3 7a00 	vstr	s15, [r3]
	Planning_q3 = q3*1000.0;
 80029c2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80029c6:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 80029ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ce:	4b10      	ldr	r3, [pc, #64]	; (8002a10 <_Z6fcb_IKffff+0x21c>)
 80029d0:	edc3 7a00 	vstr	s15, [r3]
	Planning_q4 = q4*1000.0;
 80029d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80029d8:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80029f0 <_Z6fcb_IKffff+0x1fc>
 80029dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <_Z6fcb_IKffff+0x220>)
 80029e2:	edc3 7a00 	vstr	s15, [r3]

}
 80029e6:	bf00      	nop
 80029e8:	3748      	adds	r7, #72	; 0x48
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	447a0000 	.word	0x447a0000
 80029f4:	24000218 	.word	0x24000218
 80029f8:	24000214 	.word	0x24000214
 80029fc:	24000224 	.word	0x24000224
 8002a00:	24000220 	.word	0x24000220
 8002a04:	2400021c 	.word	0x2400021c
 8002a08:	24000be4 	.word	0x24000be4
 8002a0c:	24000be8 	.word	0x24000be8
 8002a10:	24000bec 	.word	0x24000bec
 8002a14:	24000bf0 	.word	0x24000bf0

08002a18 <_Z20Update_State_Machinev>:
float offset_x_new = 0;
float offset_y_new = 0;
int indexy;
float pos_x,pos_y;
void Update_State_Machine()
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	ed2d 8b02 	vpush	{d8}
 8002a1e:	af00      	add	r7, sp, #0

    switch (control_state)
 8002a20:	4bc3      	ldr	r3, [pc, #780]	; (8002d30 <_Z20Update_State_Machinev+0x318>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	3b29      	subs	r3, #41	; 0x29
 8002a28:	2b0f      	cmp	r3, #15
 8002a2a:	f200 8394 	bhi.w	8003156 <_Z20Update_State_Machinev+0x73e>
 8002a2e:	a201      	add	r2, pc, #4	; (adr r2, 8002a34 <_Z20Update_State_Machinev+0x1c>)
 8002a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a34:	08002a75 	.word	0x08002a75
 8002a38:	08002d91 	.word	0x08002d91
 8002a3c:	08002ded 	.word	0x08002ded
 8002a40:	08003157 	.word	0x08003157
 8002a44:	08003157 	.word	0x08003157
 8002a48:	08003157 	.word	0x08003157
 8002a4c:	08003157 	.word	0x08003157
 8002a50:	08003157 	.word	0x08003157
 8002a54:	08003157 	.word	0x08003157
 8002a58:	08003157 	.word	0x08003157
 8002a5c:	08003165 	.word	0x08003165
 8002a60:	08002e49 	.word	0x08002e49
 8002a64:	08003165 	.word	0x08003165
 8002a68:	08002f6b 	.word	0x08002f6b
 8002a6c:	08003165 	.word	0x08003165
 8002a70:	080030b1 	.word	0x080030b1
    {
	case 41: // Update Trajectory
		indexy = Call_queue();
 8002a74:	f7ff fe6a 	bl	800274c <_Z10Call_queuev>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	4aae      	ldr	r2, [pc, #696]	; (8002d34 <_Z20Update_State_Machinev+0x31c>)
 8002a7c:	6013      	str	r3, [r2, #0]
		if (indexy != 255)
 8002a7e:	4bad      	ldr	r3, [pc, #692]	; (8002d34 <_Z20Update_State_Machinev+0x31c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2bff      	cmp	r3, #255	; 0xff
 8002a84:	f000 8139 	beq.w	8002cfa <_Z20Update_State_Machinev+0x2e2>
			{
				test_value_r = radias[indexy];
 8002a88:	4baa      	ldr	r3, [pc, #680]	; (8002d34 <_Z20Update_State_Machinev+0x31c>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4aaa      	ldr	r2, [pc, #680]	; (8002d38 <_Z20Update_State_Machinev+0x320>)
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	edd3 7a00 	vldr	s15, [r3]
 8002a96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a9a:	ee17 2a90 	vmov	r2, s15
 8002a9e:	4ba7      	ldr	r3, [pc, #668]	; (8002d3c <_Z20Update_State_Machinev+0x324>)
 8002aa0:	601a      	str	r2, [r3, #0]
				test_value_theta = theta[indexy];
 8002aa2:	4ba4      	ldr	r3, [pc, #656]	; (8002d34 <_Z20Update_State_Machinev+0x31c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4aa6      	ldr	r2, [pc, #664]	; (8002d40 <_Z20Update_State_Machinev+0x328>)
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	4413      	add	r3, r2
 8002aac:	edd3 7a00 	vldr	s15, [r3]
 8002ab0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ab4:	ee17 2a90 	vmov	r2, s15
 8002ab8:	4ba2      	ldr	r3, [pc, #648]	; (8002d44 <_Z20Update_State_Machinev+0x32c>)
 8002aba:	601a      	str	r2, [r3, #0]
				offset_x_new = ((0.16075 * (test_value_r*cos((test_value_theta-785)/1000.0))) + 0.02289)/10.0 ;
 8002abc:	4b9f      	ldr	r3, [pc, #636]	; (8002d3c <_Z20Update_State_Machinev+0x324>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	ee07 3a90 	vmov	s15, r3
 8002ac4:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8002ac8:	4b9e      	ldr	r3, [pc, #632]	; (8002d44 <_Z20Update_State_Machinev+0x32c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f2a3 3311 	subw	r3, r3, #785	; 0x311
 8002ad0:	ee07 3a90 	vmov	s15, r3
 8002ad4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002ad8:	ed9f 5b8b 	vldr	d5, [pc, #556]	; 8002d08 <_Z20Update_State_Machinev+0x2f0>
 8002adc:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002ae0:	eeb0 0b46 	vmov.f64	d0, d6
 8002ae4:	f00d ff80 	bl	80109e8 <cos>
 8002ae8:	eeb0 7b40 	vmov.f64	d7, d0
 8002aec:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002af0:	ed9f 6b87 	vldr	d6, [pc, #540]	; 8002d10 <_Z20Update_State_Machinev+0x2f8>
 8002af4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002af8:	ed9f 6b87 	vldr	d6, [pc, #540]	; 8002d18 <_Z20Update_State_Machinev+0x300>
 8002afc:	ee37 6b06 	vadd.f64	d6, d7, d6
 8002b00:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8002b04:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002b08:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b0c:	4b8e      	ldr	r3, [pc, #568]	; (8002d48 <_Z20Update_State_Machinev+0x330>)
 8002b0e:	edc3 7a00 	vstr	s15, [r3]
				offset_y_new = ((0.29560 * (test_value_r*sin((test_value_theta-785)/1000.0))) + 1.05911)/10.0 ;
 8002b12:	4b8a      	ldr	r3, [pc, #552]	; (8002d3c <_Z20Update_State_Machinev+0x324>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	ee07 3a90 	vmov	s15, r3
 8002b1a:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8002b1e:	4b89      	ldr	r3, [pc, #548]	; (8002d44 <_Z20Update_State_Machinev+0x32c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f2a3 3311 	subw	r3, r3, #785	; 0x311
 8002b26:	ee07 3a90 	vmov	s15, r3
 8002b2a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002b2e:	ed9f 5b76 	vldr	d5, [pc, #472]	; 8002d08 <_Z20Update_State_Machinev+0x2f0>
 8002b32:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002b36:	eeb0 0b46 	vmov.f64	d0, d6
 8002b3a:	f00d ffa1 	bl	8010a80 <sin>
 8002b3e:	eeb0 7b40 	vmov.f64	d7, d0
 8002b42:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002b46:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8002d20 <_Z20Update_State_Machinev+0x308>
 8002b4a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002b4e:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8002d28 <_Z20Update_State_Machinev+0x310>
 8002b52:	ee37 6b06 	vadd.f64	d6, d7, d6
 8002b56:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8002b5a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002b5e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b62:	4b7a      	ldr	r3, [pc, #488]	; (8002d4c <_Z20Update_State_Machinev+0x334>)
 8002b64:	edc3 7a00 	vstr	s15, [r3]
				pos_x = (test_value_r*cos((test_value_theta-785)/1000.0)) + offset_x + offset_x_new;
 8002b68:	4b74      	ldr	r3, [pc, #464]	; (8002d3c <_Z20Update_State_Machinev+0x324>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	ee07 3a90 	vmov	s15, r3
 8002b70:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8002b74:	4b73      	ldr	r3, [pc, #460]	; (8002d44 <_Z20Update_State_Machinev+0x32c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f2a3 3311 	subw	r3, r3, #785	; 0x311
 8002b7c:	ee07 3a90 	vmov	s15, r3
 8002b80:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002b84:	ed9f 5b60 	vldr	d5, [pc, #384]	; 8002d08 <_Z20Update_State_Machinev+0x2f0>
 8002b88:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002b8c:	eeb0 0b46 	vmov.f64	d0, d6
 8002b90:	f00d ff2a 	bl	80109e8 <cos>
 8002b94:	eeb0 7b40 	vmov.f64	d7, d0
 8002b98:	ee28 6b07 	vmul.f64	d6, d8, d7
 8002b9c:	4b6c      	ldr	r3, [pc, #432]	; (8002d50 <_Z20Update_State_Machinev+0x338>)
 8002b9e:	edd3 7a00 	vldr	s15, [r3]
 8002ba2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ba6:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002baa:	4b67      	ldr	r3, [pc, #412]	; (8002d48 <_Z20Update_State_Machinev+0x330>)
 8002bac:	edd3 7a00 	vldr	s15, [r3]
 8002bb0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bb4:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002bb8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002bbc:	4b65      	ldr	r3, [pc, #404]	; (8002d54 <_Z20Update_State_Machinev+0x33c>)
 8002bbe:	edc3 7a00 	vstr	s15, [r3]
				pos_y = (test_value_r*sin((test_value_theta-785)/1000.0)) + offset_y + offset_y_new;
 8002bc2:	4b5e      	ldr	r3, [pc, #376]	; (8002d3c <_Z20Update_State_Machinev+0x324>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	ee07 3a90 	vmov	s15, r3
 8002bca:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8002bce:	4b5d      	ldr	r3, [pc, #372]	; (8002d44 <_Z20Update_State_Machinev+0x32c>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f2a3 3311 	subw	r3, r3, #785	; 0x311
 8002bd6:	ee07 3a90 	vmov	s15, r3
 8002bda:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002bde:	ed9f 5b4a 	vldr	d5, [pc, #296]	; 8002d08 <_Z20Update_State_Machinev+0x2f0>
 8002be2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8002be6:	eeb0 0b46 	vmov.f64	d0, d6
 8002bea:	f00d ff49 	bl	8010a80 <sin>
 8002bee:	eeb0 7b40 	vmov.f64	d7, d0
 8002bf2:	ee28 6b07 	vmul.f64	d6, d8, d7
 8002bf6:	4b58      	ldr	r3, [pc, #352]	; (8002d58 <_Z20Update_State_Machinev+0x340>)
 8002bf8:	edd3 7a00 	vldr	s15, [r3]
 8002bfc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c00:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002c04:	4b51      	ldr	r3, [pc, #324]	; (8002d4c <_Z20Update_State_Machinev+0x334>)
 8002c06:	edd3 7a00 	vldr	s15, [r3]
 8002c0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c0e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002c12:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002c16:	4b51      	ldr	r3, [pc, #324]	; (8002d5c <_Z20Update_State_Machinev+0x344>)
 8002c18:	edc3 7a00 	vstr	s15, [r3]
				fcb_IK(pos_x, pos_y, 0, 0);
 8002c1c:	4b4d      	ldr	r3, [pc, #308]	; (8002d54 <_Z20Update_State_Machinev+0x33c>)
 8002c1e:	edd3 7a00 	vldr	s15, [r3]
 8002c22:	4b4e      	ldr	r3, [pc, #312]	; (8002d5c <_Z20Update_State_Machinev+0x344>)
 8002c24:	ed93 7a00 	vldr	s14, [r3]
 8002c28:	eddf 1a4d 	vldr	s3, [pc, #308]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c2c:	ed9f 1a4c 	vldr	s2, [pc, #304]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c30:	eef0 0a47 	vmov.f32	s1, s14
 8002c34:	eeb0 0a67 	vmov.f32	s0, s15
 8002c38:	f7ff fddc 	bl	80027f4 <_Z6fcb_IKffff>
				Max_Time = 7;
 8002c3c:	4b49      	ldr	r3, [pc, #292]	; (8002d64 <_Z20Update_State_Machinev+0x34c>)
 8002c3e:	4a4a      	ldr	r2, [pc, #296]	; (8002d68 <_Z20Update_State_Machinev+0x350>)
 8002c40:	601a      	str	r2, [r3, #0]
				fcb_joint1.UpdateQuinticCoff(Max_Time, fcb_joint1.Encoder, Planning_q1, 0.0, 0.0, 0.0, 0.0);
 8002c42:	4b48      	ldr	r3, [pc, #288]	; (8002d64 <_Z20Update_State_Machinev+0x34c>)
 8002c44:	edd3 7a00 	vldr	s15, [r3]
 8002c48:	4b48      	ldr	r3, [pc, #288]	; (8002d6c <_Z20Update_State_Machinev+0x354>)
 8002c4a:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002c4e:	4b48      	ldr	r3, [pc, #288]	; (8002d70 <_Z20Update_State_Machinev+0x358>)
 8002c50:	edd3 6a00 	vldr	s13, [r3]
 8002c54:	ed9f 3a42 	vldr	s6, [pc, #264]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c58:	eddf 2a41 	vldr	s5, [pc, #260]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c5c:	ed9f 2a40 	vldr	s4, [pc, #256]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c60:	eddf 1a3f 	vldr	s3, [pc, #252]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c64:	eeb0 1a66 	vmov.f32	s2, s13
 8002c68:	eef0 0a47 	vmov.f32	s1, s14
 8002c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002c70:	483e      	ldr	r0, [pc, #248]	; (8002d6c <_Z20Update_State_Machinev+0x354>)
 8002c72:	f7fe f81b 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
				fcb_joint3.UpdateQuinticCoff(Max_Time, fcb_joint3.Encoder, Planning_q3, 0.0, 0.0, 0.0, 0.0);
 8002c76:	4b3b      	ldr	r3, [pc, #236]	; (8002d64 <_Z20Update_State_Machinev+0x34c>)
 8002c78:	edd3 7a00 	vldr	s15, [r3]
 8002c7c:	4b3d      	ldr	r3, [pc, #244]	; (8002d74 <_Z20Update_State_Machinev+0x35c>)
 8002c7e:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002c82:	4b3d      	ldr	r3, [pc, #244]	; (8002d78 <_Z20Update_State_Machinev+0x360>)
 8002c84:	edd3 6a00 	vldr	s13, [r3]
 8002c88:	ed9f 3a35 	vldr	s6, [pc, #212]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c8c:	eddf 2a34 	vldr	s5, [pc, #208]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c90:	ed9f 2a33 	vldr	s4, [pc, #204]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c94:	eddf 1a32 	vldr	s3, [pc, #200]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002c98:	eeb0 1a66 	vmov.f32	s2, s13
 8002c9c:	eef0 0a47 	vmov.f32	s1, s14
 8002ca0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ca4:	4833      	ldr	r0, [pc, #204]	; (8002d74 <_Z20Update_State_Machinev+0x35c>)
 8002ca6:	f7fe f801 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
				fcb_joint4.UpdateQuinticCoff(Max_Time, fcb_joint4.Encoder, Planning_q4, 0.0, 0.0, 0.0, 0.0);
 8002caa:	4b2e      	ldr	r3, [pc, #184]	; (8002d64 <_Z20Update_State_Machinev+0x34c>)
 8002cac:	edd3 7a00 	vldr	s15, [r3]
 8002cb0:	4b32      	ldr	r3, [pc, #200]	; (8002d7c <_Z20Update_State_Machinev+0x364>)
 8002cb2:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002cb6:	4b32      	ldr	r3, [pc, #200]	; (8002d80 <_Z20Update_State_Machinev+0x368>)
 8002cb8:	edd3 6a00 	vldr	s13, [r3]
 8002cbc:	ed9f 3a28 	vldr	s6, [pc, #160]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002cc0:	eddf 2a27 	vldr	s5, [pc, #156]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002cc4:	ed9f 2a26 	vldr	s4, [pc, #152]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002cc8:	eddf 1a25 	vldr	s3, [pc, #148]	; 8002d60 <_Z20Update_State_Machinev+0x348>
 8002ccc:	eeb0 1a66 	vmov.f32	s2, s13
 8002cd0:	eef0 0a47 	vmov.f32	s1, s14
 8002cd4:	eeb0 0a67 	vmov.f32	s0, s15
 8002cd8:	4828      	ldr	r0, [pc, #160]	; (8002d7c <_Z20Update_State_Machinev+0x364>)
 8002cda:	f7fd ffe7 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
				t = 0;
 8002cde:	4b29      	ldr	r3, [pc, #164]	; (8002d84 <_Z20Update_State_Machinev+0x36c>)
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	601a      	str	r2, [r3, #0]
				joint13_on = true;
 8002ce6:	4b28      	ldr	r3, [pc, #160]	; (8002d88 <_Z20Update_State_Machinev+0x370>)
 8002ce8:	2201      	movs	r2, #1
 8002cea:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim14);
 8002cec:	4827      	ldr	r0, [pc, #156]	; (8002d8c <_Z20Update_State_Machinev+0x374>)
 8002cee:	f009 ff61 	bl	800cbb4 <HAL_TIM_Base_Start_IT>
				control_state = 52;
 8002cf2:	4b0f      	ldr	r3, [pc, #60]	; (8002d30 <_Z20Update_State_Machinev+0x318>)
 8002cf4:	2234      	movs	r2, #52	; 0x34
 8002cf6:	701a      	strb	r2, [r3, #0]
			}

//		Planning_q1
//		Planning_q3

		break;
 8002cf8:	e235      	b.n	8003166 <_Z20Update_State_Machinev+0x74e>
				control_state = 0;
 8002cfa:	4b0d      	ldr	r3, [pc, #52]	; (8002d30 <_Z20Update_State_Machinev+0x318>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	701a      	strb	r2, [r3, #0]
		break;
 8002d00:	e231      	b.n	8003166 <_Z20Update_State_Machinev+0x74e>
 8002d02:	bf00      	nop
 8002d04:	f3af 8000 	nop.w
 8002d08:	00000000 	.word	0x00000000
 8002d0c:	408f4000 	.word	0x408f4000
 8002d10:	bc6a7efa 	.word	0xbc6a7efa
 8002d14:	3fc49374 	.word	0x3fc49374
 8002d18:	e59f2baa 	.word	0xe59f2baa
 8002d1c:	3f977079 	.word	0x3f977079
 8002d20:	432ca57a 	.word	0x432ca57a
 8002d24:	3fd2eb1c 	.word	0x3fd2eb1c
 8002d28:	53cddd6e 	.word	0x53cddd6e
 8002d2c:	3ff0f21d 	.word	0x3ff0f21d
 8002d30:	24000bd8 	.word	0x24000bd8
 8002d34:	24000bfc 	.word	0x24000bfc
 8002d38:	24000110 	.word	0x24000110
 8002d3c:	24000bd0 	.word	0x24000bd0
 8002d40:	24000010 	.word	0x24000010
 8002d44:	24000bd4 	.word	0x24000bd4
 8002d48:	24000bf4 	.word	0x24000bf4
 8002d4c:	24000bf8 	.word	0x24000bf8
 8002d50:	24000228 	.word	0x24000228
 8002d54:	24000c00 	.word	0x24000c00
 8002d58:	2400022c 	.word	0x2400022c
 8002d5c:	24000c04 	.word	0x24000c04
 8002d60:	00000000 	.word	0x00000000
 8002d64:	24000adc 	.word	0x24000adc
 8002d68:	40e00000 	.word	0x40e00000
 8002d6c:	24000560 	.word	0x24000560
 8002d70:	24000be4 	.word	0x24000be4
 8002d74:	24000728 	.word	0x24000728
 8002d78:	24000bec 	.word	0x24000bec
 8002d7c:	2400080c 	.word	0x2400080c
 8002d80:	24000bf0 	.word	0x24000bf0
 8002d84:	24000be0 	.word	0x24000be0
 8002d88:	24000b2e 	.word	0x24000b2e
 8002d8c:	24000f40 	.word	0x24000f40

	case 42:
		Max_Time = 12;
 8002d90:	4bb2      	ldr	r3, [pc, #712]	; (800305c <_Z20Update_State_Machinev+0x644>)
 8002d92:	4ab3      	ldr	r2, [pc, #716]	; (8003060 <_Z20Update_State_Machinev+0x648>)
 8002d94:	601a      	str	r2, [r3, #0]
		joint13_on = false;
 8002d96:	4bb3      	ldr	r3, [pc, #716]	; (8003064 <_Z20Update_State_Machinev+0x64c>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	701a      	strb	r2, [r3, #0]
		fcb_joint2.UpdateQuinticCoff(Max_Time, fcb_joint2.Encoder, Setpoint_J2_Down, 0.0, 0.0, 0.0, 0.0);
 8002d9c:	4baf      	ldr	r3, [pc, #700]	; (800305c <_Z20Update_State_Machinev+0x644>)
 8002d9e:	edd3 7a00 	vldr	s15, [r3]
 8002da2:	4bb1      	ldr	r3, [pc, #708]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8002da4:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002da8:	4bb0      	ldr	r3, [pc, #704]	; (800306c <_Z20Update_State_Machinev+0x654>)
 8002daa:	edd3 6a00 	vldr	s13, [r3]
 8002dae:	ed9f 3ab0 	vldr	s6, [pc, #704]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002db2:	eddf 2aaf 	vldr	s5, [pc, #700]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002db6:	ed9f 2aae 	vldr	s4, [pc, #696]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002dba:	eddf 1aad 	vldr	s3, [pc, #692]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002dbe:	eeb0 1a66 	vmov.f32	s2, s13
 8002dc2:	eef0 0a47 	vmov.f32	s1, s14
 8002dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8002dca:	48a7      	ldr	r0, [pc, #668]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8002dcc:	f7fd ff6e 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
		t = 0;
 8002dd0:	4ba8      	ldr	r3, [pc, #672]	; (8003074 <_Z20Update_State_Machinev+0x65c>)
 8002dd2:	f04f 0200 	mov.w	r2, #0
 8002dd6:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim14);
 8002dd8:	48a7      	ldr	r0, [pc, #668]	; (8003078 <_Z20Update_State_Machinev+0x660>)
 8002dda:	f009 feeb 	bl	800cbb4 <HAL_TIM_Base_Start_IT>
		control_state = 54;
 8002dde:	4ba7      	ldr	r3, [pc, #668]	; (800307c <_Z20Update_State_Machinev+0x664>)
 8002de0:	2236      	movs	r2, #54	; 0x36
 8002de2:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 8002de4:	4ba6      	ldr	r3, [pc, #664]	; (8003080 <_Z20Update_State_Machinev+0x668>)
 8002de6:	2201      	movs	r2, #1
 8002de8:	701a      	strb	r2, [r3, #0]
		break;
 8002dea:	e1bc      	b.n	8003166 <_Z20Update_State_Machinev+0x74e>

	case 43:
		Max_Time = 12;
 8002dec:	4b9b      	ldr	r3, [pc, #620]	; (800305c <_Z20Update_State_Machinev+0x644>)
 8002dee:	4a9c      	ldr	r2, [pc, #624]	; (8003060 <_Z20Update_State_Machinev+0x648>)
 8002df0:	601a      	str	r2, [r3, #0]
		joint13_on = false;
 8002df2:	4b9c      	ldr	r3, [pc, #624]	; (8003064 <_Z20Update_State_Machinev+0x64c>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	701a      	strb	r2, [r3, #0]
		fcb_joint2.UpdateQuinticCoff(Max_Time, fcb_joint2.Encoder, Setpoint_J2_Up, 0.0, 0.0, 0.0, 0.0);
 8002df8:	4b98      	ldr	r3, [pc, #608]	; (800305c <_Z20Update_State_Machinev+0x644>)
 8002dfa:	edd3 7a00 	vldr	s15, [r3]
 8002dfe:	4b9a      	ldr	r3, [pc, #616]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8002e00:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002e04:	4b9f      	ldr	r3, [pc, #636]	; (8003084 <_Z20Update_State_Machinev+0x66c>)
 8002e06:	edd3 6a00 	vldr	s13, [r3]
 8002e0a:	ed9f 3a99 	vldr	s6, [pc, #612]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002e0e:	eddf 2a98 	vldr	s5, [pc, #608]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002e12:	ed9f 2a97 	vldr	s4, [pc, #604]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002e16:	eddf 1a96 	vldr	s3, [pc, #600]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002e1a:	eeb0 1a66 	vmov.f32	s2, s13
 8002e1e:	eef0 0a47 	vmov.f32	s1, s14
 8002e22:	eeb0 0a67 	vmov.f32	s0, s15
 8002e26:	4890      	ldr	r0, [pc, #576]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8002e28:	f7fd ff40 	bl	8000cac <_ZN10RobotJoint17UpdateQuinticCoffEfffffff>
		t = 0;
 8002e2c:	4b91      	ldr	r3, [pc, #580]	; (8003074 <_Z20Update_State_Machinev+0x65c>)
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim14);
 8002e34:	4890      	ldr	r0, [pc, #576]	; (8003078 <_Z20Update_State_Machinev+0x660>)
 8002e36:	f009 febd 	bl	800cbb4 <HAL_TIM_Base_Start_IT>
		control_state = 56;
 8002e3a:	4b90      	ldr	r3, [pc, #576]	; (800307c <_Z20Update_State_Machinev+0x664>)
 8002e3c:	2238      	movs	r2, #56	; 0x38
 8002e3e:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 8002e40:	4b8f      	ldr	r3, [pc, #572]	; (8003080 <_Z20Update_State_Machinev+0x668>)
 8002e42:	2201      	movs	r2, #1
 8002e44:	701a      	strb	r2, [r3, #0]
		break;
 8002e46:	e18e      	b.n	8003166 <_Z20Update_State_Machinev+0x74e>

//		State_FIN = true;
		break;

	case 52:
		HAL_TIM_Base_Stop_IT(&htim14);
 8002e48:	488b      	ldr	r0, [pc, #556]	; (8003078 <_Z20Update_State_Machinev+0x660>)
 8002e4a:	f009 ff2b 	bl	800cca4 <HAL_TIM_Base_Stop_IT>
		fcb_joint1.Goal_Velocity = 0;
 8002e4e:	4b8e      	ldr	r3, [pc, #568]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002e50:	f04f 0200 	mov.w	r2, #0
 8002e54:	64da      	str	r2, [r3, #76]	; 0x4c
		fcb_joint4.Goal_Velocity = 0;
 8002e56:	4b8d      	ldr	r3, [pc, #564]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002e58:	f04f 0200 	mov.w	r2, #0
 8002e5c:	64da      	str	r2, [r3, #76]	; 0x4c
		fcb_joint3.Goal_Velocity = 0;
 8002e5e:	4b8c      	ldr	r3, [pc, #560]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002e60:	f04f 0200 	mov.w	r2, #0
 8002e64:	64da      	str	r2, [r3, #76]	; 0x4c
		fcb_joint1.Output_Joint_W = 0;
 8002e66:	4b88      	ldr	r3, [pc, #544]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002e68:	f04f 0200 	mov.w	r2, #0
 8002e6c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		fcb_joint3.Output_Joint_W = 0;
 8002e70:	4b87      	ldr	r3, [pc, #540]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002e72:	f04f 0200 	mov.w	r2, #0
 8002e76:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		fcb_joint4.Output_Joint_W = 0;
 8002e7a:	4b84      	ldr	r3, [pc, #528]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		stepperJ1.StepperOpenLoopSpeedM(0.0);
 8002e84:	ed9f 0a7a 	vldr	s0, [pc, #488]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002e88:	4882      	ldr	r0, [pc, #520]	; (8003094 <_Z20Update_State_Machinev+0x67c>)
 8002e8a:	f7ff fa1d 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		stepperJ4.StepperOpenLoopSpeedM(0.0);
 8002e8e:	ed9f 0a78 	vldr	s0, [pc, #480]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002e92:	4881      	ldr	r0, [pc, #516]	; (8003098 <_Z20Update_State_Machinev+0x680>)
 8002e94:	f7ff fa18 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		stepperJ3.StepperOpenLoopSpeedM(0.0);
 8002e98:	ed9f 0a75 	vldr	s0, [pc, #468]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002e9c:	487f      	ldr	r0, [pc, #508]	; (800309c <_Z20Update_State_Machinev+0x684>)
 8002e9e:	f7ff fa13 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		fcb_joint1.C0 = fcb_joint1.kalman_pos;
 8002ea2:	4b79      	ldr	r3, [pc, #484]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002ea4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002ea8:	4a77      	ldr	r2, [pc, #476]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002eaa:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		fcb_joint4.C0 = fcb_joint4.kalman_pos;
 8002eae:	4b77      	ldr	r3, [pc, #476]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002eb0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002eb4:	4a75      	ldr	r2, [pc, #468]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002eb6:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		fcb_joint3.C0 = fcb_joint3.kalman_pos;
 8002eba:	4b75      	ldr	r3, [pc, #468]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002ebc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002ec0:	4a73      	ldr	r2, [pc, #460]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002ec2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
//		fcb_joint1.C0 = fcb_joint1.Goal_Position;
//		fcb_joint4.C0 = fcb_joint4.Goal_Position;
//		fcb_joint3.C0 = fcb_joint3.Goal_Position;

		fcb_joint1.C1 = 0;
 8002ec6:	4b70      	ldr	r3, [pc, #448]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint3.C1 = 0;
 8002ed0:	4b6f      	ldr	r3, [pc, #444]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002ed2:	f04f 0200 	mov.w	r2, #0
 8002ed6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint1.C2 = 0;
 8002eda:	4b6b      	ldr	r3, [pc, #428]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002edc:	f04f 0200 	mov.w	r2, #0
 8002ee0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint3.C2 = 0;
 8002ee4:	4b6a      	ldr	r3, [pc, #424]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint1.C3 = 0;
 8002eee:	4b66      	ldr	r3, [pc, #408]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint3.C3 = 0;
 8002ef8:	4b65      	ldr	r3, [pc, #404]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint1.C4 = 0;
 8002f02:	4b61      	ldr	r3, [pc, #388]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint3.C4 = 0;
 8002f0c:	4b60      	ldr	r3, [pc, #384]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002f0e:	f04f 0200 	mov.w	r2, #0
 8002f12:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint1.C5 = 0;
 8002f16:	4b5c      	ldr	r3, [pc, #368]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
		fcb_joint3.C5 = 0;
 8002f20:	4b5b      	ldr	r3, [pc, #364]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002f22:	f04f 0200 	mov.w	r2, #0
 8002f26:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
		fcb_joint4.C1 = 0;
 8002f2a:	4b58      	ldr	r3, [pc, #352]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint4.C2 = 0;
 8002f34:	4b55      	ldr	r3, [pc, #340]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002f36:	f04f 0200 	mov.w	r2, #0
 8002f3a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint4.C3 = 0;
 8002f3e:	4b53      	ldr	r3, [pc, #332]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002f40:	f04f 0200 	mov.w	r2, #0
 8002f44:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint4.C4 = 0;
 8002f48:	4b50      	ldr	r3, [pc, #320]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint4.C5 = 0;
 8002f52:	4b4e      	ldr	r3, [pc, #312]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002f54:	f04f 0200 	mov.w	r2, #0
 8002f58:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

		control_state = 42;
 8002f5c:	4b47      	ldr	r3, [pc, #284]	; (800307c <_Z20Update_State_Machinev+0x664>)
 8002f5e:	222a      	movs	r2, #42	; 0x2a
 8002f60:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 8002f62:	4b47      	ldr	r3, [pc, #284]	; (8003080 <_Z20Update_State_Machinev+0x668>)
 8002f64:	2201      	movs	r2, #1
 8002f66:	701a      	strb	r2, [r3, #0]
		break;
 8002f68:	e0fd      	b.n	8003166 <_Z20Update_State_Machinev+0x74e>

//		State_FIN = true;
		break;

	case 54:
		HAL_TIM_Base_Stop_IT(&htim14);
 8002f6a:	4843      	ldr	r0, [pc, #268]	; (8003078 <_Z20Update_State_Machinev+0x660>)
 8002f6c:	f009 fe9a 	bl	800cca4 <HAL_TIM_Base_Stop_IT>
		fcb_joint2.Goal_Velocity = 0;
 8002f70:	4b3d      	ldr	r3, [pc, #244]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8002f72:	f04f 0200 	mov.w	r2, #0
 8002f76:	64da      	str	r2, [r3, #76]	; 0x4c
		stepperJ2.StepperOpenLoopSpeedM(0.0);
 8002f78:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002f7c:	4848      	ldr	r0, [pc, #288]	; (80030a0 <_Z20Update_State_Machinev+0x688>)
 8002f7e:	f7ff f9a3 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		fcb_joint2.C0 = fcb_joint2.Encoder;
 8002f82:	4b39      	ldr	r3, [pc, #228]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f86:	4a38      	ldr	r2, [pc, #224]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8002f88:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		fcb_joint1.Output_Joint_W = 0;
 8002f8c:	4b3e      	ldr	r3, [pc, #248]	; (8003088 <_Z20Update_State_Machinev+0x670>)
 8002f8e:	f04f 0200 	mov.w	r2, #0
 8002f92:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		fcb_joint3.Output_Joint_W = 0;
 8002f96:	4b3e      	ldr	r3, [pc, #248]	; (8003090 <_Z20Update_State_Machinev+0x678>)
 8002f98:	f04f 0200 	mov.w	r2, #0
 8002f9c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		fcb_joint4.Output_Joint_W = 0;
 8002fa0:	4b3a      	ldr	r3, [pc, #232]	; (800308c <_Z20Update_State_Machinev+0x674>)
 8002fa2:	f04f 0200 	mov.w	r2, #0
 8002fa6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		stepperJ1.StepperOpenLoopSpeedM(0.0);
 8002faa:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002fae:	4839      	ldr	r0, [pc, #228]	; (8003094 <_Z20Update_State_Machinev+0x67c>)
 8002fb0:	f7ff f98a 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		stepperJ4.StepperOpenLoopSpeedM(0.0);
 8002fb4:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002fb8:	4837      	ldr	r0, [pc, #220]	; (8003098 <_Z20Update_State_Machinev+0x680>)
 8002fba:	f7ff f985 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		stepperJ3.StepperOpenLoopSpeedM(0.0);
 8002fbe:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8003070 <_Z20Update_State_Machinev+0x658>
 8002fc2:	4836      	ldr	r0, [pc, #216]	; (800309c <_Z20Update_State_Machinev+0x684>)
 8002fc4:	f7ff f980 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		if (Gripper_State[first-1] == 1)
 8002fc8:	4b36      	ldr	r3, [pc, #216]	; (80030a4 <_Z20Update_State_Machinev+0x68c>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	4a36      	ldr	r2, [pc, #216]	; (80030a8 <_Z20Update_State_Machinev+0x690>)
 8002fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	bf0c      	ite	eq
 8002fd8:	2301      	moveq	r3, #1
 8002fda:	2300      	movne	r3, #0
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <_Z20Update_State_Machinev+0x5d2>
		{
			gripper.GripperClose();
 8002fe2:	4832      	ldr	r0, [pc, #200]	; (80030ac <_Z20Update_State_Machinev+0x694>)
 8002fe4:	f7fe fe06 	bl	8001bf4 <_ZN10ServoMotor12GripperCloseEv>
 8002fe8:	e00f      	b.n	800300a <_Z20Update_State_Machinev+0x5f2>
		}
		else if (Gripper_State[first-1] == 2)
 8002fea:	4b2e      	ldr	r3, [pc, #184]	; (80030a4 <_Z20Update_State_Machinev+0x68c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	4a2d      	ldr	r2, [pc, #180]	; (80030a8 <_Z20Update_State_Machinev+0x690>)
 8002ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	bf0c      	ite	eq
 8002ffa:	2301      	moveq	r3, #1
 8002ffc:	2300      	movne	r3, #0
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	2b00      	cmp	r3, #0
 8003002:	d002      	beq.n	800300a <_Z20Update_State_Machinev+0x5f2>
		{
			gripper.GripperOpen();
 8003004:	4829      	ldr	r0, [pc, #164]	; (80030ac <_Z20Update_State_Machinev+0x694>)
 8003006:	f7fe fe0b 	bl	8001c20 <_ZN10ServoMotor11GripperOpenEv>
		}
//		for (int i =0 ;i <1000000;i++) {}
		fcb_joint2.C0 = 0;
 800300a:	4b17      	ldr	r3, [pc, #92]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
		fcb_joint2.C1 = 0;
 8003014:	4b14      	ldr	r3, [pc, #80]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8003016:	f04f 0200 	mov.w	r2, #0
 800301a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint2.C2 = 0;
 800301e:	4b12      	ldr	r3, [pc, #72]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint2.C3 = 0;
 8003028:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 800302a:	f04f 0200 	mov.w	r2, #0
 800302e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint2.C4 = 0;
 8003032:	4b0d      	ldr	r3, [pc, #52]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8003034:	f04f 0200 	mov.w	r2, #0
 8003038:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint2.C5 = 0;
 800303c:	4b0a      	ldr	r3, [pc, #40]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 800303e:	f04f 0200 	mov.w	r2, #0
 8003042:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
		fcb_joint2.Goal_Velocity = 0;
 8003046:	4b08      	ldr	r3, [pc, #32]	; (8003068 <_Z20Update_State_Machinev+0x650>)
 8003048:	f04f 0200 	mov.w	r2, #0
 800304c:	64da      	str	r2, [r3, #76]	; 0x4c
		control_state = 43;
 800304e:	4b0b      	ldr	r3, [pc, #44]	; (800307c <_Z20Update_State_Machinev+0x664>)
 8003050:	222b      	movs	r2, #43	; 0x2b
 8003052:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 8003054:	4b0a      	ldr	r3, [pc, #40]	; (8003080 <_Z20Update_State_Machinev+0x668>)
 8003056:	2201      	movs	r2, #1
 8003058:	701a      	strb	r2, [r3, #0]
		break;
 800305a:	e084      	b.n	8003166 <_Z20Update_State_Machinev+0x74e>
 800305c:	24000adc 	.word	0x24000adc
 8003060:	41400000 	.word	0x41400000
 8003064:	24000b2e 	.word	0x24000b2e
 8003068:	24000644 	.word	0x24000644
 800306c:	24000004 	.word	0x24000004
 8003070:	00000000 	.word	0x00000000
 8003074:	24000be0 	.word	0x24000be0
 8003078:	24000f40 	.word	0x24000f40
 800307c:	24000bd8 	.word	0x24000bd8
 8003080:	24000ad8 	.word	0x24000ad8
 8003084:	24000000 	.word	0x24000000
 8003088:	24000560 	.word	0x24000560
 800308c:	2400080c 	.word	0x2400080c
 8003090:	24000728 	.word	0x24000728
 8003094:	240004c0 	.word	0x240004c0
 8003098:	24000538 	.word	0x24000538
 800309c:	24000510 	.word	0x24000510
 80030a0:	240004e8 	.word	0x240004e8
 80030a4:	24000008 	.word	0x24000008
 80030a8:	24000b80 	.word	0x24000b80
 80030ac:	24000ab8 	.word	0x24000ab8
	case 55:

		break;

	case 56:
		fcb_joint2.Goal_Velocity = 0;
 80030b0:	4b2f      	ldr	r3, [pc, #188]	; (8003170 <_Z20Update_State_Machinev+0x758>)
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	64da      	str	r2, [r3, #76]	; 0x4c
		stepperJ2.StepperOpenLoopSpeedM(0.0);
 80030b8:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8003174 <_Z20Update_State_Machinev+0x75c>
 80030bc:	482e      	ldr	r0, [pc, #184]	; (8003178 <_Z20Update_State_Machinev+0x760>)
 80030be:	f7ff f903 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		fcb_joint2.C0 = fcb_joint2.Encoder;
 80030c2:	4b2b      	ldr	r3, [pc, #172]	; (8003170 <_Z20Update_State_Machinev+0x758>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c6:	4a2a      	ldr	r2, [pc, #168]	; (8003170 <_Z20Update_State_Machinev+0x758>)
 80030c8:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		fcb_joint1.Output_Joint_W = 0;
 80030cc:	4b2b      	ldr	r3, [pc, #172]	; (800317c <_Z20Update_State_Machinev+0x764>)
 80030ce:	f04f 0200 	mov.w	r2, #0
 80030d2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		fcb_joint3.Output_Joint_W = 0;
 80030d6:	4b2a      	ldr	r3, [pc, #168]	; (8003180 <_Z20Update_State_Machinev+0x768>)
 80030d8:	f04f 0200 	mov.w	r2, #0
 80030dc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		fcb_joint4.Output_Joint_W = 0;
 80030e0:	4b28      	ldr	r3, [pc, #160]	; (8003184 <_Z20Update_State_Machinev+0x76c>)
 80030e2:	f04f 0200 	mov.w	r2, #0
 80030e6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		stepperJ1.StepperOpenLoopSpeedM(0.0);
 80030ea:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8003174 <_Z20Update_State_Machinev+0x75c>
 80030ee:	4826      	ldr	r0, [pc, #152]	; (8003188 <_Z20Update_State_Machinev+0x770>)
 80030f0:	f7ff f8ea 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		stepperJ4.StepperOpenLoopSpeedM(0.0);
 80030f4:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8003174 <_Z20Update_State_Machinev+0x75c>
 80030f8:	4824      	ldr	r0, [pc, #144]	; (800318c <_Z20Update_State_Machinev+0x774>)
 80030fa:	f7ff f8e5 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		stepperJ3.StepperOpenLoopSpeedM(0.0);
 80030fe:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8003174 <_Z20Update_State_Machinev+0x75c>
 8003102:	4823      	ldr	r0, [pc, #140]	; (8003190 <_Z20Update_State_Machinev+0x778>)
 8003104:	f7ff f8e0 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
		HAL_TIM_Base_Stop_IT(&htim14);
 8003108:	4822      	ldr	r0, [pc, #136]	; (8003194 <_Z20Update_State_Machinev+0x77c>)
 800310a:	f009 fdcb 	bl	800cca4 <HAL_TIM_Base_Stop_IT>
		fcb_joint2.C1 = 0;
 800310e:	4b18      	ldr	r3, [pc, #96]	; (8003170 <_Z20Update_State_Machinev+0x758>)
 8003110:	f04f 0200 	mov.w	r2, #0
 8003114:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		fcb_joint2.C2 = 0;
 8003118:	4b15      	ldr	r3, [pc, #84]	; (8003170 <_Z20Update_State_Machinev+0x758>)
 800311a:	f04f 0200 	mov.w	r2, #0
 800311e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		fcb_joint2.C3 = 0;
 8003122:	4b13      	ldr	r3, [pc, #76]	; (8003170 <_Z20Update_State_Machinev+0x758>)
 8003124:	f04f 0200 	mov.w	r2, #0
 8003128:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		fcb_joint2.C4 = 0;
 800312c:	4b10      	ldr	r3, [pc, #64]	; (8003170 <_Z20Update_State_Machinev+0x758>)
 800312e:	f04f 0200 	mov.w	r2, #0
 8003132:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		fcb_joint2.C5 = 0;
 8003136:	4b0e      	ldr	r3, [pc, #56]	; (8003170 <_Z20Update_State_Machinev+0x758>)
 8003138:	f04f 0200 	mov.w	r2, #0
 800313c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
		fcb_joint2.Goal_Velocity = 0;
 8003140:	4b0b      	ldr	r3, [pc, #44]	; (8003170 <_Z20Update_State_Machinev+0x758>)
 8003142:	f04f 0200 	mov.w	r2, #0
 8003146:	64da      	str	r2, [r3, #76]	; 0x4c
		control_state = 41;
 8003148:	4b13      	ldr	r3, [pc, #76]	; (8003198 <_Z20Update_State_Machinev+0x780>)
 800314a:	2229      	movs	r2, #41	; 0x29
 800314c:	701a      	strb	r2, [r3, #0]
		State_FIN = true;
 800314e:	4b13      	ldr	r3, [pc, #76]	; (800319c <_Z20Update_State_Machinev+0x784>)
 8003150:	2201      	movs	r2, #1
 8003152:	701a      	strb	r2, [r3, #0]
		break;
 8003154:	e007      	b.n	8003166 <_Z20Update_State_Machinev+0x74e>

	default:
		control_state = 0;
 8003156:	4b10      	ldr	r3, [pc, #64]	; (8003198 <_Z20Update_State_Machinev+0x780>)
 8003158:	2200      	movs	r2, #0
 800315a:	701a      	strb	r2, [r3, #0]
		State_FIN = false;
 800315c:	4b0f      	ldr	r3, [pc, #60]	; (800319c <_Z20Update_State_Machinev+0x784>)
 800315e:	2200      	movs	r2, #0
 8003160:	701a      	strb	r2, [r3, #0]
		break;
 8003162:	e000      	b.n	8003166 <_Z20Update_State_Machinev+0x74e>
		break;
 8003164:	bf00      	nop
    }
}
 8003166:	bf00      	nop
 8003168:	46bd      	mov	sp, r7
 800316a:	ecbd 8b02 	vpop	{d8}
 800316e:	bd80      	pop	{r7, pc}
 8003170:	24000644 	.word	0x24000644
 8003174:	00000000 	.word	0x00000000
 8003178:	240004e8 	.word	0x240004e8
 800317c:	24000560 	.word	0x24000560
 8003180:	24000728 	.word	0x24000728
 8003184:	2400080c 	.word	0x2400080c
 8003188:	240004c0 	.word	0x240004c0
 800318c:	24000538 	.word	0x24000538
 8003190:	24000510 	.word	0x24000510
 8003194:	24000f40 	.word	0x24000f40
 8003198:	24000bd8 	.word	0x24000bd8
 800319c:	24000ad8 	.word	0x24000ad8

080031a0 <HAL_UARTEx_RxEventCallback>:

#endif



void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80031a0:	b5b0      	push	{r4, r5, r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	807b      	strh	r3, [r7, #2]
	if (huart == &huart3) {
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a8f      	ldr	r2, [pc, #572]	; (80033ec <HAL_UARTEx_RxEventCallback+0x24c>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	f040 8188 	bne.w	80034c6 <HAL_UARTEx_RxEventCallback+0x326>
		memcpy(Old_Rx_Buffer, &New_Rx_Buffer, Rx_BUFFER_SIZE);	// Keep buffer.
 80031b6:	4a8e      	ldr	r2, [pc, #568]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80031b8:	4b8e      	ldr	r3, [pc, #568]	; (80033f4 <HAL_UARTEx_RxEventCallback+0x254>)
 80031ba:	4614      	mov	r4, r2
 80031bc:	461d      	mov	r5, r3
 80031be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031c2:	682b      	ldr	r3, [r5, #0]
 80031c4:	6023      	str	r3, [r4, #0]
		memset(New_Rx_Buffer, 0, Rx_BUFFER_SIZE);	// Clear received data.
 80031c6:	2214      	movs	r2, #20
 80031c8:	2100      	movs	r1, #0
 80031ca:	488a      	ldr	r0, [pc, #552]	; (80033f4 <HAL_UARTEx_RxEventCallback+0x254>)
 80031cc:	f00e fc88 	bl	8011ae0 <memset>
		if (Size - 2 > 0 && Size <= Rx_BUFFER_SIZE) {// Check if there's some data.
 80031d0:	887b      	ldrh	r3, [r7, #2]
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	f240 8166 	bls.w	80034a4 <HAL_UARTEx_RxEventCallback+0x304>
 80031d8:	887b      	ldrh	r3, [r7, #2]
 80031da:	2b14      	cmp	r3, #20
 80031dc:	f200 8162 	bhi.w	80034a4 <HAL_UARTEx_RxEventCallback+0x304>
			cmdDataSize = Size - 2;	// Calculate data length.
 80031e0:	887b      	ldrh	r3, [r7, #2]
 80031e2:	3b02      	subs	r3, #2
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	4b84      	ldr	r3, [pc, #528]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 80031e8:	801a      	strh	r2, [r3, #0]
			CRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t*) Old_Rx_Buffer,
 80031ea:	4b83      	ldr	r3, [pc, #524]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 80031ec:	881b      	ldrh	r3, [r3, #0]
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	461a      	mov	r2, r3
 80031f2:	497f      	ldr	r1, [pc, #508]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80031f4:	4881      	ldr	r0, [pc, #516]	; (80033fc <HAL_UARTEx_RxEventCallback+0x25c>)
 80031f6:	f003 fe4f 	bl	8006e98 <HAL_CRC_Calculate>
 80031fa:	4603      	mov	r3, r0
 80031fc:	b29a      	uxth	r2, r3
 80031fe:	4b80      	ldr	r3, [pc, #512]	; (8003400 <HAL_UARTEx_RxEventCallback+0x260>)
 8003200:	801a      	strh	r2, [r3, #0]
					cmdDataSize); // Calculate data only by STM32 Hardware CRC.
			ExpectedCRCValue = Old_Rx_Buffer[cmdDataSize] << 8
 8003202:	4b7d      	ldr	r3, [pc, #500]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 8003204:	881b      	ldrh	r3, [r3, #0]
 8003206:	b29b      	uxth	r3, r3
 8003208:	461a      	mov	r2, r3
 800320a:	4b79      	ldr	r3, [pc, #484]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 800320c:	5c9b      	ldrb	r3, [r3, r2]
 800320e:	021b      	lsls	r3, r3, #8
					| Old_Rx_Buffer[cmdDataSize + 1]; // Read Expected CRC from Protocol.
 8003210:	b21a      	sxth	r2, r3
 8003212:	4b79      	ldr	r3, [pc, #484]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 8003214:	881b      	ldrh	r3, [r3, #0]
 8003216:	b29b      	uxth	r3, r3
 8003218:	3301      	adds	r3, #1
 800321a:	4975      	ldr	r1, [pc, #468]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 800321c:	5ccb      	ldrb	r3, [r1, r3]
 800321e:	b21b      	sxth	r3, r3
 8003220:	4313      	orrs	r3, r2
 8003222:	b21b      	sxth	r3, r3
 8003224:	b29a      	uxth	r2, r3
			ExpectedCRCValue = Old_Rx_Buffer[cmdDataSize] << 8
 8003226:	4b77      	ldr	r3, [pc, #476]	; (8003404 <HAL_UARTEx_RxEventCallback+0x264>)
 8003228:	801a      	strh	r2, [r3, #0]
			if (CRCValue == ExpectedCRCValue) { // Check if CRC value is equal to Expected CRC value.
 800322a:	4b75      	ldr	r3, [pc, #468]	; (8003400 <HAL_UARTEx_RxEventCallback+0x260>)
 800322c:	881b      	ldrh	r3, [r3, #0]
 800322e:	b29a      	uxth	r2, r3
 8003230:	4b74      	ldr	r3, [pc, #464]	; (8003404 <HAL_UARTEx_RxEventCallback+0x264>)
 8003232:	881b      	ldrh	r3, [r3, #0]
 8003234:	b29b      	uxth	r3, r3
 8003236:	429a      	cmp	r2, r3
 8003238:	bf0c      	ite	eq
 800323a:	2301      	moveq	r3, #1
 800323c:	2300      	movne	r3, #0
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 8151 	beq.w	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8003246:	2201      	movs	r2, #1
 8003248:	2102      	movs	r1, #2
 800324a:	486f      	ldr	r0, [pc, #444]	; (8003408 <HAL_UARTEx_RxEventCallback+0x268>)
 800324c:	f006 ffaa 	bl	800a1a4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8003250:	2200      	movs	r2, #0
 8003252:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003256:	486d      	ldr	r0, [pc, #436]	; (800340c <HAL_UARTEx_RxEventCallback+0x26c>)
 8003258:	f006 ffa4 	bl	800a1a4 <HAL_GPIO_WritePin>
//				}
//				else if (Old_Rx_Buffer[0] == 0x54 && cmdDataSize == 3) {// Linear Jog Yaw
////					HAL_UART_Transmit_DMA(&huart3, &Old_Rx_Buffer[0], 1);
//					dyaw = (Old_Rx_Buffer[1] << 8) | Old_Rx_Buffer[2];
//				}
				if (Old_Rx_Buffer[0] == 0x61 && cmdDataSize == 5) // Joint Jog 4q
 800325c:	4b64      	ldr	r3, [pc, #400]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	2b61      	cmp	r3, #97	; 0x61
 8003262:	d106      	bne.n	8003272 <HAL_UARTEx_RxEventCallback+0xd2>
 8003264:	4b64      	ldr	r3, [pc, #400]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 8003266:	881b      	ldrh	r3, [r3, #0]
 8003268:	b29b      	uxth	r3, r3
 800326a:	2b05      	cmp	r3, #5
 800326c:	d101      	bne.n	8003272 <HAL_UARTEx_RxEventCallback+0xd2>
 800326e:	2301      	movs	r3, #1
 8003270:	e000      	b.n	8003274 <HAL_UARTEx_RxEventCallback+0xd4>
 8003272:	2300      	movs	r3, #0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d014      	beq.n	80032a2 <HAL_UARTEx_RxEventCallback+0x102>
				{
//					HAL_UART_Transmit_DMA(&huart3, &Old_Rx_Buffer[0], 1);
					dq1 = Old_Rx_Buffer[1];
 8003278:	4b5d      	ldr	r3, [pc, #372]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 800327a:	785b      	ldrb	r3, [r3, #1]
 800327c:	b25a      	sxtb	r2, r3
 800327e:	4b64      	ldr	r3, [pc, #400]	; (8003410 <HAL_UARTEx_RxEventCallback+0x270>)
 8003280:	701a      	strb	r2, [r3, #0]
					dq2 = Old_Rx_Buffer[2];
 8003282:	4b5b      	ldr	r3, [pc, #364]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 8003284:	789b      	ldrb	r3, [r3, #2]
 8003286:	b25a      	sxtb	r2, r3
 8003288:	4b62      	ldr	r3, [pc, #392]	; (8003414 <HAL_UARTEx_RxEventCallback+0x274>)
 800328a:	701a      	strb	r2, [r3, #0]
					dq3 = Old_Rx_Buffer[3];
 800328c:	4b58      	ldr	r3, [pc, #352]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 800328e:	78db      	ldrb	r3, [r3, #3]
 8003290:	b25a      	sxtb	r2, r3
 8003292:	4b61      	ldr	r3, [pc, #388]	; (8003418 <HAL_UARTEx_RxEventCallback+0x278>)
 8003294:	701a      	strb	r2, [r3, #0]
					dq4 = Old_Rx_Buffer[4];
 8003296:	4b56      	ldr	r3, [pc, #344]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 8003298:	791b      	ldrb	r3, [r3, #4]
 800329a:	b25a      	sxtb	r2, r3
 800329c:	4b5f      	ldr	r3, [pc, #380]	; (800341c <HAL_UARTEx_RxEventCallback+0x27c>)
 800329e:	701a      	strb	r2, [r3, #0]
					py = (Old_Rx_Buffer[3] << 8) | Old_Rx_Buffer[4] ;
					pz = (Old_Rx_Buffer[5] << 8) | Old_Rx_Buffer[6] ;
					pyaw = Old_Rx_Buffer[7];
				}

			}
 80032a0:	e122      	b.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
				else if (Old_Rx_Buffer[0] == 0x71 && cmdDataSize == 5) // Linear Jog X,Y,Z,Yaw
 80032a2:	4b53      	ldr	r3, [pc, #332]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	2b71      	cmp	r3, #113	; 0x71
 80032a8:	d106      	bne.n	80032b8 <HAL_UARTEx_RxEventCallback+0x118>
 80032aa:	4b53      	ldr	r3, [pc, #332]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 80032ac:	881b      	ldrh	r3, [r3, #0]
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	2b05      	cmp	r3, #5
 80032b2:	d101      	bne.n	80032b8 <HAL_UARTEx_RxEventCallback+0x118>
 80032b4:	2301      	movs	r3, #1
 80032b6:	e000      	b.n	80032ba <HAL_UARTEx_RxEventCallback+0x11a>
 80032b8:	2300      	movs	r3, #0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d014      	beq.n	80032e8 <HAL_UARTEx_RxEventCallback+0x148>
					dx = Old_Rx_Buffer[1];
 80032be:	4b4c      	ldr	r3, [pc, #304]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80032c0:	785b      	ldrb	r3, [r3, #1]
 80032c2:	b25a      	sxtb	r2, r3
 80032c4:	4b56      	ldr	r3, [pc, #344]	; (8003420 <HAL_UARTEx_RxEventCallback+0x280>)
 80032c6:	701a      	strb	r2, [r3, #0]
					dy = Old_Rx_Buffer[2];
 80032c8:	4b49      	ldr	r3, [pc, #292]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80032ca:	789b      	ldrb	r3, [r3, #2]
 80032cc:	b25a      	sxtb	r2, r3
 80032ce:	4b55      	ldr	r3, [pc, #340]	; (8003424 <HAL_UARTEx_RxEventCallback+0x284>)
 80032d0:	701a      	strb	r2, [r3, #0]
					dz = Old_Rx_Buffer[3];
 80032d2:	4b47      	ldr	r3, [pc, #284]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80032d4:	78db      	ldrb	r3, [r3, #3]
 80032d6:	b25a      	sxtb	r2, r3
 80032d8:	4b53      	ldr	r3, [pc, #332]	; (8003428 <HAL_UARTEx_RxEventCallback+0x288>)
 80032da:	701a      	strb	r2, [r3, #0]
					dyaw = Old_Rx_Buffer[4];
 80032dc:	4b44      	ldr	r3, [pc, #272]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80032de:	791b      	ldrb	r3, [r3, #4]
 80032e0:	b25a      	sxtb	r2, r3
 80032e2:	4b52      	ldr	r3, [pc, #328]	; (800342c <HAL_UARTEx_RxEventCallback+0x28c>)
 80032e4:	701a      	strb	r2, [r3, #0]
			}
 80032e6:	e0ff      	b.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
				else if(Old_Rx_Buffer[0] == 0x85 && cmdDataSize == 2)
 80032e8:	4b41      	ldr	r3, [pc, #260]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	2b85      	cmp	r3, #133	; 0x85
 80032ee:	d106      	bne.n	80032fe <HAL_UARTEx_RxEventCallback+0x15e>
 80032f0:	4b41      	ldr	r3, [pc, #260]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 80032f2:	881b      	ldrh	r3, [r3, #0]
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d101      	bne.n	80032fe <HAL_UARTEx_RxEventCallback+0x15e>
 80032fa:	2301      	movs	r3, #1
 80032fc:	e000      	b.n	8003300 <HAL_UARTEx_RxEventCallback+0x160>
 80032fe:	2300      	movs	r3, #0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d003      	beq.n	800330c <HAL_UARTEx_RxEventCallback+0x16c>
					control_state = 51;
 8003304:	4b4a      	ldr	r3, [pc, #296]	; (8003430 <HAL_UARTEx_RxEventCallback+0x290>)
 8003306:	2233      	movs	r2, #51	; 0x33
 8003308:	701a      	strb	r2, [r3, #0]
			}
 800330a:	e0ed      	b.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
				else if(Old_Rx_Buffer[0] == 0x86 && cmdDataSize == 3) //
 800330c:	4b38      	ldr	r3, [pc, #224]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	2b86      	cmp	r3, #134	; 0x86
 8003312:	d106      	bne.n	8003322 <HAL_UARTEx_RxEventCallback+0x182>
 8003314:	4b38      	ldr	r3, [pc, #224]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 8003316:	881b      	ldrh	r3, [r3, #0]
 8003318:	b29b      	uxth	r3, r3
 800331a:	2b03      	cmp	r3, #3
 800331c:	d101      	bne.n	8003322 <HAL_UARTEx_RxEventCallback+0x182>
 800331e:	2301      	movs	r3, #1
 8003320:	e000      	b.n	8003324 <HAL_UARTEx_RxEventCallback+0x184>
 8003322:	2300      	movs	r3, #0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00a      	beq.n	800333e <HAL_UARTEx_RxEventCallback+0x19e>
					int value_input = Old_Rx_Buffer[1];
 8003328:	4b31      	ldr	r3, [pc, #196]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 800332a:	785b      	ldrb	r3, [r3, #1]
 800332c:	613b      	str	r3, [r7, #16]
					int value_gripper = Old_Rx_Buffer[2];
 800332e:	4b30      	ldr	r3, [pc, #192]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 8003330:	789b      	ldrb	r3, [r3, #2]
 8003332:	60fb      	str	r3, [r7, #12]
					Insert_queue(value_input, value_gripper);
 8003334:	68f9      	ldr	r1, [r7, #12]
 8003336:	6938      	ldr	r0, [r7, #16]
 8003338:	f7ff f9ca 	bl	80026d0 <_Z12Insert_queueii>
			}
 800333c:	e0d4      	b.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
				else if(Old_Rx_Buffer[0] == 0x87 && cmdDataSize == 2)
 800333e:	4b2c      	ldr	r3, [pc, #176]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	2b87      	cmp	r3, #135	; 0x87
 8003344:	d106      	bne.n	8003354 <HAL_UARTEx_RxEventCallback+0x1b4>
 8003346:	4b2c      	ldr	r3, [pc, #176]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	b29b      	uxth	r3, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d101      	bne.n	8003354 <HAL_UARTEx_RxEventCallback+0x1b4>
 8003350:	2301      	movs	r3, #1
 8003352:	e000      	b.n	8003356 <HAL_UARTEx_RxEventCallback+0x1b6>
 8003354:	2300      	movs	r3, #0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d008      	beq.n	800336c <HAL_UARTEx_RxEventCallback+0x1cc>
					char state_input = Old_Rx_Buffer[1];
 800335a:	4b25      	ldr	r3, [pc, #148]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 800335c:	785b      	ldrb	r3, [r3, #1]
 800335e:	75fb      	strb	r3, [r7, #23]
					control_state = state_input;
 8003360:	4a33      	ldr	r2, [pc, #204]	; (8003430 <HAL_UARTEx_RxEventCallback+0x290>)
 8003362:	7dfb      	ldrb	r3, [r7, #23]
 8003364:	7013      	strb	r3, [r2, #0]
					Update_State_Machine();
 8003366:	f7ff fb57 	bl	8002a18 <_Z20Update_State_Machinev>
			}
 800336a:	e0bd      	b.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
				else if(Old_Rx_Buffer[0] == 0x89 && cmdDataSize == 2)
 800336c:	4b20      	ldr	r3, [pc, #128]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b89      	cmp	r3, #137	; 0x89
 8003372:	d106      	bne.n	8003382 <HAL_UARTEx_RxEventCallback+0x1e2>
 8003374:	4b20      	ldr	r3, [pc, #128]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 8003376:	881b      	ldrh	r3, [r3, #0]
 8003378:	b29b      	uxth	r3, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d101      	bne.n	8003382 <HAL_UARTEx_RxEventCallback+0x1e2>
 800337e:	2301      	movs	r3, #1
 8003380:	e000      	b.n	8003384 <HAL_UARTEx_RxEventCallback+0x1e4>
 8003382:	2300      	movs	r3, #0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d002      	beq.n	800338e <HAL_UARTEx_RxEventCallback+0x1ee>
					Update_State_Machine();
 8003388:	f7ff fb46 	bl	8002a18 <_Z20Update_State_Machinev>
			}
 800338c:	e0ac      	b.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
				else if (Old_Rx_Buffer[0] == 0x81 && cmdDataSize == 2) // Servo
 800338e:	4b18      	ldr	r3, [pc, #96]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	2b81      	cmp	r3, #129	; 0x81
 8003394:	d106      	bne.n	80033a4 <HAL_UARTEx_RxEventCallback+0x204>
 8003396:	4b18      	ldr	r3, [pc, #96]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	b29b      	uxth	r3, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d101      	bne.n	80033a4 <HAL_UARTEx_RxEventCallback+0x204>
 80033a0:	2301      	movs	r3, #1
 80033a2:	e000      	b.n	80033a6 <HAL_UARTEx_RxEventCallback+0x206>
 80033a4:	2300      	movs	r3, #0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d015      	beq.n	80033d6 <HAL_UARTEx_RxEventCallback+0x236>
					gripperstate = Old_Rx_Buffer[1];
 80033aa:	4b11      	ldr	r3, [pc, #68]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80033ac:	785b      	ldrb	r3, [r3, #1]
 80033ae:	461a      	mov	r2, r3
 80033b0:	4b20      	ldr	r3, [pc, #128]	; (8003434 <HAL_UARTEx_RxEventCallback+0x294>)
 80033b2:	601a      	str	r2, [r3, #0]
					if (gripperstate == 0)
 80033b4:	4b1f      	ldr	r3, [pc, #124]	; (8003434 <HAL_UARTEx_RxEventCallback+0x294>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	bf0c      	ite	eq
 80033bc:	2301      	moveq	r3, #1
 80033be:	2300      	movne	r3, #0
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_UARTEx_RxEventCallback+0x22e>
						gripper.GripperOpen();
 80033c6:	481c      	ldr	r0, [pc, #112]	; (8003438 <HAL_UARTEx_RxEventCallback+0x298>)
 80033c8:	f7fe fc2a 	bl	8001c20 <_ZN10ServoMotor11GripperOpenEv>
			}
 80033cc:	e08c      	b.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
						gripper.GripperClose();
 80033ce:	481a      	ldr	r0, [pc, #104]	; (8003438 <HAL_UARTEx_RxEventCallback+0x298>)
 80033d0:	f7fe fc10 	bl	8001bf4 <_ZN10ServoMotor12GripperCloseEv>
			}
 80033d4:	e088      	b.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
				else if (Old_Rx_Buffer[0] == 0x91 && cmdDataSize == 8)
 80033d6:	4b06      	ldr	r3, [pc, #24]	; (80033f0 <HAL_UARTEx_RxEventCallback+0x250>)
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	2b91      	cmp	r3, #145	; 0x91
 80033dc:	d12e      	bne.n	800343c <HAL_UARTEx_RxEventCallback+0x29c>
 80033de:	4b06      	ldr	r3, [pc, #24]	; (80033f8 <HAL_UARTEx_RxEventCallback+0x258>)
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	2b08      	cmp	r3, #8
 80033e6:	d129      	bne.n	800343c <HAL_UARTEx_RxEventCallback+0x29c>
 80033e8:	2301      	movs	r3, #1
 80033ea:	e028      	b.n	800343e <HAL_UARTEx_RxEventCallback+0x29e>
 80033ec:	24001220 	.word	0x24001220
 80033f0:	24000b00 	.word	0x24000b00
 80033f4:	24000b14 	.word	0x24000b14
 80033f8:	24000b28 	.word	0x24000b28
 80033fc:	2400042c 	.word	0x2400042c
 8003400:	24000af8 	.word	0x24000af8
 8003404:	24000afa 	.word	0x24000afa
 8003408:	58021000 	.word	0x58021000
 800340c:	58020400 	.word	0x58020400
 8003410:	24000ae0 	.word	0x24000ae0
 8003414:	24000ae1 	.word	0x24000ae1
 8003418:	24000ae2 	.word	0x24000ae2
 800341c:	24000ae3 	.word	0x24000ae3
 8003420:	24000ae4 	.word	0x24000ae4
 8003424:	24000ae5 	.word	0x24000ae5
 8003428:	24000ae6 	.word	0x24000ae6
 800342c:	24000ae7 	.word	0x24000ae7
 8003430:	24000bd8 	.word	0x24000bd8
 8003434:	24000afc 	.word	0x24000afc
 8003438:	24000ab8 	.word	0x24000ab8
 800343c:	2300      	movs	r3, #0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d052      	beq.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
					px = (Old_Rx_Buffer[1] << 8) | Old_Rx_Buffer[2] ;
 8003442:	4b5f      	ldr	r3, [pc, #380]	; (80035c0 <HAL_UARTEx_RxEventCallback+0x420>)
 8003444:	785b      	ldrb	r3, [r3, #1]
 8003446:	021b      	lsls	r3, r3, #8
 8003448:	4a5d      	ldr	r2, [pc, #372]	; (80035c0 <HAL_UARTEx_RxEventCallback+0x420>)
 800344a:	7892      	ldrb	r2, [r2, #2]
 800344c:	4313      	orrs	r3, r2
 800344e:	ee07 3a90 	vmov	s15, r3
 8003452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003456:	4b5b      	ldr	r3, [pc, #364]	; (80035c4 <HAL_UARTEx_RxEventCallback+0x424>)
 8003458:	edc3 7a00 	vstr	s15, [r3]
					py = (Old_Rx_Buffer[3] << 8) | Old_Rx_Buffer[4] ;
 800345c:	4b58      	ldr	r3, [pc, #352]	; (80035c0 <HAL_UARTEx_RxEventCallback+0x420>)
 800345e:	78db      	ldrb	r3, [r3, #3]
 8003460:	021b      	lsls	r3, r3, #8
 8003462:	4a57      	ldr	r2, [pc, #348]	; (80035c0 <HAL_UARTEx_RxEventCallback+0x420>)
 8003464:	7912      	ldrb	r2, [r2, #4]
 8003466:	4313      	orrs	r3, r2
 8003468:	ee07 3a90 	vmov	s15, r3
 800346c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003470:	4b55      	ldr	r3, [pc, #340]	; (80035c8 <HAL_UARTEx_RxEventCallback+0x428>)
 8003472:	edc3 7a00 	vstr	s15, [r3]
					pz = (Old_Rx_Buffer[5] << 8) | Old_Rx_Buffer[6] ;
 8003476:	4b52      	ldr	r3, [pc, #328]	; (80035c0 <HAL_UARTEx_RxEventCallback+0x420>)
 8003478:	795b      	ldrb	r3, [r3, #5]
 800347a:	021b      	lsls	r3, r3, #8
 800347c:	4a50      	ldr	r2, [pc, #320]	; (80035c0 <HAL_UARTEx_RxEventCallback+0x420>)
 800347e:	7992      	ldrb	r2, [r2, #6]
 8003480:	4313      	orrs	r3, r2
 8003482:	ee07 3a90 	vmov	s15, r3
 8003486:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800348a:	4b50      	ldr	r3, [pc, #320]	; (80035cc <HAL_UARTEx_RxEventCallback+0x42c>)
 800348c:	edc3 7a00 	vstr	s15, [r3]
					pyaw = Old_Rx_Buffer[7];
 8003490:	4b4b      	ldr	r3, [pc, #300]	; (80035c0 <HAL_UARTEx_RxEventCallback+0x420>)
 8003492:	79db      	ldrb	r3, [r3, #7]
 8003494:	ee07 3a90 	vmov	s15, r3
 8003498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349c:	4b4c      	ldr	r3, [pc, #304]	; (80035d0 <HAL_UARTEx_RxEventCallback+0x430>)
 800349e:	edc3 7a00 	vstr	s15, [r3]
			}
 80034a2:	e021      	b.n	80034e8 <HAL_UARTEx_RxEventCallback+0x348>
		} else {
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80034a4:	2200      	movs	r2, #0
 80034a6:	2102      	movs	r1, #2
 80034a8:	484a      	ldr	r0, [pc, #296]	; (80035d4 <HAL_UARTEx_RxEventCallback+0x434>)
 80034aa:	f006 fe7b 	bl	800a1a4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80034ae:	2201      	movs	r2, #1
 80034b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034b4:	4848      	ldr	r0, [pc, #288]	; (80035d8 <HAL_UARTEx_RxEventCallback+0x438>)
 80034b6:	f006 fe75 	bl	800a1a4 <HAL_GPIO_WritePin>
			HAL_UART_Transmit_DMA(&huart3, (uint8_t*) "CRC16 error\n", 12);
 80034ba:	220c      	movs	r2, #12
 80034bc:	4947      	ldr	r1, [pc, #284]	; (80035dc <HAL_UARTEx_RxEventCallback+0x43c>)
 80034be:	4848      	ldr	r0, [pc, #288]	; (80035e0 <HAL_UARTEx_RxEventCallback+0x440>)
 80034c0:	f00a fffa 	bl	800e4b8 <HAL_UART_Transmit_DMA>
 80034c4:	e011      	b.n	80034ea <HAL_UARTEx_RxEventCallback+0x34a>
		}
	} else {
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80034c6:	2200      	movs	r2, #0
 80034c8:	2102      	movs	r1, #2
 80034ca:	4842      	ldr	r0, [pc, #264]	; (80035d4 <HAL_UARTEx_RxEventCallback+0x434>)
 80034cc:	f006 fe6a 	bl	800a1a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80034d0:	2201      	movs	r2, #1
 80034d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034d6:	4840      	ldr	r0, [pc, #256]	; (80035d8 <HAL_UARTEx_RxEventCallback+0x438>)
 80034d8:	f006 fe64 	bl	800a1a4 <HAL_GPIO_WritePin>
		HAL_UART_Transmit_DMA(&huart3, (uint8_t*) "Protocol match error\n", 21);
 80034dc:	2215      	movs	r2, #21
 80034de:	4941      	ldr	r1, [pc, #260]	; (80035e4 <HAL_UARTEx_RxEventCallback+0x444>)
 80034e0:	483f      	ldr	r0, [pc, #252]	; (80035e0 <HAL_UARTEx_RxEventCallback+0x440>)
 80034e2:	f00a ffe9 	bl	800e4b8 <HAL_UART_Transmit_DMA>
 80034e6:	e000      	b.n	80034ea <HAL_UARTEx_RxEventCallback+0x34a>
			}
 80034e8:	bf00      	nop
	}
	/* start the DMA again */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t*) New_Rx_Buffer,
 80034ea:	2214      	movs	r2, #20
 80034ec:	493e      	ldr	r1, [pc, #248]	; (80035e8 <HAL_UARTEx_RxEventCallback+0x448>)
 80034ee:	483c      	ldr	r0, [pc, #240]	; (80035e0 <HAL_UARTEx_RxEventCallback+0x440>)
 80034f0:	f00c ff47 	bl	8010382 <HAL_UARTEx_ReceiveToIdle_DMA>
			Rx_BUFFER_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80034f4:	4b3d      	ldr	r3, [pc, #244]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a3d      	ldr	r2, [pc, #244]	; (80035f0 <HAL_UARTEx_RxEventCallback+0x450>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d04a      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 80034fe:	4b3b      	ldr	r3, [pc, #236]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a3c      	ldr	r2, [pc, #240]	; (80035f4 <HAL_UARTEx_RxEventCallback+0x454>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d045      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 8003508:	4b38      	ldr	r3, [pc, #224]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a3a      	ldr	r2, [pc, #232]	; (80035f8 <HAL_UARTEx_RxEventCallback+0x458>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d040      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 8003512:	4b36      	ldr	r3, [pc, #216]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a39      	ldr	r2, [pc, #228]	; (80035fc <HAL_UARTEx_RxEventCallback+0x45c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d03b      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 800351c:	4b33      	ldr	r3, [pc, #204]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a37      	ldr	r2, [pc, #220]	; (8003600 <HAL_UARTEx_RxEventCallback+0x460>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d036      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 8003526:	4b31      	ldr	r3, [pc, #196]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a36      	ldr	r2, [pc, #216]	; (8003604 <HAL_UARTEx_RxEventCallback+0x464>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d031      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 8003530:	4b2e      	ldr	r3, [pc, #184]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a34      	ldr	r2, [pc, #208]	; (8003608 <HAL_UARTEx_RxEventCallback+0x468>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d02c      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 800353a:	4b2c      	ldr	r3, [pc, #176]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a33      	ldr	r2, [pc, #204]	; (800360c <HAL_UARTEx_RxEventCallback+0x46c>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d027      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 8003544:	4b29      	ldr	r3, [pc, #164]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a31      	ldr	r2, [pc, #196]	; (8003610 <HAL_UARTEx_RxEventCallback+0x470>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d022      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 800354e:	4b27      	ldr	r3, [pc, #156]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a30      	ldr	r2, [pc, #192]	; (8003614 <HAL_UARTEx_RxEventCallback+0x474>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d01d      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 8003558:	4b24      	ldr	r3, [pc, #144]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a2e      	ldr	r2, [pc, #184]	; (8003618 <HAL_UARTEx_RxEventCallback+0x478>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d018      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 8003562:	4b22      	ldr	r3, [pc, #136]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a2d      	ldr	r2, [pc, #180]	; (800361c <HAL_UARTEx_RxEventCallback+0x47c>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d013      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 800356c:	4b1f      	ldr	r3, [pc, #124]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a2b      	ldr	r2, [pc, #172]	; (8003620 <HAL_UARTEx_RxEventCallback+0x480>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00e      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 8003576:	4b1d      	ldr	r3, [pc, #116]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a2a      	ldr	r2, [pc, #168]	; (8003624 <HAL_UARTEx_RxEventCallback+0x484>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d009      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 8003580:	4b1a      	ldr	r3, [pc, #104]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a28      	ldr	r2, [pc, #160]	; (8003628 <HAL_UARTEx_RxEventCallback+0x488>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d004      	beq.n	8003594 <HAL_UARTEx_RxEventCallback+0x3f4>
 800358a:	4b18      	ldr	r3, [pc, #96]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a27      	ldr	r2, [pc, #156]	; (800362c <HAL_UARTEx_RxEventCallback+0x48c>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d108      	bne.n	80035a6 <HAL_UARTEx_RxEventCallback+0x406>
 8003594:	4b15      	ldr	r3, [pc, #84]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	4b14      	ldr	r3, [pc, #80]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f022 0208 	bic.w	r2, r2, #8
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	e008      	b.n	80035b8 <HAL_UARTEx_RxEventCallback+0x418>
 80035a6:	4b11      	ldr	r3, [pc, #68]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	4b0f      	ldr	r3, [pc, #60]	; (80035ec <HAL_UARTEx_RxEventCallback+0x44c>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0204 	bic.w	r2, r2, #4
 80035b4:	601a      	str	r2, [r3, #0]
}
 80035b6:	bf00      	nop
 80035b8:	bf00      	nop
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bdb0      	pop	{r4, r5, r7, pc}
 80035c0:	24000b00 	.word	0x24000b00
 80035c4:	24000ae8 	.word	0x24000ae8
 80035c8:	24000aec 	.word	0x24000aec
 80035cc:	24000af0 	.word	0x24000af0
 80035d0:	24000af4 	.word	0x24000af4
 80035d4:	58021000 	.word	0x58021000
 80035d8:	58020400 	.word	0x58020400
 80035dc:	080144fc 	.word	0x080144fc
 80035e0:	24001220 	.word	0x24001220
 80035e4:	0801450c 	.word	0x0801450c
 80035e8:	24000b14 	.word	0x24000b14
 80035ec:	24001508 	.word	0x24001508
 80035f0:	40020010 	.word	0x40020010
 80035f4:	40020028 	.word	0x40020028
 80035f8:	40020040 	.word	0x40020040
 80035fc:	40020058 	.word	0x40020058
 8003600:	40020070 	.word	0x40020070
 8003604:	40020088 	.word	0x40020088
 8003608:	400200a0 	.word	0x400200a0
 800360c:	400200b8 	.word	0x400200b8
 8003610:	40020410 	.word	0x40020410
 8003614:	40020428 	.word	0x40020428
 8003618:	40020440 	.word	0x40020440
 800361c:	40020458 	.word	0x40020458
 8003620:	40020470 	.word	0x40020470
 8003624:	40020488 	.word	0x40020488
 8003628:	400204a0 	.word	0x400204a0
 800362c:	400204b8 	.word	0x400204b8

08003630 <HAL_TIM_PeriodElapsedCallback>:





void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003630:	b580      	push	{r7, lr}
 8003632:	b08a      	sub	sp, #40	; 0x28
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]

	if (htim == &htim7) {	//

	}

	if (htim == &htim5) {	//
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	4ac5      	ldr	r2, [pc, #788]	; (8003950 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800363c:	4293      	cmp	r3, r2
 800363e:	f040 80bc 	bne.w	80037ba <HAL_TIM_PeriodElapsedCallback+0x18a>
		encoderJ1.AMT21_Read();
 8003642:	48c4      	ldr	r0, [pc, #784]	; (8003954 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8003644:	f7fd f845 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ1OK = encoderJ1.AMT21_Check_Value();
 8003648:	48c2      	ldr	r0, [pc, #776]	; (8003954 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800364a:	f7fd f871 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 800364e:	4603      	mov	r3, r0
 8003650:	461a      	mov	r2, r3
 8003652:	4bc1      	ldr	r3, [pc, #772]	; (8003958 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8003654:	701a      	strb	r2, [r3, #0]
		if (HALENCJ1OK == HAL_OK) {
 8003656:	4bc0      	ldr	r3, [pc, #768]	; (8003958 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d110      	bne.n	8003680 <HAL_TIM_PeriodElapsedCallback+0x50>
			fcb_joint1.Encoder = encoderJ1.getAngPos180() / 2.609 ;
 800365e:	48bd      	ldr	r0, [pc, #756]	; (8003954 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8003660:	f7fd f8cc 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 8003664:	4603      	mov	r3, r0
 8003666:	ee07 3a90 	vmov	s15, r3
 800366a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800366e:	ed9f 5bb6 	vldr	d5, [pc, #728]	; 8003948 <HAL_TIM_PeriodElapsedCallback+0x318>
 8003672:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003676:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800367a:	4bb8      	ldr	r3, [pc, #736]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800367c:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		encoderJ2.AMT21_Read();
 8003680:	48b7      	ldr	r0, [pc, #732]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003682:	f7fd f826 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ2OK = encoderJ2.AMT21_Check_Value();
 8003686:	48b6      	ldr	r0, [pc, #728]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003688:	f7fd f852 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 800368c:	4603      	mov	r3, r0
 800368e:	461a      	mov	r2, r3
 8003690:	4bb4      	ldr	r3, [pc, #720]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003692:	701a      	strb	r2, [r3, #0]
		if(HALENCJ2OK == HAL_OK){
 8003694:	4bb3      	ldr	r3, [pc, #716]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d112      	bne.n	80036c2 <HAL_TIM_PeriodElapsedCallback+0x92>
			encoderJ2.unwarp();
 800369c:	48b0      	ldr	r0, [pc, #704]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800369e:	f7fd f8cf 	bl	8000840 <_ZN5AMT216unwarpEv>
			fcb_joint2.Encoder = encoderJ2.getUnwarpValue() / 2.609 ;
 80036a2:	48af      	ldr	r0, [pc, #700]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80036a4:	f7fd f92b 	bl	80008fe <_ZN5AMT2114getUnwarpValueEv>
 80036a8:	ee07 0a90 	vmov	s15, r0
 80036ac:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80036b0:	ed9f 5ba5 	vldr	d5, [pc, #660]	; 8003948 <HAL_TIM_PeriodElapsedCallback+0x318>
 80036b4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80036b8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80036bc:	4baa      	ldr	r3, [pc, #680]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80036be:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}


		encoderJ3.AMT21_Read();
 80036c2:	48aa      	ldr	r0, [pc, #680]	; (800396c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80036c4:	f7fd f805 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ3OK = encoderJ3.AMT21_Check_Value();
 80036c8:	48a8      	ldr	r0, [pc, #672]	; (800396c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80036ca:	f7fd f831 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 80036ce:	4603      	mov	r3, r0
 80036d0:	461a      	mov	r2, r3
 80036d2:	4ba7      	ldr	r3, [pc, #668]	; (8003970 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80036d4:	701a      	strb	r2, [r3, #0]
		if (HALENCJ3OK == HAL_OK) {
 80036d6:	4ba6      	ldr	r3, [pc, #664]	; (8003970 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d110      	bne.n	8003700 <HAL_TIM_PeriodElapsedCallback+0xd0>
			fcb_joint3.Encoder = encoderJ3.getAngPos180() / 2.609 ;
 80036de:	48a3      	ldr	r0, [pc, #652]	; (800396c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80036e0:	f7fd f88c 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 80036e4:	4603      	mov	r3, r0
 80036e6:	ee07 3a90 	vmov	s15, r3
 80036ea:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80036ee:	ed9f 5b96 	vldr	d5, [pc, #600]	; 8003948 <HAL_TIM_PeriodElapsedCallback+0x318>
 80036f2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80036f6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80036fa:	4b9e      	ldr	r3, [pc, #632]	; (8003974 <HAL_TIM_PeriodElapsedCallback+0x344>)
 80036fc:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		encoderJ4.AMT21_Read();
 8003700:	489d      	ldr	r0, [pc, #628]	; (8003978 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8003702:	f7fc ffe6 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ4OK = encoderJ4.AMT21_Check_Value();
 8003706:	489c      	ldr	r0, [pc, #624]	; (8003978 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8003708:	f7fd f812 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 800370c:	4603      	mov	r3, r0
 800370e:	461a      	mov	r2, r3
 8003710:	4b9a      	ldr	r3, [pc, #616]	; (800397c <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8003712:	701a      	strb	r2, [r3, #0]
		if (HALENCJ4OK == HAL_OK) {
 8003714:	4b99      	ldr	r3, [pc, #612]	; (800397c <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d110      	bne.n	800373e <HAL_TIM_PeriodElapsedCallback+0x10e>
			fcb_joint4.Encoder = encoderJ4.getAngPos180() / 2.609 ;
 800371c:	4896      	ldr	r0, [pc, #600]	; (8003978 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800371e:	f7fd f86d 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 8003722:	4603      	mov	r3, r0
 8003724:	ee07 3a90 	vmov	s15, r3
 8003728:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800372c:	ed9f 5b86 	vldr	d5, [pc, #536]	; 8003948 <HAL_TIM_PeriodElapsedCallback+0x318>
 8003730:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003734:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003738:	4b91      	ldr	r3, [pc, #580]	; (8003980 <HAL_TIM_PeriodElapsedCallback+0x350>)
 800373a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
//			stepperJ2.StepperSetFrequency(dq2*10.0);
//			stepperJ3.StepperSetFrequency(dq3);
//			stepperJ4.StepperSetFrequency(dq4);


			fcb_X.UpdateIVK(fcb_joint1.Encoder , 0.0,fcb_joint3.Encoder, 0.0, dx, dy, dz, 0.0);
 800373e:	4b87      	ldr	r3, [pc, #540]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8003740:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003744:	4b8b      	ldr	r3, [pc, #556]	; (8003974 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8003746:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800374a:	4b8e      	ldr	r3, [pc, #568]	; (8003984 <HAL_TIM_PeriodElapsedCallback+0x354>)
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	b25b      	sxtb	r3, r3
 8003750:	ee06 3a90 	vmov	s13, r3
 8003754:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003758:	4b8b      	ldr	r3, [pc, #556]	; (8003988 <HAL_TIM_PeriodElapsedCallback+0x358>)
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	b25b      	sxtb	r3, r3
 800375e:	ee06 3a10 	vmov	s12, r3
 8003762:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8003766:	4b89      	ldr	r3, [pc, #548]	; (800398c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	b25b      	sxtb	r3, r3
 800376c:	ee05 3a90 	vmov	s11, r3
 8003770:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8003774:	eddf 3a86 	vldr	s7, [pc, #536]	; 8003990 <HAL_TIM_PeriodElapsedCallback+0x360>
 8003778:	eeb0 3a65 	vmov.f32	s6, s11
 800377c:	eef0 2a46 	vmov.f32	s5, s12
 8003780:	eeb0 2a66 	vmov.f32	s4, s13
 8003784:	eddf 1a82 	vldr	s3, [pc, #520]	; 8003990 <HAL_TIM_PeriodElapsedCallback+0x360>
 8003788:	eeb0 1a47 	vmov.f32	s2, s14
 800378c:	eddf 0a80 	vldr	s1, [pc, #512]	; 8003990 <HAL_TIM_PeriodElapsedCallback+0x360>
 8003790:	eeb0 0a67 	vmov.f32	s0, s15
 8003794:	487f      	ldr	r0, [pc, #508]	; (8003994 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003796:	f7fd f95f 	bl	8000a58 <_ZN10RobotJoint9UpdateIVKEffffffff>

			stepperJ1.StepperOpenLoopSpeedM(fcb_X.w_q1);
 800379a:	4b7e      	ldr	r3, [pc, #504]	; (8003994 <HAL_TIM_PeriodElapsedCallback+0x364>)
 800379c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80037a0:	eeb0 0a67 	vmov.f32	s0, s15
 80037a4:	487c      	ldr	r0, [pc, #496]	; (8003998 <HAL_TIM_PeriodElapsedCallback+0x368>)
 80037a6:	f7fe fd8f 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
//			stepperJ2.StepperOpenLoopSpeedM(fcb_joint2.Goal_Velocity);
			stepperJ3.StepperOpenLoopSpeedM(fcb_X.w_q3);
 80037aa:	4b7a      	ldr	r3, [pc, #488]	; (8003994 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80037ac:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80037b0:	eeb0 0a67 	vmov.f32	s0, s15
 80037b4:	4879      	ldr	r0, [pc, #484]	; (800399c <HAL_TIM_PeriodElapsedCallback+0x36c>)
 80037b6:	f7fe fd87 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
//					stepperJ3.StepperOpenLoopSpeed(u_q3/num);
//					stepperJ4.StepperOpenLoopSpeed(u_q4/num);

	}

	if (htim == &htim16)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a78      	ldr	r2, [pc, #480]	; (80039a0 <HAL_TIM_PeriodElapsedCallback+0x370>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	f040 80fe 	bne.w	80039c0 <HAL_TIM_PeriodElapsedCallback+0x390>
	{
		encoderJ1.AMT21_Read();
 80037c4:	4863      	ldr	r0, [pc, #396]	; (8003954 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80037c6:	f7fc ff84 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ1OK = encoderJ1.AMT21_Check_Value();
 80037ca:	4862      	ldr	r0, [pc, #392]	; (8003954 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80037cc:	f7fc ffb0 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 80037d0:	4603      	mov	r3, r0
 80037d2:	461a      	mov	r2, r3
 80037d4:	4b60      	ldr	r3, [pc, #384]	; (8003958 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80037d6:	701a      	strb	r2, [r3, #0]
		if (HALENCJ1OK == HAL_OK) {
 80037d8:	4b5f      	ldr	r3, [pc, #380]	; (8003958 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d110      	bne.n	8003802 <HAL_TIM_PeriodElapsedCallback+0x1d2>
			fcb_joint1.Encoder = encoderJ1.getAngPos180() / 2.609 ;
 80037e0:	485c      	ldr	r0, [pc, #368]	; (8003954 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80037e2:	f7fd f80b 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 80037e6:	4603      	mov	r3, r0
 80037e8:	ee07 3a90 	vmov	s15, r3
 80037ec:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80037f0:	ed9f 5b55 	vldr	d5, [pc, #340]	; 8003948 <HAL_TIM_PeriodElapsedCallback+0x318>
 80037f4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80037f8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80037fc:	4b57      	ldr	r3, [pc, #348]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80037fe:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		encoderJ2.AMT21_Read();
 8003802:	4857      	ldr	r0, [pc, #348]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003804:	f7fc ff65 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ2OK = encoderJ2.AMT21_Check_Value();
 8003808:	4855      	ldr	r0, [pc, #340]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800380a:	f7fc ff91 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 800380e:	4603      	mov	r3, r0
 8003810:	461a      	mov	r2, r3
 8003812:	4b54      	ldr	r3, [pc, #336]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003814:	701a      	strb	r2, [r3, #0]
		if(HALENCJ2OK == HAL_OK){
 8003816:	4b53      	ldr	r3, [pc, #332]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d112      	bne.n	8003844 <HAL_TIM_PeriodElapsedCallback+0x214>
			encoderJ2.unwarp();
 800381e:	4850      	ldr	r0, [pc, #320]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003820:	f7fd f80e 	bl	8000840 <_ZN5AMT216unwarpEv>
			fcb_joint2.Encoder = encoderJ2.getUnwarpValue() / 2.609 ;
 8003824:	484e      	ldr	r0, [pc, #312]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003826:	f7fd f86a 	bl	80008fe <_ZN5AMT2114getUnwarpValueEv>
 800382a:	ee07 0a90 	vmov	s15, r0
 800382e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003832:	ed9f 5b45 	vldr	d5, [pc, #276]	; 8003948 <HAL_TIM_PeriodElapsedCallback+0x318>
 8003836:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800383a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800383e:	4b4a      	ldr	r3, [pc, #296]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8003840:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}


		encoderJ3.AMT21_Read();
 8003844:	4849      	ldr	r0, [pc, #292]	; (800396c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003846:	f7fc ff44 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ3OK = encoderJ3.AMT21_Check_Value();
 800384a:	4848      	ldr	r0, [pc, #288]	; (800396c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800384c:	f7fc ff70 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 8003850:	4603      	mov	r3, r0
 8003852:	461a      	mov	r2, r3
 8003854:	4b46      	ldr	r3, [pc, #280]	; (8003970 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8003856:	701a      	strb	r2, [r3, #0]
		if (HALENCJ3OK == HAL_OK) {
 8003858:	4b45      	ldr	r3, [pc, #276]	; (8003970 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d110      	bne.n	8003882 <HAL_TIM_PeriodElapsedCallback+0x252>
			fcb_joint3.Encoder = encoderJ3.getAngPos180() / 2.609 ;
 8003860:	4842      	ldr	r0, [pc, #264]	; (800396c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003862:	f7fc ffcb 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 8003866:	4603      	mov	r3, r0
 8003868:	ee07 3a90 	vmov	s15, r3
 800386c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003870:	ed9f 5b35 	vldr	d5, [pc, #212]	; 8003948 <HAL_TIM_PeriodElapsedCallback+0x318>
 8003874:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003878:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800387c:	4b3d      	ldr	r3, [pc, #244]	; (8003974 <HAL_TIM_PeriodElapsedCallback+0x344>)
 800387e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		encoderJ4.AMT21_Read();
 8003882:	483d      	ldr	r0, [pc, #244]	; (8003978 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8003884:	f7fc ff25 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
		HALENCJ4OK = encoderJ4.AMT21_Check_Value();
 8003888:	483b      	ldr	r0, [pc, #236]	; (8003978 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800388a:	f7fc ff51 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 800388e:	4603      	mov	r3, r0
 8003890:	461a      	mov	r2, r3
 8003892:	4b3a      	ldr	r3, [pc, #232]	; (800397c <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8003894:	701a      	strb	r2, [r3, #0]
		if (HALENCJ4OK == HAL_OK) {
 8003896:	4b39      	ldr	r3, [pc, #228]	; (800397c <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d110      	bne.n	80038c0 <HAL_TIM_PeriodElapsedCallback+0x290>
			fcb_joint4.Encoder = encoderJ4.getAngPos180() / 2.609 ;
 800389e:	4836      	ldr	r0, [pc, #216]	; (8003978 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80038a0:	f7fc ffac 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 80038a4:	4603      	mov	r3, r0
 80038a6:	ee07 3a90 	vmov	s15, r3
 80038aa:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80038ae:	ed9f 5b26 	vldr	d5, [pc, #152]	; 8003948 <HAL_TIM_PeriodElapsedCallback+0x318>
 80038b2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80038b6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80038ba:	4b31      	ldr	r3, [pc, #196]	; (8003980 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80038bc:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		}

		fcb_joint1.KalmanFillter(fcb_joint1.Encoder);
 80038c0:	4b26      	ldr	r3, [pc, #152]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80038c2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80038c6:	eeb0 0a67 	vmov.f32	s0, s15
 80038ca:	4824      	ldr	r0, [pc, #144]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80038cc:	f7fd fb12 	bl	8000ef4 <_ZN10RobotJoint13KalmanFillterEf>
		fcb_joint1.kalman_pos = fcb_joint1.X11;
 80038d0:	4b22      	ldr	r3, [pc, #136]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80038d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80038d6:	4a21      	ldr	r2, [pc, #132]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80038d8:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
		fcb_joint1.kalman_velo = fcb_joint1.X21;
 80038dc:	4b1f      	ldr	r3, [pc, #124]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80038de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80038e2:	4a1e      	ldr	r2, [pc, #120]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80038e4:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

		fcb_joint2.KalmanFillter(fcb_joint2.Encoder);
 80038e8:	4b1f      	ldr	r3, [pc, #124]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80038ea:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80038ee:	eeb0 0a67 	vmov.f32	s0, s15
 80038f2:	481d      	ldr	r0, [pc, #116]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80038f4:	f7fd fafe 	bl	8000ef4 <_ZN10RobotJoint13KalmanFillterEf>
		fcb_joint2.kalman_pos = fcb_joint2.X11;
 80038f8:	4b1b      	ldr	r3, [pc, #108]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80038fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80038fe:	4a1a      	ldr	r2, [pc, #104]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8003900:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
		fcb_joint2.kalman_velo = fcb_joint2.X21;
 8003904:	4b18      	ldr	r3, [pc, #96]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8003906:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800390a:	4a17      	ldr	r2, [pc, #92]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800390c:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

		fcb_joint3.KalmanFillter(fcb_joint3.Encoder);
 8003910:	4b18      	ldr	r3, [pc, #96]	; (8003974 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8003912:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003916:	eeb0 0a67 	vmov.f32	s0, s15
 800391a:	4816      	ldr	r0, [pc, #88]	; (8003974 <HAL_TIM_PeriodElapsedCallback+0x344>)
 800391c:	f7fd faea 	bl	8000ef4 <_ZN10RobotJoint13KalmanFillterEf>
		fcb_joint3.kalman_pos = fcb_joint3.X11;
 8003920:	4b14      	ldr	r3, [pc, #80]	; (8003974 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8003922:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003926:	4a13      	ldr	r2, [pc, #76]	; (8003974 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8003928:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
		fcb_joint3.kalman_velo = fcb_joint3.X21;
 800392c:	4b11      	ldr	r3, [pc, #68]	; (8003974 <HAL_TIM_PeriodElapsedCallback+0x344>)
 800392e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003932:	4a10      	ldr	r2, [pc, #64]	; (8003974 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8003934:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

		if (State_FIN)
 8003938:	4b1a      	ldr	r3, [pc, #104]	; (80039a4 <HAL_TIM_PeriodElapsedCallback+0x374>)
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d03e      	beq.n	80039c0 <HAL_TIM_PeriodElapsedCallback+0x390>
 8003942:	e031      	b.n	80039a8 <HAL_TIM_PeriodElapsedCallback+0x378>
 8003944:	f3af 8000 	nop.w
 8003948:	645a1cac 	.word	0x645a1cac
 800394c:	4004df3b 	.word	0x4004df3b
 8003950:	24000dc4 	.word	0x24000dc4
 8003954:	24000450 	.word	0x24000450
 8003958:	24000ad4 	.word	0x24000ad4
 800395c:	24000560 	.word	0x24000560
 8003960:	2400046c 	.word	0x2400046c
 8003964:	24000ad5 	.word	0x24000ad5
 8003968:	24000644 	.word	0x24000644
 800396c:	24000488 	.word	0x24000488
 8003970:	24000ad6 	.word	0x24000ad6
 8003974:	24000728 	.word	0x24000728
 8003978:	240004a4 	.word	0x240004a4
 800397c:	24000ad7 	.word	0x24000ad7
 8003980:	2400080c 	.word	0x2400080c
 8003984:	24000ae4 	.word	0x24000ae4
 8003988:	24000ae5 	.word	0x24000ae5
 800398c:	24000ae6 	.word	0x24000ae6
 8003990:	00000000 	.word	0x00000000
 8003994:	240009d4 	.word	0x240009d4
 8003998:	240004c0 	.word	0x240004c0
 800399c:	24000510 	.word	0x24000510
 80039a0:	24000fd8 	.word	0x24000fd8
 80039a4:	24000ad8 	.word	0x24000ad8
		 {
			Balloon++;
 80039a8:	4bdd      	ldr	r3, [pc, #884]	; (8003d20 <HAL_TIM_PeriodElapsedCallback+0x6f0>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	3301      	adds	r3, #1
 80039ae:	4adc      	ldr	r2, [pc, #880]	; (8003d20 <HAL_TIM_PeriodElapsedCallback+0x6f0>)
 80039b0:	6013      	str	r3, [r2, #0]
			Update_State_Machine();
 80039b2:	f7ff f831 	bl	8002a18 <_Z20Update_State_Machinev>
			Update_State_Machine();
 80039b6:	f7ff f82f 	bl	8002a18 <_Z20Update_State_Machinev>
			State_FIN = false;
 80039ba:	4bda      	ldr	r3, [pc, #872]	; (8003d24 <HAL_TIM_PeriodElapsedCallback+0x6f4>)
 80039bc:	2200      	movs	r2, #0
 80039be:	701a      	strb	r2, [r3, #0]
		 }

	}

	if (htim == &htim14) {
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4ad9      	ldr	r2, [pc, #868]	; (8003d28 <HAL_TIM_PeriodElapsedCallback+0x6f8>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	f040 8515 	bne.w	80043f4 <HAL_TIM_PeriodElapsedCallback+0xdc4>
//			fcb_joint4.Encoder = encoderJ4.getAngPos180() / 2.609 ;
//		}
		// #############################################################################

		// ######################## Setpoint ##########################################
		float t2 = t * t;
 80039ca:	4bd8      	ldr	r3, [pc, #864]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 80039cc:	ed93 7a00 	vldr	s14, [r3]
 80039d0:	4bd6      	ldr	r3, [pc, #856]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 80039d2:	edd3 7a00 	vldr	s15, [r3]
 80039d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039da:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		float t3 = t * t * t;
 80039de:	4bd3      	ldr	r3, [pc, #844]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 80039e0:	ed93 7a00 	vldr	s14, [r3]
 80039e4:	4bd1      	ldr	r3, [pc, #836]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 80039e6:	edd3 7a00 	vldr	s15, [r3]
 80039ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80039ee:	4bcf      	ldr	r3, [pc, #828]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 80039f0:	edd3 7a00 	vldr	s15, [r3]
 80039f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039f8:	edc7 7a08 	vstr	s15, [r7, #32]
		float t4 = t * t * t * t;
 80039fc:	4bcb      	ldr	r3, [pc, #812]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 80039fe:	ed93 7a00 	vldr	s14, [r3]
 8003a02:	4bca      	ldr	r3, [pc, #808]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003a04:	edd3 7a00 	vldr	s15, [r3]
 8003a08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a0c:	4bc7      	ldr	r3, [pc, #796]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003a0e:	edd3 7a00 	vldr	s15, [r3]
 8003a12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a16:	4bc5      	ldr	r3, [pc, #788]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003a18:	edd3 7a00 	vldr	s15, [r3]
 8003a1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a20:	edc7 7a07 	vstr	s15, [r7, #28]
		float t5 = t * t * t * t * t;
 8003a24:	4bc1      	ldr	r3, [pc, #772]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003a26:	ed93 7a00 	vldr	s14, [r3]
 8003a2a:	4bc0      	ldr	r3, [pc, #768]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003a2c:	edd3 7a00 	vldr	s15, [r3]
 8003a30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a34:	4bbd      	ldr	r3, [pc, #756]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003a36:	edd3 7a00 	vldr	s15, [r3]
 8003a3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a3e:	4bbb      	ldr	r3, [pc, #748]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003a40:	edd3 7a00 	vldr	s15, [r3]
 8003a44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a48:	4bb8      	ldr	r3, [pc, #736]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003a4a:	edd3 7a00 	vldr	s15, [r3]
 8003a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a52:	edc7 7a06 	vstr	s15, [r7, #24]
//		fcb_joint3.Goal_Velocity = fcb_X.w_q3;
//		fcb_joint4.Goal_Velocity = fcb_X.w_q4;
////	fcb_joint3.Goal_Position = fcb_X.q3;


		fcb_joint1.Goal_Velocity = fcb_joint1.C1 + (2.0*fcb_joint1.C2*t) + (3.0*fcb_joint1.C3*t2) + (4.0*fcb_joint1.C4*t3) + (5.0*fcb_joint1.C5*t4);
 8003a56:	4bb6      	ldr	r3, [pc, #728]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003a58:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003a5c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003a60:	4bb3      	ldr	r3, [pc, #716]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003a62:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8003a66:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003a6a:	ee37 5b07 	vadd.f64	d5, d7, d7
 8003a6e:	4baf      	ldr	r3, [pc, #700]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003a70:	edd3 7a00 	vldr	s15, [r3]
 8003a74:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003a78:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003a7c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003a80:	4bab      	ldr	r3, [pc, #684]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003a82:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003a86:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003a8a:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8003a8e:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003a92:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a96:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003a9a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003a9e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003aa2:	4ba3      	ldr	r3, [pc, #652]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003aa4:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003aa8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003aac:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8003ab0:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003ab4:	edd7 7a08 	vldr	s15, [r7, #32]
 8003ab8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003abc:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003ac0:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003ac4:	4b9a      	ldr	r3, [pc, #616]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003ac6:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003aca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ace:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003ad2:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003ad6:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ada:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ade:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003ae2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003ae6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003aea:	4b91      	ldr	r3, [pc, #580]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003aec:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		fcb_joint1.Goal_Position = (fcb_joint1.C0 + (fcb_joint1.C1*t) + (fcb_joint1.C2*t2) + (fcb_joint1.C3*t3) + (fcb_joint1.C4*t4) + (fcb_joint1.C5*t5));
 8003af0:	4b8f      	ldr	r3, [pc, #572]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003af2:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
 8003af6:	4b8e      	ldr	r3, [pc, #568]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003af8:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003afc:	4b8b      	ldr	r3, [pc, #556]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003afe:	edd3 7a00 	vldr	s15, [r3]
 8003b02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b0a:	4b89      	ldr	r3, [pc, #548]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003b0c:	edd3 6a34 	vldr	s13, [r3, #208]	; 0xd0
 8003b10:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003b14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b1c:	4b84      	ldr	r3, [pc, #528]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003b1e:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003b22:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b2e:	4b80      	ldr	r3, [pc, #512]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003b30:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003b34:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b40:	4b7b      	ldr	r3, [pc, #492]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003b42:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003b46:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b52:	4b77      	ldr	r3, [pc, #476]	; (8003d30 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8003b54:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

		fcb_joint2.Goal_Velocity = fcb_joint2.C1 + (2.0*fcb_joint2.C2*t) + (3.0*fcb_joint2.C3*t2) + (4.0*fcb_joint2.C4*t3) + (5.0*fcb_joint2.C5*t4);
 8003b58:	4b76      	ldr	r3, [pc, #472]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003b5a:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003b5e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003b62:	4b74      	ldr	r3, [pc, #464]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003b64:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8003b68:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b6c:	ee37 5b07 	vadd.f64	d5, d7, d7
 8003b70:	4b6e      	ldr	r3, [pc, #440]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003b72:	edd3 7a00 	vldr	s15, [r3]
 8003b76:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b7a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003b7e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003b82:	4b6c      	ldr	r3, [pc, #432]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003b84:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003b88:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b8c:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8003b90:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003b94:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003b98:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003b9c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003ba0:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003ba4:	4b63      	ldr	r3, [pc, #396]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003ba6:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003baa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bae:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8003bb2:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003bb6:	edd7 7a08 	vldr	s15, [r7, #32]
 8003bba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bbe:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003bc2:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003bc6:	4b5b      	ldr	r3, [pc, #364]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003bc8:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003bcc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003bd0:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003bd4:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003bd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8003bdc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003be0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003be4:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003be8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003bec:	4b51      	ldr	r3, [pc, #324]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003bee:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		fcb_joint2.Goal_Position = (fcb_joint2.C0 + (fcb_joint2.C1*t) + (fcb_joint2.C2*t2) + (fcb_joint2.C3*t3) + (fcb_joint2.C4*t4) + (fcb_joint2.C5*t5));
 8003bf2:	4b50      	ldr	r3, [pc, #320]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003bf4:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
 8003bf8:	4b4e      	ldr	r3, [pc, #312]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003bfa:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003bfe:	4b4b      	ldr	r3, [pc, #300]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003c00:	edd3 7a00 	vldr	s15, [r3]
 8003c04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c0c:	4b49      	ldr	r3, [pc, #292]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003c0e:	edd3 6a34 	vldr	s13, [r3, #208]	; 0xd0
 8003c12:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003c16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c1e:	4b45      	ldr	r3, [pc, #276]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003c20:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003c24:	edd7 7a08 	vldr	s15, [r7, #32]
 8003c28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c30:	4b40      	ldr	r3, [pc, #256]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003c32:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003c36:	edd7 7a07 	vldr	s15, [r7, #28]
 8003c3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c42:	4b3c      	ldr	r3, [pc, #240]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003c44:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003c48:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c54:	4b37      	ldr	r3, [pc, #220]	; (8003d34 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8003c56:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

		fcb_joint3.Goal_Velocity = fcb_joint3.C1 + (2.0*fcb_joint3.C2*t) + (3.0*fcb_joint3.C3*t2) + (4.0*fcb_joint3.C4*t3) + (5.0*fcb_joint3.C5*t4);
 8003c5a:	4b37      	ldr	r3, [pc, #220]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8003c5c:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003c60:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003c64:	4b34      	ldr	r3, [pc, #208]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8003c66:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8003c6a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c6e:	ee37 5b07 	vadd.f64	d5, d7, d7
 8003c72:	4b2e      	ldr	r3, [pc, #184]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003c74:	edd3 7a00 	vldr	s15, [r3]
 8003c78:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c7c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003c80:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003c84:	4b2c      	ldr	r3, [pc, #176]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8003c86:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003c8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c8e:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8003c92:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003c96:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003c9a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c9e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003ca2:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003ca6:	4b24      	ldr	r3, [pc, #144]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8003ca8:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003cac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003cb0:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8003cb4:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003cb8:	edd7 7a08 	vldr	s15, [r7, #32]
 8003cbc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003cc0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003cc4:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003cc8:	4b1b      	ldr	r3, [pc, #108]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8003cca:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003cce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003cd2:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003cd6:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003cda:	edd7 7a07 	vldr	s15, [r7, #28]
 8003cde:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ce2:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003ce6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003cea:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003cee:	4b12      	ldr	r3, [pc, #72]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8003cf0:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		fcb_joint3.Goal_Position = (fcb_joint3.C0 + (fcb_joint3.C1*t) + (fcb_joint3.C2*t2) + (fcb_joint3.C3*t3) + (fcb_joint3.C4*t4) + (fcb_joint3.C5*t5));
 8003cf4:	4b10      	ldr	r3, [pc, #64]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8003cf6:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
 8003cfa:	4b0f      	ldr	r3, [pc, #60]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8003cfc:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003d00:	4b0a      	ldr	r3, [pc, #40]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 8003d02:	edd3 7a00 	vldr	s15, [r3]
 8003d06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d0e:	4b0a      	ldr	r3, [pc, #40]	; (8003d38 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8003d10:	edd3 6a34 	vldr	s13, [r3, #208]	; 0xd0
 8003d14:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003d18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d1c:	e00e      	b.n	8003d3c <HAL_TIM_PeriodElapsedCallback+0x70c>
 8003d1e:	bf00      	nop
 8003d20:	24000bdc 	.word	0x24000bdc
 8003d24:	24000ad8 	.word	0x24000ad8
 8003d28:	24000f40 	.word	0x24000f40
 8003d2c:	24000be0 	.word	0x24000be0
 8003d30:	24000560 	.word	0x24000560
 8003d34:	24000644 	.word	0x24000644
 8003d38:	24000728 	.word	0x24000728
 8003d3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d40:	4bc8      	ldr	r3, [pc, #800]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003d42:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003d46:	edd7 7a08 	vldr	s15, [r7, #32]
 8003d4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d52:	4bc4      	ldr	r3, [pc, #784]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003d54:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003d58:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d64:	4bbf      	ldr	r3, [pc, #764]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003d66:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003d6a:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d76:	4bbb      	ldr	r3, [pc, #748]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003d78:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

		fcb_joint4.Goal_Velocity = fcb_joint4.C1 + (2.0*fcb_joint4.C2*t) + (3.0*fcb_joint4.C3*t2) + (4.0*fcb_joint4.C4*t3) + (5.0*fcb_joint4.C5*t4);
 8003d7c:	4bba      	ldr	r3, [pc, #744]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003d7e:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003d82:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8003d86:	4bb8      	ldr	r3, [pc, #736]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003d88:	edd3 7a34 	vldr	s15, [r3, #208]	; 0xd0
 8003d8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d90:	ee37 5b07 	vadd.f64	d5, d7, d7
 8003d94:	4bb5      	ldr	r3, [pc, #724]	; (800406c <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 8003d96:	edd3 7a00 	vldr	s15, [r3]
 8003d9a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d9e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003da2:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003da6:	4bb0      	ldr	r3, [pc, #704]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003da8:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003dac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003db0:	eeb0 5b08 	vmov.f64	d5, #8	; 0x40400000  3.0
 8003db4:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003db8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003dbc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003dc0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003dc4:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003dc8:	4ba7      	ldr	r3, [pc, #668]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003dca:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003dce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003dd2:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8003dd6:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003dda:	edd7 7a08 	vldr	s15, [r7, #32]
 8003dde:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003de2:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003de6:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003dea:	4b9f      	ldr	r3, [pc, #636]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003dec:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003df0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003df4:	eeb1 5b04 	vmov.f64	d5, #20	; 0x40a00000  5.0
 8003df8:	ee27 5b05 	vmul.f64	d5, d7, d5
 8003dfc:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003e04:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003e08:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003e0c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003e10:	4b95      	ldr	r3, [pc, #596]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003e12:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		fcb_joint4.Goal_Position = (fcb_joint4.C0 + (fcb_joint4.C1*t) + (fcb_joint4.C2*t2) + (fcb_joint4.C3*t3) + (fcb_joint4.C4*t4) + (fcb_joint4.C5*t5));
 8003e16:	4b94      	ldr	r3, [pc, #592]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003e18:	ed93 7a32 	vldr	s14, [r3, #200]	; 0xc8
 8003e1c:	4b92      	ldr	r3, [pc, #584]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003e1e:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 8003e22:	4b92      	ldr	r3, [pc, #584]	; (800406c <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 8003e24:	edd3 7a00 	vldr	s15, [r3]
 8003e28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e30:	4b8d      	ldr	r3, [pc, #564]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003e32:	edd3 6a34 	vldr	s13, [r3, #208]	; 0xd0
 8003e36:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003e3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e42:	4b89      	ldr	r3, [pc, #548]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003e44:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003e48:	edd7 7a08 	vldr	s15, [r7, #32]
 8003e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e54:	4b84      	ldr	r3, [pc, #528]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003e56:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 8003e5a:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e66:	4b80      	ldr	r3, [pc, #512]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003e68:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003e6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e78:	4b7b      	ldr	r3, [pc, #492]	; (8004068 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 8003e7a:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		//		fcb_joint3.Error_p = fcb_joint3.Goal_Position - fcb_joint3.Encoder;
		//		fcb_joint1.Sum_Error_p += fcb_joint1.Error_p;
		//		fcb_joint3.Sum_Error_p += fcb_joint3.Error_p;


		fcb_joint1.Kp_p = 0.4;
 8003e7e:	4b7c      	ldr	r3, [pc, #496]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003e80:	4a7c      	ldr	r2, [pc, #496]	; (8004074 <HAL_TIM_PeriodElapsedCallback+0xa44>)
 8003e82:	661a      	str	r2, [r3, #96]	; 0x60
		fcb_joint1.Ki_p = 0.0;
 8003e84:	4b7a      	ldr	r3, [pc, #488]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003e86:	f04f 0200 	mov.w	r2, #0
 8003e8a:	665a      	str	r2, [r3, #100]	; 0x64
		fcb_joint1.Kd_p = 0.0;
 8003e8c:	4b78      	ldr	r3, [pc, #480]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003e8e:	f04f 0200 	mov.w	r2, #0
 8003e92:	669a      	str	r2, [r3, #104]	; 0x68

		fcb_joint2.Kp_p = 0.03;
 8003e94:	4b78      	ldr	r3, [pc, #480]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003e96:	4a79      	ldr	r2, [pc, #484]	; (800407c <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 8003e98:	661a      	str	r2, [r3, #96]	; 0x60
		fcb_joint2.Ki_p = 0.0;
 8003e9a:	4b77      	ldr	r3, [pc, #476]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003e9c:	f04f 0200 	mov.w	r2, #0
 8003ea0:	665a      	str	r2, [r3, #100]	; 0x64
		fcb_joint2.Kd_p = 0.0;
 8003ea2:	4b75      	ldr	r3, [pc, #468]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003ea4:	f04f 0200 	mov.w	r2, #0
 8003ea8:	669a      	str	r2, [r3, #104]	; 0x68

		fcb_joint3.Kp_p = 0.15;
 8003eaa:	4b6e      	ldr	r3, [pc, #440]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003eac:	4a74      	ldr	r2, [pc, #464]	; (8004080 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8003eae:	661a      	str	r2, [r3, #96]	; 0x60
		fcb_joint3.Ki_p = 0.0;
 8003eb0:	4b6c      	ldr	r3, [pc, #432]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003eb2:	f04f 0200 	mov.w	r2, #0
 8003eb6:	665a      	str	r2, [r3, #100]	; 0x64
		fcb_joint3.Kd_p = 0.0;
 8003eb8:	4b6a      	ldr	r3, [pc, #424]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003eba:	f04f 0200 	mov.w	r2, #0
 8003ebe:	669a      	str	r2, [r3, #104]	; 0x68
//		fcb_joint1.Kd_p = 0.0;
//		fcb_joint3.Kp_p = 0.0;
//		fcb_joint3.Ki_p = 0.0;
//		fcb_joint3.Kd_p = 0.0;

		fcb_joint1.Kp_v = 0.0; // 3.2
 8003ec0:	4b6b      	ldr	r3, [pc, #428]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	66da      	str	r2, [r3, #108]	; 0x6c
		fcb_joint1.Ki_v = 0.0;
 8003ec8:	4b69      	ldr	r3, [pc, #420]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003eca:	f04f 0200 	mov.w	r2, #0
 8003ece:	671a      	str	r2, [r3, #112]	; 0x70
		fcb_joint1.Kd_v = 0.0;
 8003ed0:	4b67      	ldr	r3, [pc, #412]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003ed2:	f04f 0200 	mov.w	r2, #0
 8003ed6:	675a      	str	r2, [r3, #116]	; 0x74

		fcb_joint2.Kp_v = 0.0; // 3.2
 8003ed8:	4b67      	ldr	r3, [pc, #412]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003eda:	f04f 0200 	mov.w	r2, #0
 8003ede:	66da      	str	r2, [r3, #108]	; 0x6c
		fcb_joint2.Ki_v = 0.0;
 8003ee0:	4b65      	ldr	r3, [pc, #404]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003ee2:	f04f 0200 	mov.w	r2, #0
 8003ee6:	671a      	str	r2, [r3, #112]	; 0x70
		fcb_joint2.Kd_v = 0.0;
 8003ee8:	4b63      	ldr	r3, [pc, #396]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003eea:	f04f 0200 	mov.w	r2, #0
 8003eee:	675a      	str	r2, [r3, #116]	; 0x74

		fcb_joint3.Kp_v = 0.0; // 3.2
 8003ef0:	4b5c      	ldr	r3, [pc, #368]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003ef2:	f04f 0200 	mov.w	r2, #0
 8003ef6:	66da      	str	r2, [r3, #108]	; 0x6c
		fcb_joint3.Ki_v = 0.0;
 8003ef8:	4b5a      	ldr	r3, [pc, #360]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	671a      	str	r2, [r3, #112]	; 0x70
		fcb_joint3.Kd_v = 0.0;
 8003f00:	4b58      	ldr	r3, [pc, #352]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003f02:	f04f 0200 	mov.w	r2, #0
 8003f06:	675a      	str	r2, [r3, #116]	; 0x74

		fcb_joint1.Error_p = fcb_joint1.Goal_Position - fcb_joint1.kalman_pos;
 8003f08:	4b59      	ldr	r3, [pc, #356]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003f0a:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8003f0e:	4b58      	ldr	r3, [pc, #352]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003f10:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8003f14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f18:	4b55      	ldr	r3, [pc, #340]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003f1a:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		fcb_joint3.Error_p = fcb_joint3.Goal_Position - fcb_joint3.kalman_pos;
 8003f1e:	4b51      	ldr	r3, [pc, #324]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003f20:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8003f24:	4b4f      	ldr	r3, [pc, #316]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003f26:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8003f2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f2e:	4b4d      	ldr	r3, [pc, #308]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003f30:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		fcb_joint1.Error_v = fcb_joint1.Goal_Velocity - fcb_joint1.kalman_velo;
 8003f34:	4b4e      	ldr	r3, [pc, #312]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003f36:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8003f3a:	4b4d      	ldr	r3, [pc, #308]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003f3c:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 8003f40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f44:	4b4a      	ldr	r3, [pc, #296]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003f46:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
		fcb_joint3.Error_v = fcb_joint3.Goal_Velocity - fcb_joint3.kalman_velo;
 8003f4a:	4b46      	ldr	r3, [pc, #280]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003f4c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8003f50:	4b44      	ldr	r3, [pc, #272]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003f52:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 8003f56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f5a:	4b42      	ldr	r3, [pc, #264]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003f5c:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84

		fcb_joint2.Error_p = fcb_joint2.Goal_Position - fcb_joint2.kalman_pos;
 8003f60:	4b45      	ldr	r3, [pc, #276]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003f62:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8003f66:	4b44      	ldr	r3, [pc, #272]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003f68:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8003f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f70:	4b41      	ldr	r3, [pc, #260]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003f72:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		fcb_joint2.Error_v = fcb_joint2.Goal_Velocity - fcb_joint2.kalman_velo;
 8003f76:	4b40      	ldr	r3, [pc, #256]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003f78:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8003f7c:	4b3e      	ldr	r3, [pc, #248]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003f7e:	edd3 7a2f 	vldr	s15, [r3, #188]	; 0xbc
 8003f82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f86:	4b3c      	ldr	r3, [pc, #240]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003f88:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84


		fcb_joint1.Sum_Error_p += fcb_joint1.Error_p;
 8003f8c:	4b38      	ldr	r3, [pc, #224]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003f8e:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003f92:	4b37      	ldr	r3, [pc, #220]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003f94:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003f98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f9c:	4b34      	ldr	r3, [pc, #208]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003f9e:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
		fcb_joint3.Sum_Error_p += fcb_joint3.Error_p;
 8003fa2:	4b30      	ldr	r3, [pc, #192]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003fa4:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003fa8:	4b2e      	ldr	r3, [pc, #184]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003faa:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003fae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fb2:	4b2c      	ldr	r3, [pc, #176]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003fb4:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
		fcb_joint1.Sum_Error_v += fcb_joint1.Error_v;
 8003fb8:	4b2d      	ldr	r3, [pc, #180]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003fba:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 8003fbe:	4b2c      	ldr	r3, [pc, #176]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003fc0:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003fc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fc8:	4b29      	ldr	r3, [pc, #164]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8003fca:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
		fcb_joint3.Sum_Error_v += fcb_joint3.Error_v;
 8003fce:	4b25      	ldr	r3, [pc, #148]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003fd0:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 8003fd4:	4b23      	ldr	r3, [pc, #140]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003fd6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fde:	4b21      	ldr	r3, [pc, #132]	; (8004064 <HAL_TIM_PeriodElapsedCallback+0xa34>)
 8003fe0:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c

		fcb_joint2.Sum_Error_p += fcb_joint2.Error_p;
 8003fe4:	4b24      	ldr	r3, [pc, #144]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003fe6:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003fea:	4b23      	ldr	r3, [pc, #140]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003fec:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003ff0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ff4:	4b20      	ldr	r3, [pc, #128]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003ff6:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
		fcb_joint2.Sum_Error_v += fcb_joint2.Error_v;
 8003ffa:	4b1f      	ldr	r3, [pc, #124]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8003ffc:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 8004000:	4b1d      	ldr	r3, [pc, #116]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 8004002:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8004006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800400a:	4b1b      	ldr	r3, [pc, #108]	; (8004078 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 800400c:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c

		fcb_joint1.Output_Joint_W = fcb_joint1.Goal_Velocity +
 8004010:	4b17      	ldr	r3, [pc, #92]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8004012:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
									(fcb_joint1.Kp_p * fcb_joint1.Error_p ) +
 8004016:	4b16      	ldr	r3, [pc, #88]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8004018:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 800401c:	4b14      	ldr	r3, [pc, #80]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 800401e:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8004022:	ee66 7aa7 	vmul.f32	s15, s13, s15
		fcb_joint1.Output_Joint_W = fcb_joint1.Goal_Velocity +
 8004026:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Ki_p * fcb_joint1.Sum_Error_p ) +
 800402a:	4b11      	ldr	r3, [pc, #68]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 800402c:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8004030:	4b0f      	ldr	r3, [pc, #60]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8004032:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8004036:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Kp_p * fcb_joint1.Error_p ) +
 800403a:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Kd_p * (fcb_joint1.Error_p - fcb_joint1.Old_p) ) +
 800403e:	4b0c      	ldr	r3, [pc, #48]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8004040:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8004044:	4b0a      	ldr	r3, [pc, #40]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8004046:	ed93 6a1e 	vldr	s12, [r3, #120]	; 0x78
 800404a:	4b09      	ldr	r3, [pc, #36]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 800404c:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8004050:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004054:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Ki_p * fcb_joint1.Sum_Error_p ) +
 8004058:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Kp_v * fcb_joint1.Error_v ) +
 800405c:	4b04      	ldr	r3, [pc, #16]	; (8004070 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 800405e:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 8004062:	e00f      	b.n	8004084 <HAL_TIM_PeriodElapsedCallback+0xa54>
 8004064:	24000728 	.word	0x24000728
 8004068:	2400080c 	.word	0x2400080c
 800406c:	24000be0 	.word	0x24000be0
 8004070:	24000560 	.word	0x24000560
 8004074:	3ecccccd 	.word	0x3ecccccd
 8004078:	24000644 	.word	0x24000644
 800407c:	3cf5c28f 	.word	0x3cf5c28f
 8004080:	3e19999a 	.word	0x3e19999a
 8004084:	4b6a      	ldr	r3, [pc, #424]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0xc00>)
 8004086:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 800408a:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Kd_p * (fcb_joint1.Error_p - fcb_joint1.Old_p) ) +
 800408e:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Ki_v * fcb_joint1.Sum_Error_v ) +
 8004092:	4b67      	ldr	r3, [pc, #412]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0xc00>)
 8004094:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 8004098:	4b65      	ldr	r3, [pc, #404]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0xc00>)
 800409a:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800409e:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Kp_v * fcb_joint1.Error_v ) +
 80040a2:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint1.Kd_v * (fcb_joint1.Error_v - fcb_joint1.Old_v) ) ;
 80040a6:	4b62      	ldr	r3, [pc, #392]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0xc00>)
 80040a8:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 80040ac:	4b60      	ldr	r3, [pc, #384]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0xc00>)
 80040ae:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 80040b2:	4b5f      	ldr	r3, [pc, #380]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0xc00>)
 80040b4:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80040b8:	ee76 7a67 	vsub.f32	s15, s12, s15
 80040bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint1.Ki_v * fcb_joint1.Sum_Error_v ) +
 80040c0:	ee77 7a27 	vadd.f32	s15, s14, s15
		fcb_joint1.Output_Joint_W = fcb_joint1.Goal_Velocity +
 80040c4:	4b5a      	ldr	r3, [pc, #360]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0xc00>)
 80040c6:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c

		fcb_joint2.Output_Joint_W = (fcb_joint2.Goal_Velocity) +
 80040ca:	4b5a      	ldr	r3, [pc, #360]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 80040cc:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
									(fcb_joint2.Kp_p * fcb_joint2.Error_p ) +
 80040d0:	4b58      	ldr	r3, [pc, #352]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 80040d2:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 80040d6:	4b57      	ldr	r3, [pc, #348]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 80040d8:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80040dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
		fcb_joint2.Output_Joint_W = (fcb_joint2.Goal_Velocity) +
 80040e0:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint2.Ki_p * fcb_joint2.Sum_Error_p ) +
 80040e4:	4b53      	ldr	r3, [pc, #332]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 80040e6:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 80040ea:	4b52      	ldr	r3, [pc, #328]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 80040ec:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80040f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint2.Kp_p * fcb_joint2.Error_p ) +
 80040f4:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint2.Kd_p * (fcb_joint2.Error_p - fcb_joint2.Old_p) ) +
 80040f8:	4b4e      	ldr	r3, [pc, #312]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 80040fa:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 80040fe:	4b4d      	ldr	r3, [pc, #308]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 8004100:	ed93 6a1e 	vldr	s12, [r3, #120]	; 0x78
 8004104:	4b4b      	ldr	r3, [pc, #300]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 8004106:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 800410a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800410e:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint2.Ki_p * fcb_joint2.Sum_Error_p ) +
 8004112:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint2.Kp_v * fcb_joint2.Error_v) +
 8004116:	4b47      	ldr	r3, [pc, #284]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 8004118:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 800411c:	4b45      	ldr	r3, [pc, #276]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 800411e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8004122:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint2.Kd_p * (fcb_joint2.Error_p - fcb_joint2.Old_p) ) +
 8004126:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint2.Ki_v * fcb_joint2.Sum_Error_v ) +
 800412a:	4b42      	ldr	r3, [pc, #264]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 800412c:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 8004130:	4b40      	ldr	r3, [pc, #256]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 8004132:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8004136:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint2.Kp_v * fcb_joint2.Error_v) +
 800413a:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint2.Kd_v * (fcb_joint2.Error_v - fcb_joint2.Old_v) ) ;
 800413e:	4b3d      	ldr	r3, [pc, #244]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 8004140:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 8004144:	4b3b      	ldr	r3, [pc, #236]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 8004146:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 800414a:	4b3a      	ldr	r3, [pc, #232]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 800414c:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8004150:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004154:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint2.Ki_v * fcb_joint2.Sum_Error_v ) +
 8004158:	ee77 7a27 	vadd.f32	s15, s14, s15
		fcb_joint2.Output_Joint_W = (fcb_joint2.Goal_Velocity) +
 800415c:	4b35      	ldr	r3, [pc, #212]	; (8004234 <HAL_TIM_PeriodElapsedCallback+0xc04>)
 800415e:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c

		fcb_joint3.Output_Joint_W = (fcb_joint3.Goal_Velocity) +
 8004162:	4b35      	ldr	r3, [pc, #212]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 8004164:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
									(fcb_joint3.Kp_p * fcb_joint3.Error_p ) +
 8004168:	4b33      	ldr	r3, [pc, #204]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 800416a:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 800416e:	4b32      	ldr	r3, [pc, #200]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 8004170:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8004174:	ee66 7aa7 	vmul.f32	s15, s13, s15
		fcb_joint3.Output_Joint_W = (fcb_joint3.Goal_Velocity) +
 8004178:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Ki_p * fcb_joint3.Sum_Error_p ) +
 800417c:	4b2e      	ldr	r3, [pc, #184]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 800417e:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8004182:	4b2d      	ldr	r3, [pc, #180]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 8004184:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8004188:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Kp_p * fcb_joint3.Error_p ) +
 800418c:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Kd_p * (fcb_joint3.Error_p - fcb_joint3.Old_p) ) +
 8004190:	4b29      	ldr	r3, [pc, #164]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 8004192:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8004196:	4b28      	ldr	r3, [pc, #160]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 8004198:	ed93 6a1e 	vldr	s12, [r3, #120]	; 0x78
 800419c:	4b26      	ldr	r3, [pc, #152]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 800419e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80041a2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80041a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Ki_p * fcb_joint3.Sum_Error_p ) +
 80041aa:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Kp_v * fcb_joint3.Error_v) +
 80041ae:	4b22      	ldr	r3, [pc, #136]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 80041b0:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 80041b4:	4b20      	ldr	r3, [pc, #128]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 80041b6:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80041ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Kd_p * (fcb_joint3.Error_p - fcb_joint3.Old_p) ) +
 80041be:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Ki_v * fcb_joint3.Sum_Error_v ) +
 80041c2:	4b1d      	ldr	r3, [pc, #116]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 80041c4:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 80041c8:	4b1b      	ldr	r3, [pc, #108]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 80041ca:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80041ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Kp_v * fcb_joint3.Error_v) +
 80041d2:	ee37 7a27 	vadd.f32	s14, s14, s15
									(fcb_joint3.Kd_v * (fcb_joint3.Error_v - fcb_joint3.Old_v) ) ;
 80041d6:	4b18      	ldr	r3, [pc, #96]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 80041d8:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 80041dc:	4b16      	ldr	r3, [pc, #88]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 80041de:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 80041e2:	4b15      	ldr	r3, [pc, #84]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 80041e4:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80041e8:	ee76 7a67 	vsub.f32	s15, s12, s15
 80041ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
									(fcb_joint3.Ki_v * fcb_joint3.Sum_Error_v ) +
 80041f0:	ee77 7a27 	vadd.f32	s15, s14, s15
		fcb_joint3.Output_Joint_W = (fcb_joint3.Goal_Velocity) +
 80041f4:	4b10      	ldr	r3, [pc, #64]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 80041f6:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c
		if (joint13_on)
 80041fa:	4b10      	ldr	r3, [pc, #64]	; (800423c <HAL_TIM_PeriodElapsedCallback+0xc0c>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	d025      	beq.n	8004250 <HAL_TIM_PeriodElapsedCallback+0xc20>
		{
			stepperJ1.StepperOpenLoopSpeedM(fcb_joint1.Output_Joint_W);
 8004204:	4b0a      	ldr	r3, [pc, #40]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0xc00>)
 8004206:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 800420a:	eeb0 0a67 	vmov.f32	s0, s15
 800420e:	480c      	ldr	r0, [pc, #48]	; (8004240 <HAL_TIM_PeriodElapsedCallback+0xc10>)
 8004210:	f7fe f85a 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
			stepperJ2.StepperOpenLoopSpeedM(0.0);
 8004214:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800424c <HAL_TIM_PeriodElapsedCallback+0xc1c>
 8004218:	480a      	ldr	r0, [pc, #40]	; (8004244 <HAL_TIM_PeriodElapsedCallback+0xc14>)
 800421a:	f7fe f855 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
			stepperJ3.StepperOpenLoopSpeedM(fcb_joint3.Output_Joint_W);
 800421e:	4b06      	ldr	r3, [pc, #24]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0xc08>)
 8004220:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8004224:	eeb0 0a67 	vmov.f32	s0, s15
 8004228:	4807      	ldr	r0, [pc, #28]	; (8004248 <HAL_TIM_PeriodElapsedCallback+0xc18>)
 800422a:	f7fe f84d 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
 800422e:	e021      	b.n	8004274 <HAL_TIM_PeriodElapsedCallback+0xc44>
 8004230:	24000560 	.word	0x24000560
 8004234:	24000644 	.word	0x24000644
 8004238:	24000728 	.word	0x24000728
 800423c:	24000b2e 	.word	0x24000b2e
 8004240:	240004c0 	.word	0x240004c0
 8004244:	240004e8 	.word	0x240004e8
 8004248:	24000510 	.word	0x24000510
 800424c:	00000000 	.word	0x00000000
		}
		else
		{
			stepperJ1.StepperOpenLoopSpeedM(0.0);
 8004250:	ed1f 0a02 	vldr	s0, [pc, #-8]	; 800424c <HAL_TIM_PeriodElapsedCallback+0xc1c>
 8004254:	48ae      	ldr	r0, [pc, #696]	; (8004510 <HAL_TIM_PeriodElapsedCallback+0xee0>)
 8004256:	f7fe f837 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
			stepperJ3.StepperOpenLoopSpeedM(0.0);
 800425a:	ed9f 0aae 	vldr	s0, [pc, #696]	; 8004514 <HAL_TIM_PeriodElapsedCallback+0xee4>
 800425e:	48ae      	ldr	r0, [pc, #696]	; (8004518 <HAL_TIM_PeriodElapsedCallback+0xee8>)
 8004260:	f7fe f832 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
			stepperJ2.StepperOpenLoopSpeedM(fcb_joint2.Goal_Velocity);
 8004264:	4bad      	ldr	r3, [pc, #692]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 8004266:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800426a:	eeb0 0a67 	vmov.f32	s0, s15
 800426e:	48ac      	ldr	r0, [pc, #688]	; (8004520 <HAL_TIM_PeriodElapsedCallback+0xef0>)
 8004270:	f7fe f82a 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>
//		stepperJ4.StepperOpenLoopSpeedM(fcb_joint4.Goal_Velocity);
//
//		stepperJ1.StepperOpenLoopSpeedM(fcb_joint1.Goal_Velocity);
//		stepperJ2.StepperOpenLoopSpeedM(fcb_joint2.Goal_Velocity);
//		stepperJ3.StepperOpenLoopSpeedM(0);
		stepperJ4.StepperOpenLoopSpeedM(0);
 8004274:	ed9f 0aa7 	vldr	s0, [pc, #668]	; 8004514 <HAL_TIM_PeriodElapsedCallback+0xee4>
 8004278:	48aa      	ldr	r0, [pc, #680]	; (8004524 <HAL_TIM_PeriodElapsedCallback+0xef4>)
 800427a:	f7fe f825 	bl	80022c8 <_ZN7Stepper21StepperOpenLoopSpeedMEf>

		fcb_joint1.Old_Error_p = fcb_joint1.Error_p;
 800427e:	4baa      	ldr	r3, [pc, #680]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8004280:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004282:	4aa9      	ldr	r2, [pc, #676]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8004284:	67d3      	str	r3, [r2, #124]	; 0x7c
		fcb_joint2.Old_Error_p = fcb_joint2.Error_p;
 8004286:	4ba5      	ldr	r3, [pc, #660]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 8004288:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800428a:	4aa4      	ldr	r2, [pc, #656]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 800428c:	67d3      	str	r3, [r2, #124]	; 0x7c
		fcb_joint3.Old_Error_p = fcb_joint3.Error_p;
 800428e:	4ba7      	ldr	r3, [pc, #668]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 8004290:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004292:	4aa6      	ldr	r2, [pc, #664]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 8004294:	67d3      	str	r3, [r2, #124]	; 0x7c
		fcb_joint1.Old_Error_v = fcb_joint1.Error_v;
 8004296:	4ba4      	ldr	r3, [pc, #656]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8004298:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800429c:	4aa2      	ldr	r2, [pc, #648]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 800429e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		fcb_joint2.Old_Error_v = fcb_joint2.Error_v;
 80042a2:	4b9e      	ldr	r3, [pc, #632]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 80042a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042a8:	4a9c      	ldr	r2, [pc, #624]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 80042aa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		fcb_joint3.Old_Error_v = fcb_joint3.Error_v;
 80042ae:	4b9f      	ldr	r3, [pc, #636]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 80042b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042b4:	4a9d      	ldr	r2, [pc, #628]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 80042b6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

		fcb_joint1.Old_p = fcb_joint1.kalman_pos;
 80042ba:	4b9b      	ldr	r3, [pc, #620]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 80042bc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80042c0:	4a99      	ldr	r2, [pc, #612]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 80042c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		fcb_joint3.Old_p = fcb_joint3.kalman_pos;
 80042c6:	4b99      	ldr	r3, [pc, #612]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 80042c8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80042cc:	4a97      	ldr	r2, [pc, #604]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 80042ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		fcb_joint2.Old_p = fcb_joint2.kalman_pos;
 80042d2:	4b92      	ldr	r3, [pc, #584]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 80042d4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80042d8:	4a90      	ldr	r2, [pc, #576]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 80042da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		fcb_joint2.Old_v = fcb_joint2.kalman_velo;
 80042de:	4b8f      	ldr	r3, [pc, #572]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 80042e0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80042e4:	4a8d      	ldr	r2, [pc, #564]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 80042e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
		fcb_joint1.Old_v = fcb_joint1.kalman_velo;
 80042ea:	4b8f      	ldr	r3, [pc, #572]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 80042ec:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80042f0:	4a8d      	ldr	r2, [pc, #564]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 80042f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
		fcb_joint3.Old_v = fcb_joint1.kalman_velo;
 80042f6:	4b8c      	ldr	r3, [pc, #560]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 80042f8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80042fc:	4a8b      	ldr	r2, [pc, #556]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 80042fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94


		t = t + sample_time_500;
 8004302:	4b8b      	ldr	r3, [pc, #556]	; (8004530 <HAL_TIM_PeriodElapsedCallback+0xf00>)
 8004304:	ed93 7a00 	vldr	s14, [r3]
 8004308:	4b8a      	ldr	r3, [pc, #552]	; (8004534 <HAL_TIM_PeriodElapsedCallback+0xf04>)
 800430a:	edd3 7a00 	vldr	s15, [r3]
 800430e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004312:	4b87      	ldr	r3, [pc, #540]	; (8004530 <HAL_TIM_PeriodElapsedCallback+0xf00>)
 8004314:	edc3 7a00 	vstr	s15, [r3]
		if (t >= Max_Time )
 8004318:	4b85      	ldr	r3, [pc, #532]	; (8004530 <HAL_TIM_PeriodElapsedCallback+0xf00>)
 800431a:	ed93 7a00 	vldr	s14, [r3]
 800431e:	4b86      	ldr	r3, [pc, #536]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0xf08>)
 8004320:	edd3 7a00 	vldr	s15, [r3]
 8004324:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800432c:	bfac      	ite	ge
 800432e:	2301      	movge	r3, #1
 8004330:	2300      	movlt	r3, #0
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b00      	cmp	r3, #0
 8004336:	d05d      	beq.n	80043f4 <HAL_TIM_PeriodElapsedCallback+0xdc4>
			{
			t = (int)0;
 8004338:	4b7d      	ldr	r3, [pc, #500]	; (8004530 <HAL_TIM_PeriodElapsedCallback+0xf00>)
 800433a:	f04f 0200 	mov.w	r2, #0
 800433e:	601a      	str	r2, [r3, #0]
			fcb_joint1.Sum_Error_p = 0;
 8004340:	4b79      	ldr	r3, [pc, #484]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8004342:	f04f 0200 	mov.w	r2, #0
 8004346:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			fcb_joint2.Sum_Error_p = 0;
 800434a:	4b74      	ldr	r3, [pc, #464]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 800434c:	f04f 0200 	mov.w	r2, #0
 8004350:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			fcb_joint3.Sum_Error_p = 0;
 8004354:	4b75      	ldr	r3, [pc, #468]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 8004356:	f04f 0200 	mov.w	r2, #0
 800435a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

			fcb_joint1.Sum_Error_v = 0;
 800435e:	4b72      	ldr	r3, [pc, #456]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8004360:	f04f 0200 	mov.w	r2, #0
 8004364:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			fcb_joint2.Sum_Error_v = 0;
 8004368:	4b6c      	ldr	r3, [pc, #432]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 800436a:	f04f 0200 	mov.w	r2, #0
 800436e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			fcb_joint3.Sum_Error_v = 0;
 8004372:	4b6e      	ldr	r3, [pc, #440]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 8004374:	f04f 0200 	mov.w	r2, #0
 8004378:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

			fcb_joint1.Old_Error_p = 0;
 800437c:	4b6a      	ldr	r3, [pc, #424]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 800437e:	f04f 0200 	mov.w	r2, #0
 8004382:	67da      	str	r2, [r3, #124]	; 0x7c
			fcb_joint2.Old_Error_p = 0;
 8004384:	4b65      	ldr	r3, [pc, #404]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 8004386:	f04f 0200 	mov.w	r2, #0
 800438a:	67da      	str	r2, [r3, #124]	; 0x7c
			fcb_joint3.Old_Error_p = 0;
 800438c:	4b67      	ldr	r3, [pc, #412]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 800438e:	f04f 0200 	mov.w	r2, #0
 8004392:	67da      	str	r2, [r3, #124]	; 0x7c

			fcb_joint1.Old_Error_v = 0;
 8004394:	4b64      	ldr	r3, [pc, #400]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8004396:	f04f 0200 	mov.w	r2, #0
 800439a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
			fcb_joint2.Old_Error_v = 0;
 800439e:	4b5f      	ldr	r3, [pc, #380]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 80043a0:	f04f 0200 	mov.w	r2, #0
 80043a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
			fcb_joint3.Old_Error_v = 0;
 80043a8:	4b60      	ldr	r3, [pc, #384]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 80043aa:	f04f 0200 	mov.w	r2, #0
 80043ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

			fcb_joint1.Old_p = 0;
 80043b2:	4b5d      	ldr	r3, [pc, #372]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 80043b4:	f04f 0200 	mov.w	r2, #0
 80043b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
			fcb_joint2.Old_p = 0;
 80043bc:	4b57      	ldr	r3, [pc, #348]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 80043be:	f04f 0200 	mov.w	r2, #0
 80043c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
			fcb_joint3.Old_p = 0;
 80043c6:	4b59      	ldr	r3, [pc, #356]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 80043c8:	f04f 0200 	mov.w	r2, #0
 80043cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

			fcb_joint1.Old_v = 0;
 80043d0:	4b55      	ldr	r3, [pc, #340]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 80043d2:	f04f 0200 	mov.w	r2, #0
 80043d6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
			fcb_joint2.Old_v = 0;
 80043da:	4b50      	ldr	r3, [pc, #320]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 80043dc:	f04f 0200 	mov.w	r2, #0
 80043e0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
			fcb_joint3.Old_v = 0;
 80043e4:	4b51      	ldr	r3, [pc, #324]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 80043e6:	f04f 0200 	mov.w	r2, #0
 80043ea:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
			State_FIN = true;
 80043ee:	4b53      	ldr	r3, [pc, #332]	; (800453c <HAL_TIM_PeriodElapsedCallback+0xf0c>)
 80043f0:	2201      	movs	r2, #1
 80043f2:	701a      	strb	r2, [r3, #0]
			}


	}
	if(htim == &htim17){
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a52      	ldr	r2, [pc, #328]	; (8004540 <HAL_TIM_PeriodElapsedCallback+0xf10>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	f040 8085 	bne.w	8004508 <HAL_TIM_PeriodElapsedCallback+0xed8>
		uint8_t encoder_state[12] = {
				(uint8_t)(((int16_t)fcb_joint1.Encoder >> 16) & 0xFF),
 80043fe:	4b4a      	ldr	r3, [pc, #296]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8004400:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004404:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004408:	ee17 3a90 	vmov	r3, s15
 800440c:	b21b      	sxth	r3, r3
 800440e:	141b      	asrs	r3, r3, #16
				(uint8_t)(((int16_t)fcb_joint3.Encoder >> 8) & 0xFF),
				(uint8_t)(((int16_t)fcb_joint3.Encoder) & 0xFF),
				(uint8_t)(((int32_t)fcb_joint4.Encoder >> 16) & 0xFF),
				(uint8_t)(((int16_t)fcb_joint4.Encoder >> 8) & 0xFF),
				(uint8_t)(((int16_t)fcb_joint4.Encoder) & 0xFF),
		};
 8004410:	b2db      	uxtb	r3, r3
 8004412:	733b      	strb	r3, [r7, #12]
				(uint8_t)(((int16_t)fcb_joint1.Encoder >> 8) & 0xFF),
 8004414:	4b44      	ldr	r3, [pc, #272]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 8004416:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800441a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800441e:	ee17 3a90 	vmov	r3, s15
 8004422:	b21b      	sxth	r3, r3
 8004424:	121b      	asrs	r3, r3, #8
 8004426:	b21b      	sxth	r3, r3
		};
 8004428:	b2db      	uxtb	r3, r3
 800442a:	737b      	strb	r3, [r7, #13]
				(uint8_t)(((int16_t)fcb_joint1.Encoder) & 0xFF),
 800442c:	4b3e      	ldr	r3, [pc, #248]	; (8004528 <HAL_TIM_PeriodElapsedCallback+0xef8>)
 800442e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004432:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004436:	ee17 3a90 	vmov	r3, s15
 800443a:	b21b      	sxth	r3, r3
		};
 800443c:	b2db      	uxtb	r3, r3
 800443e:	73bb      	strb	r3, [r7, #14]
				(uint8_t)(((int32_t)fcb_joint2.Encoder >> 16) & 0xFF),
 8004440:	4b36      	ldr	r3, [pc, #216]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 8004442:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004446:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800444a:	ee17 3a90 	vmov	r3, s15
 800444e:	141b      	asrs	r3, r3, #16
		};
 8004450:	b2db      	uxtb	r3, r3
 8004452:	73fb      	strb	r3, [r7, #15]
				(uint8_t)(((int32_t)fcb_joint2.Encoder >> 8) & 0xFF),
 8004454:	4b31      	ldr	r3, [pc, #196]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 8004456:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800445a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800445e:	ee17 3a90 	vmov	r3, s15
 8004462:	121b      	asrs	r3, r3, #8
		};
 8004464:	b2db      	uxtb	r3, r3
 8004466:	743b      	strb	r3, [r7, #16]
				(uint8_t)(((int32_t)fcb_joint2.Encoder) & 0xFF),
 8004468:	4b2c      	ldr	r3, [pc, #176]	; (800451c <HAL_TIM_PeriodElapsedCallback+0xeec>)
 800446a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800446e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004472:	edc7 7a00 	vstr	s15, [r7]
		};
 8004476:	783b      	ldrb	r3, [r7, #0]
 8004478:	747b      	strb	r3, [r7, #17]
				(uint8_t)(((int32_t)fcb_joint3.Encoder >> 16) & 0xFF),
 800447a:	4b2c      	ldr	r3, [pc, #176]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 800447c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004480:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004484:	ee17 3a90 	vmov	r3, s15
 8004488:	141b      	asrs	r3, r3, #16
		};
 800448a:	b2db      	uxtb	r3, r3
 800448c:	74bb      	strb	r3, [r7, #18]
				(uint8_t)(((int16_t)fcb_joint3.Encoder >> 8) & 0xFF),
 800448e:	4b27      	ldr	r3, [pc, #156]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 8004490:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004494:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004498:	ee17 3a90 	vmov	r3, s15
 800449c:	b21b      	sxth	r3, r3
 800449e:	121b      	asrs	r3, r3, #8
 80044a0:	b21b      	sxth	r3, r3
		};
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	74fb      	strb	r3, [r7, #19]
				(uint8_t)(((int16_t)fcb_joint3.Encoder) & 0xFF),
 80044a6:	4b21      	ldr	r3, [pc, #132]	; (800452c <HAL_TIM_PeriodElapsedCallback+0xefc>)
 80044a8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80044ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044b0:	ee17 3a90 	vmov	r3, s15
 80044b4:	b21b      	sxth	r3, r3
		};
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	753b      	strb	r3, [r7, #20]
				(uint8_t)(((int32_t)fcb_joint4.Encoder >> 16) & 0xFF),
 80044ba:	4b22      	ldr	r3, [pc, #136]	; (8004544 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 80044bc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80044c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044c4:	ee17 3a90 	vmov	r3, s15
 80044c8:	141b      	asrs	r3, r3, #16
		};
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	757b      	strb	r3, [r7, #21]
				(uint8_t)(((int16_t)fcb_joint4.Encoder >> 8) & 0xFF),
 80044ce:	4b1d      	ldr	r3, [pc, #116]	; (8004544 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 80044d0:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80044d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044d8:	ee17 3a90 	vmov	r3, s15
 80044dc:	b21b      	sxth	r3, r3
 80044de:	121b      	asrs	r3, r3, #8
 80044e0:	b21b      	sxth	r3, r3
		};
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	75bb      	strb	r3, [r7, #22]
				(uint8_t)(((int16_t)fcb_joint4.Encoder) & 0xFF),
 80044e6:	4b17      	ldr	r3, [pc, #92]	; (8004544 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 80044e8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80044ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044f0:	ee17 3a90 	vmov	r3, s15
 80044f4:	b21b      	sxth	r3, r3
		};
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	75fb      	strb	r3, [r7, #23]
		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)&encoder_state, 12);
 80044fa:	f107 030c 	add.w	r3, r7, #12
 80044fe:	220c      	movs	r2, #12
 8004500:	4619      	mov	r1, r3
 8004502:	4811      	ldr	r0, [pc, #68]	; (8004548 <HAL_TIM_PeriodElapsedCallback+0xf18>)
 8004504:	f009 ffd8 	bl	800e4b8 <HAL_UART_Transmit_DMA>
	}
}
 8004508:	bf00      	nop
 800450a:	3728      	adds	r7, #40	; 0x28
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	240004c0 	.word	0x240004c0
 8004514:	00000000 	.word	0x00000000
 8004518:	24000510 	.word	0x24000510
 800451c:	24000644 	.word	0x24000644
 8004520:	240004e8 	.word	0x240004e8
 8004524:	24000538 	.word	0x24000538
 8004528:	24000560 	.word	0x24000560
 800452c:	24000728 	.word	0x24000728
 8004530:	24000be0 	.word	0x24000be0
 8004534:	24000210 	.word	0x24000210
 8004538:	24000adc 	.word	0x24000adc
 800453c:	24000ad8 	.word	0x24000ad8
 8004540:	24001024 	.word	0x24001024
 8004544:	2400080c 	.word	0x2400080c
 8004548:	24001190 	.word	0x24001190
 800454c:	00000000 	.word	0x00000000

08004550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004554:	f002 fa5e 	bl	8006a14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004558:	f000 faa4 	bl	8004aa4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800455c:	f7fd ff90 	bl	8002480 <MX_GPIO_Init>
  MX_DMA_Init();
 8004560:	f7fd ff3e 	bl	80023e0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8004564:	f001 fef0 	bl	8006348 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8004568:	f001 f81e 	bl	80055a8 <MX_TIM2_Init>
  MX_UART4_Init();
 800456c:	f001 fdfe 	bl	800616c <MX_UART4_Init>
  MX_TIM4_Init();
 8004570:	f001 f90a 	bl	8005788 <MX_TIM4_Init>
  MX_SPI3_Init();
 8004574:	f000 fc3a 	bl	8004dec <MX_SPI3_Init>
  MX_TIM1_Init();
 8004578:	f000 ff68 	bl	800544c <MX_TIM1_Init>
  MX_TIM3_Init();
 800457c:	f001 f88c 	bl	8005698 <MX_TIM3_Init>
  MX_TIM5_Init();
 8004580:	f001 f97a 	bl	8005878 <MX_TIM5_Init>
  MX_TIM15_Init();
 8004584:	f001 fab4 	bl	8005af0 <MX_TIM15_Init>
  MX_CRC_Init();
 8004588:	f7fd feda 	bl	8002340 <MX_CRC_Init>
  MX_UART7_Init();
 800458c:	f001 fe42 	bl	8006214 <MX_UART7_Init>
  MX_TIM6_Init();
 8004590:	f001 f9c0 	bl	8005914 <MX_TIM6_Init>
  MX_TIM7_Init();
 8004594:	f001 f9f4 	bl	8005980 <MX_TIM7_Init>
  MX_TIM12_Init();
 8004598:	f001 fa28 	bl	80059ec <MX_TIM12_Init>
  MX_TIM13_Init();
 800459c:	f001 fa60 	bl	8005a60 <MX_TIM13_Init>
  MX_TIM14_Init();
 80045a0:	f001 fa82 	bl	8005aa8 <MX_TIM14_Init>
  MX_TIM16_Init();
 80045a4:	f001 fb48 	bl	8005c38 <MX_TIM16_Init>
  MX_USART2_UART_Init();
 80045a8:	f001 fe82 	bl	80062b0 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 80045ac:	f001 fb6a 	bl	8005c84 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t*) New_Rx_Buffer, Rx_BUFFER_SIZE);
 80045b0:	2214      	movs	r2, #20
 80045b2:	496a      	ldr	r1, [pc, #424]	; (800475c <main+0x20c>)
 80045b4:	486a      	ldr	r0, [pc, #424]	; (8004760 <main+0x210>)
 80045b6:	f00b fee4 	bl	8010382 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80045ba:	4b6a      	ldr	r3, [pc, #424]	; (8004764 <main+0x214>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a6a      	ldr	r2, [pc, #424]	; (8004768 <main+0x218>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d04a      	beq.n	800465a <main+0x10a>
 80045c4:	4b67      	ldr	r3, [pc, #412]	; (8004764 <main+0x214>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a68      	ldr	r2, [pc, #416]	; (800476c <main+0x21c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d045      	beq.n	800465a <main+0x10a>
 80045ce:	4b65      	ldr	r3, [pc, #404]	; (8004764 <main+0x214>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a67      	ldr	r2, [pc, #412]	; (8004770 <main+0x220>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d040      	beq.n	800465a <main+0x10a>
 80045d8:	4b62      	ldr	r3, [pc, #392]	; (8004764 <main+0x214>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a65      	ldr	r2, [pc, #404]	; (8004774 <main+0x224>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d03b      	beq.n	800465a <main+0x10a>
 80045e2:	4b60      	ldr	r3, [pc, #384]	; (8004764 <main+0x214>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a64      	ldr	r2, [pc, #400]	; (8004778 <main+0x228>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d036      	beq.n	800465a <main+0x10a>
 80045ec:	4b5d      	ldr	r3, [pc, #372]	; (8004764 <main+0x214>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a62      	ldr	r2, [pc, #392]	; (800477c <main+0x22c>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d031      	beq.n	800465a <main+0x10a>
 80045f6:	4b5b      	ldr	r3, [pc, #364]	; (8004764 <main+0x214>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a61      	ldr	r2, [pc, #388]	; (8004780 <main+0x230>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d02c      	beq.n	800465a <main+0x10a>
 8004600:	4b58      	ldr	r3, [pc, #352]	; (8004764 <main+0x214>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a5f      	ldr	r2, [pc, #380]	; (8004784 <main+0x234>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d027      	beq.n	800465a <main+0x10a>
 800460a:	4b56      	ldr	r3, [pc, #344]	; (8004764 <main+0x214>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a5e      	ldr	r2, [pc, #376]	; (8004788 <main+0x238>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d022      	beq.n	800465a <main+0x10a>
 8004614:	4b53      	ldr	r3, [pc, #332]	; (8004764 <main+0x214>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a5c      	ldr	r2, [pc, #368]	; (800478c <main+0x23c>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d01d      	beq.n	800465a <main+0x10a>
 800461e:	4b51      	ldr	r3, [pc, #324]	; (8004764 <main+0x214>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a5b      	ldr	r2, [pc, #364]	; (8004790 <main+0x240>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d018      	beq.n	800465a <main+0x10a>
 8004628:	4b4e      	ldr	r3, [pc, #312]	; (8004764 <main+0x214>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a59      	ldr	r2, [pc, #356]	; (8004794 <main+0x244>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d013      	beq.n	800465a <main+0x10a>
 8004632:	4b4c      	ldr	r3, [pc, #304]	; (8004764 <main+0x214>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a58      	ldr	r2, [pc, #352]	; (8004798 <main+0x248>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d00e      	beq.n	800465a <main+0x10a>
 800463c:	4b49      	ldr	r3, [pc, #292]	; (8004764 <main+0x214>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a56      	ldr	r2, [pc, #344]	; (800479c <main+0x24c>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d009      	beq.n	800465a <main+0x10a>
 8004646:	4b47      	ldr	r3, [pc, #284]	; (8004764 <main+0x214>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a55      	ldr	r2, [pc, #340]	; (80047a0 <main+0x250>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d004      	beq.n	800465a <main+0x10a>
 8004650:	4b44      	ldr	r3, [pc, #272]	; (8004764 <main+0x214>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a53      	ldr	r2, [pc, #332]	; (80047a4 <main+0x254>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d108      	bne.n	800466c <main+0x11c>
 800465a:	4b42      	ldr	r3, [pc, #264]	; (8004764 <main+0x214>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	4b40      	ldr	r3, [pc, #256]	; (8004764 <main+0x214>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0208 	bic.w	r2, r2, #8
 8004668:	601a      	str	r2, [r3, #0]
 800466a:	e007      	b.n	800467c <main+0x12c>
 800466c:	4b3d      	ldr	r3, [pc, #244]	; (8004764 <main+0x214>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	4b3c      	ldr	r3, [pc, #240]	; (8004764 <main+0x214>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0204 	bic.w	r2, r2, #4
 800467a:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 800467c:	2201      	movs	r2, #1
 800467e:	2101      	movs	r1, #1
 8004680:	4849      	ldr	r0, [pc, #292]	; (80047a8 <main+0x258>)
 8004682:	f005 fd8f 	bl	800a1a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8004686:	2201      	movs	r2, #1
 8004688:	2102      	movs	r1, #2
 800468a:	4848      	ldr	r0, [pc, #288]	; (80047ac <main+0x25c>)
 800468c:	f005 fd8a 	bl	800a1a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8004690:	2200      	movs	r2, #0
 8004692:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004696:	4844      	ldr	r0, [pc, #272]	; (80047a8 <main+0x258>)
 8004698:	f005 fd84 	bl	800a1a4 <HAL_GPIO_WritePin>

	#ifdef __cplusplus
	stepperJ1.StepperSetFrequency(0.0f);
 800469c:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 80047d0 <main+0x280>
 80046a0:	4843      	ldr	r0, [pc, #268]	; (80047b0 <main+0x260>)
 80046a2:	f7fd fb5d 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ1.StepperSetMicrostep(8);
 80046a6:	2108      	movs	r1, #8
 80046a8:	4841      	ldr	r0, [pc, #260]	; (80047b0 <main+0x260>)
 80046aa:	f7fd fdf5 	bl	8002298 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ1.StepperSetRatio(42);
 80046ae:	ed9f 0a41 	vldr	s0, [pc, #260]	; 80047b4 <main+0x264>
 80046b2:	483f      	ldr	r0, [pc, #252]	; (80047b0 <main+0x260>)
 80046b4:	f7fd fdcc 	bl	8002250 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ1.StepperEnable();
 80046b8:	483d      	ldr	r0, [pc, #244]	; (80047b0 <main+0x260>)
 80046ba:	f7fd fb40 	bl	8001d3e <_ZN7Stepper13StepperEnableEv>

	stepperJ2.StepperSetFrequency(0.0f);
 80046be:	ed9f 0a44 	vldr	s0, [pc, #272]	; 80047d0 <main+0x280>
 80046c2:	483d      	ldr	r0, [pc, #244]	; (80047b8 <main+0x268>)
 80046c4:	f7fd fb4c 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ2.StepperSetMicrostep(16);
 80046c8:	2110      	movs	r1, #16
 80046ca:	483b      	ldr	r0, [pc, #236]	; (80047b8 <main+0x268>)
 80046cc:	f7fd fde4 	bl	8002298 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ2.StepperSetRatio(3);
 80046d0:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 80046d4:	4838      	ldr	r0, [pc, #224]	; (80047b8 <main+0x268>)
 80046d6:	f7fd fdbb 	bl	8002250 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ2.StepperEnable();
 80046da:	4837      	ldr	r0, [pc, #220]	; (80047b8 <main+0x268>)
 80046dc:	f7fd fb2f 	bl	8001d3e <_ZN7Stepper13StepperEnableEv>

	stepperJ3.StepperSetFrequency(0.0f);
 80046e0:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 80047d0 <main+0x280>
 80046e4:	4835      	ldr	r0, [pc, #212]	; (80047bc <main+0x26c>)
 80046e6:	f7fd fb3b 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ3.StepperSetMicrostep(16);
 80046ea:	2110      	movs	r1, #16
 80046ec:	4833      	ldr	r0, [pc, #204]	; (80047bc <main+0x26c>)
 80046ee:	f7fd fdd3 	bl	8002298 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ3.StepperSetRatio(9);
 80046f2:	eeb2 0a02 	vmov.f32	s0, #34	; 0x41100000  9.0
 80046f6:	4831      	ldr	r0, [pc, #196]	; (80047bc <main+0x26c>)
 80046f8:	f7fd fdaa 	bl	8002250 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ3.StepperEnable();
 80046fc:	482f      	ldr	r0, [pc, #188]	; (80047bc <main+0x26c>)
 80046fe:	f7fd fb1e 	bl	8001d3e <_ZN7Stepper13StepperEnableEv>

	stepperJ4.StepperSetFrequency(0.0f);
 8004702:	ed9f 0a33 	vldr	s0, [pc, #204]	; 80047d0 <main+0x280>
 8004706:	482e      	ldr	r0, [pc, #184]	; (80047c0 <main+0x270>)
 8004708:	f7fd fb2a 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	stepperJ4.StepperSetMicrostep(1);
 800470c:	2101      	movs	r1, #1
 800470e:	482c      	ldr	r0, [pc, #176]	; (80047c0 <main+0x270>)
 8004710:	f7fd fdc2 	bl	8002298 <_ZN7Stepper19StepperSetMicrostepEh>
	stepperJ4.StepperSetRatio(3);
 8004714:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8004718:	4829      	ldr	r0, [pc, #164]	; (80047c0 <main+0x270>)
 800471a:	f7fd fd99 	bl	8002250 <_ZN7Stepper15StepperSetRatioEf>
	stepperJ4.StepperEnable();
 800471e:	4828      	ldr	r0, [pc, #160]	; (80047c0 <main+0x270>)
 8004720:	f7fd fb0d 	bl	8001d3e <_ZN7Stepper13StepperEnableEv>

//	gripper.setDegreeGripperClose(80);
	gripper.setDegreeGripperClose(145);
 8004724:	2191      	movs	r1, #145	; 0x91
 8004726:	4827      	ldr	r0, [pc, #156]	; (80047c4 <main+0x274>)
 8004728:	f7fd fa53 	bl	8001bd2 <_ZN10ServoMotor21setDegreeGripperCloseEl>
//	gripper.setDegreeGripperClose(40);
	gripper.setDegreeGripperOpen(57);
 800472c:	2139      	movs	r1, #57	; 0x39
 800472e:	4825      	ldr	r0, [pc, #148]	; (80047c4 <main+0x274>)
 8004730:	f7fd fa3e 	bl	8001bb0 <_ZN10ServoMotor20setDegreeGripperOpenEl>
	gripper.ServoEnable();
 8004734:	4823      	ldr	r0, [pc, #140]	; (80047c4 <main+0x274>)
 8004736:	f7fd f866 	bl	8001806 <_ZN10ServoMotor11ServoEnableEv>
	gripper.GripperClose();
 800473a:	4822      	ldr	r0, [pc, #136]	; (80047c4 <main+0x274>)
 800473c:	f7fd fa5a 	bl	8001bf4 <_ZN10ServoMotor12GripperCloseEv>
	while(!Limit_sw_Z_Top)
 8004740:	4b21      	ldr	r3, [pc, #132]	; (80047c8 <main+0x278>)
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	b2db      	uxtb	r3, r3
 8004746:	f083 0301 	eor.w	r3, r3, #1
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b00      	cmp	r3, #0
 800474e:	d041      	beq.n	80047d4 <main+0x284>
	{
		stepperJ2.StepperSetFrequency(1200.0f);
 8004750:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80047cc <main+0x27c>
 8004754:	4818      	ldr	r0, [pc, #96]	; (80047b8 <main+0x268>)
 8004756:	f7fd fb03 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	while(!Limit_sw_Z_Top)
 800475a:	e7f1      	b.n	8004740 <main+0x1f0>
 800475c:	24000b14 	.word	0x24000b14
 8004760:	24001220 	.word	0x24001220
 8004764:	24001508 	.word	0x24001508
 8004768:	40020010 	.word	0x40020010
 800476c:	40020028 	.word	0x40020028
 8004770:	40020040 	.word	0x40020040
 8004774:	40020058 	.word	0x40020058
 8004778:	40020070 	.word	0x40020070
 800477c:	40020088 	.word	0x40020088
 8004780:	400200a0 	.word	0x400200a0
 8004784:	400200b8 	.word	0x400200b8
 8004788:	40020410 	.word	0x40020410
 800478c:	40020428 	.word	0x40020428
 8004790:	40020440 	.word	0x40020440
 8004794:	40020458 	.word	0x40020458
 8004798:	40020470 	.word	0x40020470
 800479c:	40020488 	.word	0x40020488
 80047a0:	400204a0 	.word	0x400204a0
 80047a4:	400204b8 	.word	0x400204b8
 80047a8:	58020400 	.word	0x58020400
 80047ac:	58021000 	.word	0x58021000
 80047b0:	240004c0 	.word	0x240004c0
 80047b4:	42280000 	.word	0x42280000
 80047b8:	240004e8 	.word	0x240004e8
 80047bc:	24000510 	.word	0x24000510
 80047c0:	24000538 	.word	0x24000538
 80047c4:	24000ab8 	.word	0x24000ab8
 80047c8:	24000b2b 	.word	0x24000b2b
 80047cc:	44960000 	.word	0x44960000
 80047d0:	00000000 	.word	0x00000000
	}
	stepperJ2.StepperSetFrequency(0.0f);
 80047d4:	ed1f 0a02 	vldr	s0, [pc, #-8]	; 80047d0 <main+0x280>
 80047d8:	4897      	ldr	r0, [pc, #604]	; (8004a38 <main+0x4e8>)
 80047da:	f7fd fac1 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	HAL_Delay(200);
 80047de:	20c8      	movs	r0, #200	; 0xc8
 80047e0:	f002 f9aa 	bl	8006b38 <HAL_Delay>
	stepperJ2.StepperSetFrequency(-800.0f);
 80047e4:	ed9f 0a95 	vldr	s0, [pc, #596]	; 8004a3c <main+0x4ec>
 80047e8:	4893      	ldr	r0, [pc, #588]	; (8004a38 <main+0x4e8>)
 80047ea:	f7fd fab9 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	HAL_Delay(2000);
 80047ee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80047f2:	f002 f9a1 	bl	8006b38 <HAL_Delay>
	stepperJ2.StepperSetFrequency(0.0f);
 80047f6:	ed9f 0a92 	vldr	s0, [pc, #584]	; 8004a40 <main+0x4f0>
 80047fa:	488f      	ldr	r0, [pc, #572]	; (8004a38 <main+0x4e8>)
 80047fc:	f7fd fab0 	bl	8001d60 <_ZN7Stepper19StepperSetFrequencyEf>
	HAL_Delay(1000);
 8004800:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004804:	f002 f998 	bl	8006b38 <HAL_Delay>
	gripper.GripperOpen();
 8004808:	488e      	ldr	r0, [pc, #568]	; (8004a44 <main+0x4f4>)
 800480a:	f7fd fa09 	bl	8001c20 <_ZN10ServoMotor11GripperOpenEv>
	Limit_sw_Z_Top = false;
 800480e:	4b8e      	ldr	r3, [pc, #568]	; (8004a48 <main+0x4f8>)
 8004810:	2200      	movs	r2, #0
 8004812:	701a      	strb	r2, [r3, #0]



	encoderJ1.AMT21_Read();
 8004814:	488d      	ldr	r0, [pc, #564]	; (8004a4c <main+0x4fc>)
 8004816:	f7fb ff5c 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
	HALENCJ1OK = encoderJ1.AMT21_Check_Value();
 800481a:	488c      	ldr	r0, [pc, #560]	; (8004a4c <main+0x4fc>)
 800481c:	f7fb ff88 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 8004820:	4603      	mov	r3, r0
 8004822:	461a      	mov	r2, r3
 8004824:	4b8a      	ldr	r3, [pc, #552]	; (8004a50 <main+0x500>)
 8004826:	701a      	strb	r2, [r3, #0]
	if (HALENCJ1OK == HAL_OK) {
 8004828:	4b89      	ldr	r3, [pc, #548]	; (8004a50 <main+0x500>)
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d110      	bne.n	8004852 <main+0x302>
		fcb_joint1.Encoder = encoderJ1.getAngPos180() / 2.609 ;}
 8004830:	4886      	ldr	r0, [pc, #536]	; (8004a4c <main+0x4fc>)
 8004832:	f7fb ffe3 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 8004836:	4603      	mov	r3, r0
 8004838:	ee07 3a90 	vmov	s15, r3
 800483c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8004840:	ed9f 5b7b 	vldr	d5, [pc, #492]	; 8004a30 <main+0x4e0>
 8004844:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8004848:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800484c:	4b81      	ldr	r3, [pc, #516]	; (8004a54 <main+0x504>)
 800484e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

	encoderJ2.AMT21_Read();
 8004852:	4881      	ldr	r0, [pc, #516]	; (8004a58 <main+0x508>)
 8004854:	f7fb ff3d 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
	HALENCJ2OK = encoderJ2.AMT21_Check_Value();
 8004858:	487f      	ldr	r0, [pc, #508]	; (8004a58 <main+0x508>)
 800485a:	f7fb ff69 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 800485e:	4603      	mov	r3, r0
 8004860:	461a      	mov	r2, r3
 8004862:	4b7e      	ldr	r3, [pc, #504]	; (8004a5c <main+0x50c>)
 8004864:	701a      	strb	r2, [r3, #0]
	if (HALENCJ2OK == HAL_OK) {
 8004866:	4b7d      	ldr	r3, [pc, #500]	; (8004a5c <main+0x50c>)
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d115      	bne.n	800489a <main+0x34a>
		encoderJ2.unwarp();
 800486e:	487a      	ldr	r0, [pc, #488]	; (8004a58 <main+0x508>)
 8004870:	f7fb ffe6 	bl	8000840 <_ZN5AMT216unwarpEv>
		encoderJ2.setUnwarpZero();
 8004874:	4878      	ldr	r0, [pc, #480]	; (8004a58 <main+0x508>)
 8004876:	f7fc f835 	bl	80008e4 <_ZN5AMT2113setUnwarpZeroEv>
		fcb_joint2.Encoder = encoderJ2.getUnwarpValue() / 2.609 ;}
 800487a:	4877      	ldr	r0, [pc, #476]	; (8004a58 <main+0x508>)
 800487c:	f7fc f83f 	bl	80008fe <_ZN5AMT2114getUnwarpValueEv>
 8004880:	ee07 0a90 	vmov	s15, r0
 8004884:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8004888:	ed9f 5b69 	vldr	d5, [pc, #420]	; 8004a30 <main+0x4e0>
 800488c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8004890:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8004894:	4b72      	ldr	r3, [pc, #456]	; (8004a60 <main+0x510>)
 8004896:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

	encoderJ3.AMT21_Read();
 800489a:	4872      	ldr	r0, [pc, #456]	; (8004a64 <main+0x514>)
 800489c:	f7fb ff19 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
	HALENCJ3OK = encoderJ3.AMT21_Check_Value();
 80048a0:	4870      	ldr	r0, [pc, #448]	; (8004a64 <main+0x514>)
 80048a2:	f7fb ff45 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 80048a6:	4603      	mov	r3, r0
 80048a8:	461a      	mov	r2, r3
 80048aa:	4b6f      	ldr	r3, [pc, #444]	; (8004a68 <main+0x518>)
 80048ac:	701a      	strb	r2, [r3, #0]
	if (HALENCJ3OK == HAL_OK) {
 80048ae:	4b6e      	ldr	r3, [pc, #440]	; (8004a68 <main+0x518>)
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d110      	bne.n	80048d8 <main+0x388>
		fcb_joint3.Encoder = encoderJ3.getAngPos180() / 2.609 ;}
 80048b6:	486b      	ldr	r0, [pc, #428]	; (8004a64 <main+0x514>)
 80048b8:	f7fb ffa0 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 80048bc:	4603      	mov	r3, r0
 80048be:	ee07 3a90 	vmov	s15, r3
 80048c2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80048c6:	ed9f 5b5a 	vldr	d5, [pc, #360]	; 8004a30 <main+0x4e0>
 80048ca:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80048ce:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80048d2:	4b66      	ldr	r3, [pc, #408]	; (8004a6c <main+0x51c>)
 80048d4:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

	encoderJ4.AMT21_Read();
 80048d8:	4865      	ldr	r0, [pc, #404]	; (8004a70 <main+0x520>)
 80048da:	f7fb fefa 	bl	80006d2 <_ZN5AMT2110AMT21_ReadEv>
	HALENCJ4OK = encoderJ4.AMT21_Check_Value();
 80048de:	4864      	ldr	r0, [pc, #400]	; (8004a70 <main+0x520>)
 80048e0:	f7fb ff26 	bl	8000730 <_ZN5AMT2117AMT21_Check_ValueEv>
 80048e4:	4603      	mov	r3, r0
 80048e6:	461a      	mov	r2, r3
 80048e8:	4b62      	ldr	r3, [pc, #392]	; (8004a74 <main+0x524>)
 80048ea:	701a      	strb	r2, [r3, #0]
	if (HALENCJ4OK == HAL_OK) {
 80048ec:	4b61      	ldr	r3, [pc, #388]	; (8004a74 <main+0x524>)
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d110      	bne.n	8004916 <main+0x3c6>
		fcb_joint4.Encoder = encoderJ4.getAngPos180() / 2.609 ;}
 80048f4:	485e      	ldr	r0, [pc, #376]	; (8004a70 <main+0x520>)
 80048f6:	f7fb ff81 	bl	80007fc <_ZN5AMT2112getAngPos180Ev>
 80048fa:	4603      	mov	r3, r0
 80048fc:	ee07 3a90 	vmov	s15, r3
 8004900:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8004904:	ed9f 5b4a 	vldr	d5, [pc, #296]	; 8004a30 <main+0x4e0>
 8004908:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800490c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8004910:	4b59      	ldr	r3, [pc, #356]	; (8004a78 <main+0x528>)
 8004912:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

	fcb_joint1.p11 = 3.60381982 / 100000000.0 ;
 8004916:	4b4f      	ldr	r3, [pc, #316]	; (8004a54 <main+0x504>)
 8004918:	4a58      	ldr	r2, [pc, #352]	; (8004a7c <main+0x52c>)
 800491a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	fcb_joint1.p12 = 1.08884194 / 10000000.0;
 800491e:	4b4d      	ldr	r3, [pc, #308]	; (8004a54 <main+0x504>)
 8004920:	4a57      	ldr	r2, [pc, #348]	; (8004a80 <main+0x530>)
 8004922:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	fcb_joint1.p21 = 1.0888423 / 10000000.0;
 8004926:	4b4b      	ldr	r3, [pc, #300]	; (8004a54 <main+0x504>)
 8004928:	4a56      	ldr	r2, [pc, #344]	; (8004a84 <main+0x534>)
 800492a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	fcb_joint1.p22 = 6.59951866 / 10000000.0;
 800492e:	4b49      	ldr	r3, [pc, #292]	; (8004a54 <main+0x504>)
 8004930:	4a55      	ldr	r2, [pc, #340]	; (8004a88 <main+0x538>)
 8004932:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	fcb_joint3.p11 = 3.60381982 / 100000000.0;
 8004936:	4b4d      	ldr	r3, [pc, #308]	; (8004a6c <main+0x51c>)
 8004938:	4a50      	ldr	r2, [pc, #320]	; (8004a7c <main+0x52c>)
 800493a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	fcb_joint3.p12 = 1.08884194 / 10000000.0;
 800493e:	4b4b      	ldr	r3, [pc, #300]	; (8004a6c <main+0x51c>)
 8004940:	4a4f      	ldr	r2, [pc, #316]	; (8004a80 <main+0x530>)
 8004942:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	fcb_joint3.p21 = 1.0888423 / 10000000.0;
 8004946:	4b49      	ldr	r3, [pc, #292]	; (8004a6c <main+0x51c>)
 8004948:	4a4e      	ldr	r2, [pc, #312]	; (8004a84 <main+0x534>)
 800494a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	fcb_joint3.p22 = 6.59951866 / 10000000.0;
 800494e:	4b47      	ldr	r3, [pc, #284]	; (8004a6c <main+0x51c>)
 8004950:	4a4d      	ldr	r2, [pc, #308]	; (8004a88 <main+0x538>)
 8004952:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4


	fcb_joint1.Q = 0.001;
 8004956:	4b3f      	ldr	r3, [pc, #252]	; (8004a54 <main+0x504>)
 8004958:	4a4c      	ldr	r2, [pc, #304]	; (8004a8c <main+0x53c>)
 800495a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	fcb_joint1.R = 0.0000003;
 800495e:	4b3d      	ldr	r3, [pc, #244]	; (8004a54 <main+0x504>)
 8004960:	4a4b      	ldr	r2, [pc, #300]	; (8004a90 <main+0x540>)
 8004962:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

	fcb_joint2.Q = 0.001;
 8004966:	4b3e      	ldr	r3, [pc, #248]	; (8004a60 <main+0x510>)
 8004968:	4a48      	ldr	r2, [pc, #288]	; (8004a8c <main+0x53c>)
 800496a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	fcb_joint2.R = 0.00003;
 800496e:	4b3c      	ldr	r3, [pc, #240]	; (8004a60 <main+0x510>)
 8004970:	4a48      	ldr	r2, [pc, #288]	; (8004a94 <main+0x544>)
 8004972:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

	fcb_joint3.Q = 0.001;
 8004976:	4b3d      	ldr	r3, [pc, #244]	; (8004a6c <main+0x51c>)
 8004978:	4a44      	ldr	r2, [pc, #272]	; (8004a8c <main+0x53c>)
 800497a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	fcb_joint3.R = 0.000001;
 800497e:	4b3b      	ldr	r3, [pc, #236]	; (8004a6c <main+0x51c>)
 8004980:	4a45      	ldr	r2, [pc, #276]	; (8004a98 <main+0x548>)
 8004982:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

//	fcb_joint1.KalmanFillter(fcb_joint1.Encoder);
	fcb_joint1.X11 = fcb_joint1.Encoder;
 8004986:	4b33      	ldr	r3, [pc, #204]	; (8004a54 <main+0x504>)
 8004988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498a:	4a32      	ldr	r2, [pc, #200]	; (8004a54 <main+0x504>)
 800498c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	fcb_joint1.X21 = 0.0;
 8004990:	4b30      	ldr	r3, [pc, #192]	; (8004a54 <main+0x504>)
 8004992:	f04f 0200 	mov.w	r2, #0
 8004996:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	fcb_joint1.kalman_pos = fcb_joint1.X11;
 800499a:	4b2e      	ldr	r3, [pc, #184]	; (8004a54 <main+0x504>)
 800499c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80049a0:	4a2c      	ldr	r2, [pc, #176]	; (8004a54 <main+0x504>)
 80049a2:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
	fcb_joint1.kalman_velo = 0.0;
 80049a6:	4b2b      	ldr	r3, [pc, #172]	; (8004a54 <main+0x504>)
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	fcb_joint1.Goal_Position = fcb_joint1.Encoder;
 80049b0:	4b28      	ldr	r3, [pc, #160]	; (8004a54 <main+0x504>)
 80049b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049b4:	4a27      	ldr	r2, [pc, #156]	; (8004a54 <main+0x504>)
 80049b6:	6493      	str	r3, [r2, #72]	; 0x48

//	fcb_joint3.KalmanFillter(fcb_joint3.Encoder);
	fcb_joint2.X11 = fcb_joint2.Encoder;
 80049b8:	4b29      	ldr	r3, [pc, #164]	; (8004a60 <main+0x510>)
 80049ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049bc:	4a28      	ldr	r2, [pc, #160]	; (8004a60 <main+0x510>)
 80049be:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	fcb_joint2.X21 = 0.0;
 80049c2:	4b27      	ldr	r3, [pc, #156]	; (8004a60 <main+0x510>)
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	fcb_joint2.kalman_pos = fcb_joint2.X11;
 80049cc:	4b24      	ldr	r3, [pc, #144]	; (8004a60 <main+0x510>)
 80049ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80049d2:	4a23      	ldr	r2, [pc, #140]	; (8004a60 <main+0x510>)
 80049d4:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
	fcb_joint2.kalman_velo = 0.0;
 80049d8:	4b21      	ldr	r3, [pc, #132]	; (8004a60 <main+0x510>)
 80049da:	f04f 0200 	mov.w	r2, #0
 80049de:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	fcb_joint2.Goal_Position = fcb_joint2.Encoder;
 80049e2:	4b1f      	ldr	r3, [pc, #124]	; (8004a60 <main+0x510>)
 80049e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049e6:	4a1e      	ldr	r2, [pc, #120]	; (8004a60 <main+0x510>)
 80049e8:	6493      	str	r3, [r2, #72]	; 0x48

//	fcb_joint3.KalmanFillter(fcb_joint3.Encoder);
	fcb_joint3.X11 = fcb_joint3.Encoder;
 80049ea:	4b20      	ldr	r3, [pc, #128]	; (8004a6c <main+0x51c>)
 80049ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ee:	4a1f      	ldr	r2, [pc, #124]	; (8004a6c <main+0x51c>)
 80049f0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	fcb_joint3.X21 = 0.0;
 80049f4:	4b1d      	ldr	r3, [pc, #116]	; (8004a6c <main+0x51c>)
 80049f6:	f04f 0200 	mov.w	r2, #0
 80049fa:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	fcb_joint3.kalman_pos = fcb_joint3.X11;
 80049fe:	4b1b      	ldr	r3, [pc, #108]	; (8004a6c <main+0x51c>)
 8004a00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004a04:	4a19      	ldr	r2, [pc, #100]	; (8004a6c <main+0x51c>)
 8004a06:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
	fcb_joint3.kalman_velo = 0.0;
 8004a0a:	4b18      	ldr	r3, [pc, #96]	; (8004a6c <main+0x51c>)
 8004a0c:	f04f 0200 	mov.w	r2, #0
 8004a10:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	fcb_joint3.Goal_Position = fcb_joint3.Encoder;
 8004a14:	4b15      	ldr	r3, [pc, #84]	; (8004a6c <main+0x51c>)
 8004a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a18:	4a14      	ldr	r2, [pc, #80]	; (8004a6c <main+0x51c>)
 8004a1a:	6493      	str	r3, [r2, #72]	; 0x48
//		HAL_TIM_Base_Start_IT(&htim5); // Jog 		100 Hz
//		HAL_TIM_Base_Start_IT(&htim6); // Set home 	200 Hz
//		HAL_TIM_Base_Start_IT(&htim7); // Control 	1000 Hz
//		HAL_TIM_Base_Start_IT(&htim12); // 			2000 Hz
//		HAL_TIM_Base_Start_IT(&htim14); // 			500Hz
		HAL_TIM_Base_Start_IT(&htim16); // 			1000Hz
 8004a1c:	481f      	ldr	r0, [pc, #124]	; (8004a9c <main+0x54c>)
 8004a1e:	f008 f8c9 	bl	800cbb4 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim17);	// Joint State 50Hz
 8004a22:	481f      	ldr	r0, [pc, #124]	; (8004aa0 <main+0x550>)
 8004a24:	f008 f8c6 	bl	800cbb4 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 while (1)
 8004a28:	e7fe      	b.n	8004a28 <main+0x4d8>
 8004a2a:	bf00      	nop
 8004a2c:	f3af 8000 	nop.w
 8004a30:	645a1cac 	.word	0x645a1cac
 8004a34:	4004df3b 	.word	0x4004df3b
 8004a38:	240004e8 	.word	0x240004e8
 8004a3c:	c4480000 	.word	0xc4480000
 8004a40:	00000000 	.word	0x00000000
 8004a44:	24000ab8 	.word	0x24000ab8
 8004a48:	24000b2b 	.word	0x24000b2b
 8004a4c:	24000450 	.word	0x24000450
 8004a50:	24000ad4 	.word	0x24000ad4
 8004a54:	24000560 	.word	0x24000560
 8004a58:	2400046c 	.word	0x2400046c
 8004a5c:	24000ad5 	.word	0x24000ad5
 8004a60:	24000644 	.word	0x24000644
 8004a64:	24000488 	.word	0x24000488
 8004a68:	24000ad6 	.word	0x24000ad6
 8004a6c:	24000728 	.word	0x24000728
 8004a70:	240004a4 	.word	0x240004a4
 8004a74:	24000ad7 	.word	0x24000ad7
 8004a78:	2400080c 	.word	0x2400080c
 8004a7c:	331ac86b 	.word	0x331ac86b
 8004a80:	33e9d3b8 	.word	0x33e9d3b8
 8004a84:	33e9d3bd 	.word	0x33e9d3bd
 8004a88:	3531278c 	.word	0x3531278c
 8004a8c:	3a83126f 	.word	0x3a83126f
 8004a90:	34a10fb0 	.word	0x34a10fb0
 8004a94:	37fba882 	.word	0x37fba882
 8004a98:	358637bd 	.word	0x358637bd
 8004a9c:	24000fd8 	.word	0x24000fd8
 8004aa0:	24001024 	.word	0x24001024

08004aa4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b09c      	sub	sp, #112	; 0x70
 8004aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004aae:	224c      	movs	r2, #76	; 0x4c
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f00d f814 	bl	8011ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004ab8:	1d3b      	adds	r3, r7, #4
 8004aba:	2220      	movs	r2, #32
 8004abc:	2100      	movs	r1, #0
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f00d f80e 	bl	8011ae0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004ac4:	2002      	movs	r0, #2
 8004ac6:	f005 fba1 	bl	800a20c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8004aca:	2300      	movs	r3, #0
 8004acc:	603b      	str	r3, [r7, #0]
 8004ace:	4b38      	ldr	r3, [pc, #224]	; (8004bb0 <_Z18SystemClock_Configv+0x10c>)
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	4a37      	ldr	r2, [pc, #220]	; (8004bb0 <_Z18SystemClock_Configv+0x10c>)
 8004ad4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ad8:	6193      	str	r3, [r2, #24]
 8004ada:	4b35      	ldr	r3, [pc, #212]	; (8004bb0 <_Z18SystemClock_Configv+0x10c>)
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004ae2:	603b      	str	r3, [r7, #0]
 8004ae4:	4b33      	ldr	r3, [pc, #204]	; (8004bb4 <_Z18SystemClock_Configv+0x110>)
 8004ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae8:	4a32      	ldr	r2, [pc, #200]	; (8004bb4 <_Z18SystemClock_Configv+0x110>)
 8004aea:	f043 0301 	orr.w	r3, r3, #1
 8004aee:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004af0:	4b30      	ldr	r3, [pc, #192]	; (8004bb4 <_Z18SystemClock_Configv+0x110>)
 8004af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af4:	f003 0301 	and.w	r3, r3, #1
 8004af8:	603b      	str	r3, [r7, #0]
 8004afa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8004afc:	4b2c      	ldr	r3, [pc, #176]	; (8004bb0 <_Z18SystemClock_Configv+0x10c>)
 8004afe:	699b      	ldr	r3, [r3, #24]
 8004b00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b08:	bf14      	ite	ne
 8004b0a:	2301      	movne	r3, #1
 8004b0c:	2300      	moveq	r3, #0
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d000      	beq.n	8004b16 <_Z18SystemClock_Configv+0x72>
 8004b14:	e7f2      	b.n	8004afc <_Z18SystemClock_Configv+0x58>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004b16:	2302      	movs	r3, #2
 8004b18:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004b1e:	2340      	movs	r3, #64	; 0x40
 8004b20:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004b22:	2302      	movs	r3, #2
 8004b24:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004b26:	2300      	movs	r3, #0
 8004b28:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004b2a:	2304      	movs	r3, #4
 8004b2c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8004b2e:	233c      	movs	r3, #60	; 0x3c
 8004b30:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8004b32:	2302      	movs	r3, #2
 8004b34:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8004b36:	2306      	movs	r3, #6
 8004b38:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8004b3e:	230c      	movs	r3, #12
 8004b40:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8004b42:	2300      	movs	r3, #0
 8004b44:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8004b46:	2300      	movs	r3, #0
 8004b48:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004b4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f005 fb96 	bl	800a280 <HAL_RCC_OscConfig>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	bf14      	ite	ne
 8004b5a:	2301      	movne	r3, #1
 8004b5c:	2300      	moveq	r3, #0
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d001      	beq.n	8004b68 <_Z18SystemClock_Configv+0xc4>
  {
    Error_Handler();
 8004b64:	f000 f856 	bl	8004c14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004b68:	233f      	movs	r3, #63	; 0x3f
 8004b6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8004b70:	2300      	movs	r3, #0
 8004b72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8004b74:	2308      	movs	r3, #8
 8004b76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8004b78:	2340      	movs	r3, #64	; 0x40
 8004b7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8004b7c:	2340      	movs	r3, #64	; 0x40
 8004b7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8004b80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b84:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8004b86:	2340      	movs	r3, #64	; 0x40
 8004b88:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004b8a:	1d3b      	adds	r3, r7, #4
 8004b8c:	2104      	movs	r1, #4
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f005 ffa4 	bl	800aadc <HAL_RCC_ClockConfig>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	bf14      	ite	ne
 8004b9a:	2301      	movne	r3, #1
 8004b9c:	2300      	moveq	r3, #0
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <_Z18SystemClock_Configv+0x104>
  {
    Error_Handler();
 8004ba4:	f000 f836 	bl	8004c14 <Error_Handler>
  }
}
 8004ba8:	bf00      	nop
 8004baa:	3770      	adds	r7, #112	; 0x70
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	58024800 	.word	0x58024800
 8004bb4:	58000400 	.word	0x58000400

08004bb8 <HAL_GPIO_EXTI_Callback>:

/*void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
//
//}
*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == LM_Z_BOTTOM_Pin){	// Limit Switch Bottom Z-axis
 8004bc2:	88fb      	ldrh	r3, [r7, #6]
 8004bc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bc8:	d102      	bne.n	8004bd0 <HAL_GPIO_EXTI_Callback+0x18>
		Limit_sw_Z_Bot = true;
 8004bca:	4b0e      	ldr	r3, [pc, #56]	; (8004c04 <HAL_GPIO_EXTI_Callback+0x4c>)
 8004bcc:	2201      	movs	r2, #1
 8004bce:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == LM_Z_TOP_Pin){	// Limit Switch Top Z-axis
 8004bd0:	88fb      	ldrh	r3, [r7, #6]
 8004bd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bd6:	d102      	bne.n	8004bde <HAL_GPIO_EXTI_Callback+0x26>
		Limit_sw_Z_Top = true;
 8004bd8:	4b0b      	ldr	r3, [pc, #44]	; (8004c08 <HAL_GPIO_EXTI_Callback+0x50>)
 8004bda:	2201      	movs	r2, #1
 8004bdc:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == LM_SERVO_Pin){	// Limit Switch Servo
 8004bde:	88fb      	ldrh	r3, [r7, #6]
 8004be0:	2b80      	cmp	r3, #128	; 0x80
 8004be2:	d102      	bne.n	8004bea <HAL_GPIO_EXTI_Callback+0x32>
		Limit_sw_Gripper = true;
 8004be4:	4b09      	ldr	r3, [pc, #36]	; (8004c0c <HAL_GPIO_EXTI_Callback+0x54>)
 8004be6:	2201      	movs	r2, #1
 8004be8:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == LM_LED_Pin){	// Limit Switch LED on Cabinet
 8004bea:	88fb      	ldrh	r3, [r7, #6]
 8004bec:	2b40      	cmp	r3, #64	; 0x40
 8004bee:	d102      	bne.n	8004bf6 <HAL_GPIO_EXTI_Callback+0x3e>
		Limit_sw_Emergancy = true;
 8004bf0:	4b07      	ldr	r3, [pc, #28]	; (8004c10 <HAL_GPIO_EXTI_Callback+0x58>)
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	701a      	strb	r2, [r3, #0]
	}


}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	24000b2a 	.word	0x24000b2a
 8004c08:	24000b2b 	.word	0x24000b2b
 8004c0c:	24000b2c 	.word	0x24000b2c
 8004c10:	24000b2d 	.word	0x24000b2d

08004c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8004c18:	2200      	movs	r2, #0
 8004c1a:	2101      	movs	r1, #1
 8004c1c:	4808      	ldr	r0, [pc, #32]	; (8004c40 <Error_Handler+0x2c>)
 8004c1e:	f005 fac1 	bl	800a1a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004c22:	2200      	movs	r2, #0
 8004c24:	2102      	movs	r1, #2
 8004c26:	4807      	ldr	r0, [pc, #28]	; (8004c44 <Error_Handler+0x30>)
 8004c28:	f005 fabc 	bl	800a1a4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c32:	4803      	ldr	r0, [pc, #12]	; (8004c40 <Error_Handler+0x2c>)
 8004c34:	f005 fab6 	bl	800a1a4 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c38:	b672      	cpsid	i
}
 8004c3a:	bf00      	nop
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 8004c3c:	e7fe      	b.n	8004c3c <Error_Handler+0x28>
 8004c3e:	bf00      	nop
 8004c40:	58020400 	.word	0x58020400
 8004c44:	58021000 	.word	0x58021000

08004c48 <_Z41__static_initialization_and_destruction_0ii>:
}
  /* USER CODE END Error_Handler_Debug */
}
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af02      	add	r7, sp, #8
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d152      	bne.n	8004cfe <_Z41__static_initialization_and_destruction_0ii+0xb6>
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d14d      	bne.n	8004cfe <_Z41__static_initialization_and_destruction_0ii+0xb6>
AMT21 encoderJ1(&huart4, 0xD4);
 8004c62:	22d4      	movs	r2, #212	; 0xd4
 8004c64:	4942      	ldr	r1, [pc, #264]	; (8004d70 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8004c66:	4843      	ldr	r0, [pc, #268]	; (8004d74 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8004c68:	f7fb fd14 	bl	8000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
AMT21 encoderJ2(&huart4, 0xB4);
 8004c6c:	22b4      	movs	r2, #180	; 0xb4
 8004c6e:	4940      	ldr	r1, [pc, #256]	; (8004d70 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8004c70:	4841      	ldr	r0, [pc, #260]	; (8004d78 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8004c72:	f7fb fd0f 	bl	8000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
AMT21 encoderJ3(&huart4, 0xC4);
 8004c76:	22c4      	movs	r2, #196	; 0xc4
 8004c78:	493d      	ldr	r1, [pc, #244]	; (8004d70 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8004c7a:	4840      	ldr	r0, [pc, #256]	; (8004d7c <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8004c7c:	f7fb fd0a 	bl	8000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
AMT21 encoderJ4(&huart4, 0xA4);
 8004c80:	22a4      	movs	r2, #164	; 0xa4
 8004c82:	493b      	ldr	r1, [pc, #236]	; (8004d70 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8004c84:	483e      	ldr	r0, [pc, #248]	; (8004d80 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8004c86:	f7fb fd05 	bl	8000694 <_ZN5AMT21C1EP20__UART_HandleTypeDefh>
Stepper stepperJ1(&htim3, TIM_CHANNEL_1, DIR_3_GPIO_Port, DIR_3_Pin);
 8004c8a:	2320      	movs	r3, #32
 8004c8c:	9300      	str	r3, [sp, #0]
 8004c8e:	4b3d      	ldr	r3, [pc, #244]	; (8004d84 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8004c90:	2200      	movs	r2, #0
 8004c92:	493d      	ldr	r1, [pc, #244]	; (8004d88 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8004c94:	483d      	ldr	r0, [pc, #244]	; (8004d8c <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8004c96:	f7fd f805 	bl	8001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
Stepper stepperJ2(&htim1, TIM_CHANNEL_2, DIR_1_GPIO_Port, DIR_1_Pin);
 8004c9a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	4b3b      	ldr	r3, [pc, #236]	; (8004d90 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8004ca2:	2204      	movs	r2, #4
 8004ca4:	493b      	ldr	r1, [pc, #236]	; (8004d94 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8004ca6:	483c      	ldr	r0, [pc, #240]	; (8004d98 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8004ca8:	f7fc fffc 	bl	8001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
Stepper stepperJ3(&htim15, TIM_CHANNEL_2, DIR_5_GPIO_Port, DIR_5_Pin);
 8004cac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	4b37      	ldr	r3, [pc, #220]	; (8004d90 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8004cb4:	2204      	movs	r2, #4
 8004cb6:	4939      	ldr	r1, [pc, #228]	; (8004d9c <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8004cb8:	4839      	ldr	r0, [pc, #228]	; (8004da0 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8004cba:	f7fc fff3 	bl	8001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
Stepper stepperJ4(&htim2, TIM_CHANNEL_3, DIR_2_GPIO_Port, DIR_2_Pin);
 8004cbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	4b2f      	ldr	r3, [pc, #188]	; (8004d84 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8004cc6:	2208      	movs	r2, #8
 8004cc8:	4936      	ldr	r1, [pc, #216]	; (8004da4 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8004cca:	4837      	ldr	r0, [pc, #220]	; (8004da8 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8004ccc:	f7fc ffea 	bl	8001ca4 <_ZN7StepperC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefm>
RobotJoint fcb_joint1;
 8004cd0:	4836      	ldr	r0, [pc, #216]	; (8004dac <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8004cd2:	f7fb fe45 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_joint2;
 8004cd6:	4836      	ldr	r0, [pc, #216]	; (8004db0 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8004cd8:	f7fb fe42 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_joint3;
 8004cdc:	4835      	ldr	r0, [pc, #212]	; (8004db4 <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 8004cde:	f7fb fe3f 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_joint4;
 8004ce2:	4835      	ldr	r0, [pc, #212]	; (8004db8 <_Z41__static_initialization_and_destruction_0ii+0x170>)
 8004ce4:	f7fb fe3c 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_Y;
 8004ce8:	4834      	ldr	r0, [pc, #208]	; (8004dbc <_Z41__static_initialization_and_destruction_0ii+0x174>)
 8004cea:	f7fb fe39 	bl	8000960 <_ZN10RobotJointC1Ev>
RobotJoint fcb_X;
 8004cee:	4834      	ldr	r0, [pc, #208]	; (8004dc0 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8004cf0:	f7fb fe36 	bl	8000960 <_ZN10RobotJointC1Ev>
ServoMotor gripper(&htim4, TIM_CHANNEL_3);
 8004cf4:	2208      	movs	r2, #8
 8004cf6:	4933      	ldr	r1, [pc, #204]	; (8004dc4 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8004cf8:	4833      	ldr	r0, [pc, #204]	; (8004dc8 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8004cfa:	f7fc fd49 	bl	8001790 <_ZN10ServoMotorC1EP17TIM_HandleTypeDefm>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d131      	bne.n	8004d68 <_Z41__static_initialization_and_destruction_0ii+0x120>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d12c      	bne.n	8004d68 <_Z41__static_initialization_and_destruction_0ii+0x120>
 8004d0e:	482e      	ldr	r0, [pc, #184]	; (8004dc8 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8004d10:	f7fc fd6e 	bl	80017f0 <_ZN10ServoMotorD1Ev>
RobotJoint fcb_X;
 8004d14:	482a      	ldr	r0, [pc, #168]	; (8004dc0 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8004d16:	f7fb fe91 	bl	8000a3c <_ZN10RobotJointD1Ev>
RobotJoint fcb_Y;
 8004d1a:	4828      	ldr	r0, [pc, #160]	; (8004dbc <_Z41__static_initialization_and_destruction_0ii+0x174>)
 8004d1c:	f7fb fe8e 	bl	8000a3c <_ZN10RobotJointD1Ev>
RobotJoint fcb_joint4;
 8004d20:	4825      	ldr	r0, [pc, #148]	; (8004db8 <_Z41__static_initialization_and_destruction_0ii+0x170>)
 8004d22:	f7fb fe8b 	bl	8000a3c <_ZN10RobotJointD1Ev>
RobotJoint fcb_joint3;
 8004d26:	4823      	ldr	r0, [pc, #140]	; (8004db4 <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 8004d28:	f7fb fe88 	bl	8000a3c <_ZN10RobotJointD1Ev>
RobotJoint fcb_joint2;
 8004d2c:	4820      	ldr	r0, [pc, #128]	; (8004db0 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8004d2e:	f7fb fe85 	bl	8000a3c <_ZN10RobotJointD1Ev>
RobotJoint fcb_joint1;
 8004d32:	481e      	ldr	r0, [pc, #120]	; (8004dac <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8004d34:	f7fb fe82 	bl	8000a3c <_ZN10RobotJointD1Ev>
Stepper stepperJ4(&htim2, TIM_CHANNEL_3, DIR_2_GPIO_Port, DIR_2_Pin);
 8004d38:	481b      	ldr	r0, [pc, #108]	; (8004da8 <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8004d3a:	f7fc fff5 	bl	8001d28 <_ZN7StepperD1Ev>
Stepper stepperJ3(&htim15, TIM_CHANNEL_2, DIR_5_GPIO_Port, DIR_5_Pin);
 8004d3e:	4818      	ldr	r0, [pc, #96]	; (8004da0 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8004d40:	f7fc fff2 	bl	8001d28 <_ZN7StepperD1Ev>
Stepper stepperJ2(&htim1, TIM_CHANNEL_2, DIR_1_GPIO_Port, DIR_1_Pin);
 8004d44:	4814      	ldr	r0, [pc, #80]	; (8004d98 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8004d46:	f7fc ffef 	bl	8001d28 <_ZN7StepperD1Ev>
Stepper stepperJ1(&htim3, TIM_CHANNEL_1, DIR_3_GPIO_Port, DIR_3_Pin);
 8004d4a:	4810      	ldr	r0, [pc, #64]	; (8004d8c <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8004d4c:	f7fc ffec 	bl	8001d28 <_ZN7StepperD1Ev>
AMT21 encoderJ4(&huart4, 0xA4);
 8004d50:	480b      	ldr	r0, [pc, #44]	; (8004d80 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8004d52:	f7fb fcb3 	bl	80006bc <_ZN5AMT21D1Ev>
AMT21 encoderJ3(&huart4, 0xC4);
 8004d56:	4809      	ldr	r0, [pc, #36]	; (8004d7c <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8004d58:	f7fb fcb0 	bl	80006bc <_ZN5AMT21D1Ev>
AMT21 encoderJ2(&huart4, 0xB4);
 8004d5c:	4806      	ldr	r0, [pc, #24]	; (8004d78 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8004d5e:	f7fb fcad 	bl	80006bc <_ZN5AMT21D1Ev>
AMT21 encoderJ1(&huart4, 0xD4);
 8004d62:	4804      	ldr	r0, [pc, #16]	; (8004d74 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8004d64:	f7fb fcaa 	bl	80006bc <_ZN5AMT21D1Ev>
}
 8004d68:	bf00      	nop
 8004d6a:	3708      	adds	r7, #8
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	24001070 	.word	0x24001070
 8004d74:	24000450 	.word	0x24000450
 8004d78:	2400046c 	.word	0x2400046c
 8004d7c:	24000488 	.word	0x24000488
 8004d80:	240004a4 	.word	0x240004a4
 8004d84:	58020400 	.word	0x58020400
 8004d88:	24000d2c 	.word	0x24000d2c
 8004d8c:	240004c0 	.word	0x240004c0
 8004d90:	58021000 	.word	0x58021000
 8004d94:	24000c94 	.word	0x24000c94
 8004d98:	240004e8 	.word	0x240004e8
 8004d9c:	24000f8c 	.word	0x24000f8c
 8004da0:	24000510 	.word	0x24000510
 8004da4:	24000ce0 	.word	0x24000ce0
 8004da8:	24000538 	.word	0x24000538
 8004dac:	24000560 	.word	0x24000560
 8004db0:	24000644 	.word	0x24000644
 8004db4:	24000728 	.word	0x24000728
 8004db8:	2400080c 	.word	0x2400080c
 8004dbc:	240008f0 	.word	0x240008f0
 8004dc0:	240009d4 	.word	0x240009d4
 8004dc4:	24000d78 	.word	0x24000d78
 8004dc8:	24000ab8 	.word	0x24000ab8

08004dcc <_GLOBAL__sub_I_TIM_MS>:
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004dd4:	2001      	movs	r0, #1
 8004dd6:	f7ff ff37 	bl	8004c48 <_Z41__static_initialization_and_destruction_0ii>
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <_GLOBAL__sub_D_TIM_MS>:
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004de4:	2000      	movs	r0, #0
 8004de6:	f7ff ff2f 	bl	8004c48 <_Z41__static_initialization_and_destruction_0ii>
 8004dea:	bd80      	pop	{r7, pc}

08004dec <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8004df0:	4b27      	ldr	r3, [pc, #156]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004df2:	4a28      	ldr	r2, [pc, #160]	; (8004e94 <MX_SPI3_Init+0xa8>)
 8004df4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004df6:	4b26      	ldr	r3, [pc, #152]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004df8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004dfc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004dfe:	4b24      	ldr	r3, [pc, #144]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8004e04:	4b22      	ldr	r3, [pc, #136]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e06:	2203      	movs	r2, #3
 8004e08:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e0a:	4b21      	ldr	r3, [pc, #132]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004e10:	4b1f      	ldr	r3, [pc, #124]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004e16:	4b1e      	ldr	r3, [pc, #120]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e18:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004e1c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e1e:	4b1c      	ldr	r3, [pc, #112]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e20:	2200      	movs	r2, #0
 8004e22:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004e24:	4b1a      	ldr	r3, [pc, #104]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004e2a:	4b19      	ldr	r3, [pc, #100]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e30:	4b17      	ldr	r3, [pc, #92]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8004e36:	4b16      	ldr	r3, [pc, #88]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004e3c:	4b14      	ldr	r3, [pc, #80]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004e42:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8004e44:	4b12      	ldr	r3, [pc, #72]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8004e4a:	4b11      	ldr	r3, [pc, #68]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004e50:	4b0f      	ldr	r3, [pc, #60]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004e56:	4b0e      	ldr	r3, [pc, #56]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8004e5c:	4b0c      	ldr	r3, [pc, #48]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8004e62:	4b0b      	ldr	r3, [pc, #44]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8004e68:	4b09      	ldr	r3, [pc, #36]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8004e6e:	4b08      	ldr	r3, [pc, #32]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e70:	2200      	movs	r2, #0
 8004e72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8004e74:	4b06      	ldr	r3, [pc, #24]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004e7a:	4805      	ldr	r0, [pc, #20]	; (8004e90 <MX_SPI3_Init+0xa4>)
 8004e7c:	f007 fd22 	bl	800c8c4 <HAL_SPI_Init>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 8004e86:	f7ff fec5 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004e8a:	bf00      	nop
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	24000c08 	.word	0x24000c08
 8004e94:	40003c00 	.word	0x40003c00

08004e98 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b0b8      	sub	sp, #224	; 0xe0
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ea0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	605a      	str	r2, [r3, #4]
 8004eaa:	609a      	str	r2, [r3, #8]
 8004eac:	60da      	str	r2, [r3, #12]
 8004eae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004eb0:	f107 0310 	add.w	r3, r7, #16
 8004eb4:	22bc      	movs	r2, #188	; 0xbc
 8004eb6:	2100      	movs	r1, #0
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f00c fe11 	bl	8011ae0 <memset>
  if(spiHandle->Instance==SPI3)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a25      	ldr	r2, [pc, #148]	; (8004f58 <HAL_SPI_MspInit+0xc0>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d142      	bne.n	8004f4e <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8004ec8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ecc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ed2:	f107 0310 	add.w	r3, r7, #16
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f006 f98c 	bl	800b1f4 <HAL_RCCEx_PeriphCLKConfig>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d001      	beq.n	8004ee6 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8004ee2:	f7ff fe97 	bl	8004c14 <Error_Handler>
    }

    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004ee6:	4b1d      	ldr	r3, [pc, #116]	; (8004f5c <HAL_SPI_MspInit+0xc4>)
 8004ee8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004eec:	4a1b      	ldr	r2, [pc, #108]	; (8004f5c <HAL_SPI_MspInit+0xc4>)
 8004eee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ef2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004ef6:	4b19      	ldr	r3, [pc, #100]	; (8004f5c <HAL_SPI_MspInit+0xc4>)
 8004ef8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004efc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f00:	60fb      	str	r3, [r7, #12]
 8004f02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f04:	4b15      	ldr	r3, [pc, #84]	; (8004f5c <HAL_SPI_MspInit+0xc4>)
 8004f06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004f0a:	4a14      	ldr	r2, [pc, #80]	; (8004f5c <HAL_SPI_MspInit+0xc4>)
 8004f0c:	f043 0304 	orr.w	r3, r3, #4
 8004f10:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004f14:	4b11      	ldr	r3, [pc, #68]	; (8004f5c <HAL_SPI_MspInit+0xc4>)
 8004f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004f1a:	f003 0304 	and.w	r3, r3, #4
 8004f1e:	60bb      	str	r3, [r7, #8]
 8004f20:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004f22:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004f26:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f2a:	2302      	movs	r3, #2
 8004f2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f30:	2300      	movs	r3, #0
 8004f32:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f36:	2300      	movs	r3, #0
 8004f38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004f3c:	2306      	movs	r3, #6
 8004f3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f42:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004f46:	4619      	mov	r1, r3
 8004f48:	4805      	ldr	r0, [pc, #20]	; (8004f60 <HAL_SPI_MspInit+0xc8>)
 8004f4a:	f004 ff7b 	bl	8009e44 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8004f4e:	bf00      	nop
 8004f50:	37e0      	adds	r7, #224	; 0xe0
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	40003c00 	.word	0x40003c00
 8004f5c:	58024400 	.word	0x58024400
 8004f60:	58020800 	.word	0x58020800

08004f64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f6a:	4b0a      	ldr	r3, [pc, #40]	; (8004f94 <HAL_MspInit+0x30>)
 8004f6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004f70:	4a08      	ldr	r2, [pc, #32]	; (8004f94 <HAL_MspInit+0x30>)
 8004f72:	f043 0302 	orr.w	r3, r3, #2
 8004f76:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004f7a:	4b06      	ldr	r3, [pc, #24]	; (8004f94 <HAL_MspInit+0x30>)
 8004f7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	607b      	str	r3, [r7, #4]
 8004f86:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr
 8004f94:	58024400 	.word	0x58024400

08004f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004f9c:	e7fe      	b.n	8004f9c <NMI_Handler+0x4>

08004f9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fa2:	e7fe      	b.n	8004fa2 <HardFault_Handler+0x4>

08004fa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004fa8:	e7fe      	b.n	8004fa8 <MemManage_Handler+0x4>

08004faa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004faa:	b480      	push	{r7}
 8004fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004fae:	e7fe      	b.n	8004fae <BusFault_Handler+0x4>

08004fb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004fb4:	e7fe      	b.n	8004fb4 <UsageFault_Handler+0x4>

08004fb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004fba:	bf00      	nop
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004fc8:	bf00      	nop
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004fd6:	bf00      	nop
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004fe4:	f001 fd88 	bl	8006af8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8004fe8:	f001 fee5 	bl	8006db6 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8004fec:	bf00      	nop
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8004ff4:	4802      	ldr	r0, [pc, #8]	; (8005000 <DMA1_Stream0_IRQHandler+0x10>)
 8004ff6:	f003 fc13 	bl	8008820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004ffa:	bf00      	nop
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	240013a0 	.word	0x240013a0

08005004 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005008:	4802      	ldr	r0, [pc, #8]	; (8005014 <DMA1_Stream1_IRQHandler+0x10>)
 800500a:	f003 fc09 	bl	8008820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800500e:	bf00      	nop
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	24001508 	.word	0x24001508

08005018 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800501c:	4802      	ldr	r0, [pc, #8]	; (8005028 <DMA1_Stream2_IRQHandler+0x10>)
 800501e:	f003 fbff 	bl	8008820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8005022:	bf00      	nop
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	24001580 	.word	0x24001580

0800502c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8005030:	4802      	ldr	r0, [pc, #8]	; (800503c <DMA1_Stream3_IRQHandler+0x10>)
 8005032:	f003 fbf5 	bl	8008820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8005036:	bf00      	nop
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	240012b0 	.word	0x240012b0

08005040 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8005044:	4802      	ldr	r0, [pc, #8]	; (8005050 <DMA1_Stream4_IRQHandler+0x10>)
 8005046:	f003 fbeb 	bl	8008820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800504a:	bf00      	nop
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	24001328 	.word	0x24001328

08005054 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005058:	4802      	ldr	r0, [pc, #8]	; (8005064 <DMA1_Stream5_IRQHandler+0x10>)
 800505a:	f003 fbe1 	bl	8008820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800505e:	bf00      	nop
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	24001418 	.word	0x24001418

08005068 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800506c:	4802      	ldr	r0, [pc, #8]	; (8005078 <DMA1_Stream6_IRQHandler+0x10>)
 800506e:	f003 fbd7 	bl	8008820 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8005072:	bf00      	nop
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	24001490 	.word	0x24001490

0800507c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STEP_5_Pin);
 8005080:	2040      	movs	r0, #64	; 0x40
 8005082:	f005 f8a8 	bl	800a1d6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM_SERVO_Pin);
 8005086:	2080      	movs	r0, #128	; 0x80
 8005088:	f005 f8a5 	bl	800a1d6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800508c:	bf00      	nop
 800508e:	bd80      	pop	{r7, pc}

08005090 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005094:	4802      	ldr	r0, [pc, #8]	; (80050a0 <USART2_IRQHandler+0x10>)
 8005096:	f009 faa1 	bl	800e5dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800509a:	bf00      	nop
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	24001190 	.word	0x24001190

080050a4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80050a8:	4802      	ldr	r0, [pc, #8]	; (80050b4 <USART3_IRQHandler+0x10>)
 80050aa:	f009 fa97 	bl	800e5dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80050ae:	bf00      	nop
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	24001220 	.word	0x24001220

080050b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LM2_Pin);
 80050bc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80050c0:	f005 f889 	bl	800a1d6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM1_Pin);
 80050c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80050c8:	f005 f885 	bl	800a1d6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LM_Z_BOTTOM_Pin);
 80050cc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80050d0:	f005 f881 	bl	800a1d6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIR_1_Pin);
 80050d4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80050d8:	f005 f87d 	bl	800a1d6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80050dc:	bf00      	nop
 80050de:	bd80      	pop	{r7, pc}

080050e0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80050e4:	4802      	ldr	r0, [pc, #8]	; (80050f0 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 80050e6:	f007 ff7b 	bl	800cfe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80050ea:	bf00      	nop
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	24000ea8 	.word	0x24000ea8

080050f4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 80050f8:	4802      	ldr	r0, [pc, #8]	; (8005104 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80050fa:	f007 ff71 	bl	800cfe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80050fe:	bf00      	nop
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	24000ef4 	.word	0x24000ef4

08005108 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800510c:	4802      	ldr	r0, [pc, #8]	; (8005118 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800510e:	f007 ff67 	bl	800cfe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8005112:	bf00      	nop
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	24000f40 	.word	0x24000f40

0800511c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005120:	4802      	ldr	r0, [pc, #8]	; (800512c <TIM5_IRQHandler+0x10>)
 8005122:	f007 ff5d 	bl	800cfe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005126:	bf00      	nop
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	24000dc4 	.word	0x24000dc4

08005130 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005134:	4802      	ldr	r0, [pc, #8]	; (8005140 <UART4_IRQHandler+0x10>)
 8005136:	f009 fa51 	bl	800e5dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800513a:	bf00      	nop
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	24001070 	.word	0x24001070

08005144 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005148:	4802      	ldr	r0, [pc, #8]	; (8005154 <TIM6_DAC_IRQHandler+0x10>)
 800514a:	f007 ff49 	bl	800cfe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800514e:	bf00      	nop
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	24000e10 	.word	0x24000e10

08005158 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800515c:	4802      	ldr	r0, [pc, #8]	; (8005168 <TIM7_IRQHandler+0x10>)
 800515e:	f007 ff3f 	bl	800cfe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005162:	bf00      	nop
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	24000e5c 	.word	0x24000e5c

0800516c <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8005170:	4802      	ldr	r0, [pc, #8]	; (800517c <UART7_IRQHandler+0x10>)
 8005172:	f009 fa33 	bl	800e5dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8005176:	bf00      	nop
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	24001100 	.word	0x24001100

08005180 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8005184:	4802      	ldr	r0, [pc, #8]	; (8005190 <TIM16_IRQHandler+0x10>)
 8005186:	f007 ff2b 	bl	800cfe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 800518a:	bf00      	nop
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	24000fd8 	.word	0x24000fd8

08005194 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8005198:	4802      	ldr	r0, [pc, #8]	; (80051a4 <TIM17_IRQHandler+0x10>)
 800519a:	f007 ff21 	bl	800cfe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800519e:	bf00      	nop
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	24001024 	.word	0x24001024

080051a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80051a8:	b480      	push	{r7}
 80051aa:	af00      	add	r7, sp, #0
	return 1;
 80051ac:	2301      	movs	r3, #1
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <_kill>:

int _kill(int pid, int sig)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80051c2:	f00c fc63 	bl	8011a8c <__errno>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2216      	movs	r2, #22
 80051ca:	601a      	str	r2, [r3, #0]
	return -1;
 80051cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3708      	adds	r7, #8
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <_exit>:

void _exit (int status)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80051e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f7ff ffe7 	bl	80051b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80051ea:	e7fe      	b.n	80051ea <_exit+0x12>

080051ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b086      	sub	sp, #24
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051f8:	2300      	movs	r3, #0
 80051fa:	617b      	str	r3, [r7, #20]
 80051fc:	e00a      	b.n	8005214 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80051fe:	f3af 8000 	nop.w
 8005202:	4601      	mov	r1, r0
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	1c5a      	adds	r2, r3, #1
 8005208:	60ba      	str	r2, [r7, #8]
 800520a:	b2ca      	uxtb	r2, r1
 800520c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	3301      	adds	r3, #1
 8005212:	617b      	str	r3, [r7, #20]
 8005214:	697a      	ldr	r2, [r7, #20]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	429a      	cmp	r2, r3
 800521a:	dbf0      	blt.n	80051fe <_read+0x12>
	}

return len;
 800521c:	687b      	ldr	r3, [r7, #4]
}
 800521e:	4618      	mov	r0, r3
 8005220:	3718      	adds	r7, #24
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b086      	sub	sp, #24
 800522a:	af00      	add	r7, sp, #0
 800522c:	60f8      	str	r0, [r7, #12]
 800522e:	60b9      	str	r1, [r7, #8]
 8005230:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005232:	2300      	movs	r3, #0
 8005234:	617b      	str	r3, [r7, #20]
 8005236:	e009      	b.n	800524c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	60ba      	str	r2, [r7, #8]
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	4618      	mov	r0, r3
 8005242:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	3301      	adds	r3, #1
 800524a:	617b      	str	r3, [r7, #20]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	429a      	cmp	r2, r3
 8005252:	dbf1      	blt.n	8005238 <_write+0x12>
	}
	return len;
 8005254:	687b      	ldr	r3, [r7, #4]
}
 8005256:	4618      	mov	r0, r3
 8005258:	3718      	adds	r7, #24
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}

0800525e <_close>:

int _close(int file)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
	return -1;
 8005266:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800526a:	4618      	mov	r0, r3
 800526c:	370c      	adds	r7, #12
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr

08005276 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005276:	b480      	push	{r7}
 8005278:	b083      	sub	sp, #12
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
 800527e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005286:	605a      	str	r2, [r3, #4]
	return 0;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <_isatty>:

int _isatty(int file)
{
 8005296:	b480      	push	{r7}
 8005298:	b083      	sub	sp, #12
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
	return 1;
 800529e:	2301      	movs	r3, #1
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
	return 0;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3714      	adds	r7, #20
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
	...

080052c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b086      	sub	sp, #24
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052d0:	4a14      	ldr	r2, [pc, #80]	; (8005324 <_sbrk+0x5c>)
 80052d2:	4b15      	ldr	r3, [pc, #84]	; (8005328 <_sbrk+0x60>)
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80052dc:	4b13      	ldr	r3, [pc, #76]	; (800532c <_sbrk+0x64>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d102      	bne.n	80052ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80052e4:	4b11      	ldr	r3, [pc, #68]	; (800532c <_sbrk+0x64>)
 80052e6:	4a12      	ldr	r2, [pc, #72]	; (8005330 <_sbrk+0x68>)
 80052e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052ea:	4b10      	ldr	r3, [pc, #64]	; (800532c <_sbrk+0x64>)
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4413      	add	r3, r2
 80052f2:	693a      	ldr	r2, [r7, #16]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d207      	bcs.n	8005308 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052f8:	f00c fbc8 	bl	8011a8c <__errno>
 80052fc:	4603      	mov	r3, r0
 80052fe:	220c      	movs	r2, #12
 8005300:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005302:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005306:	e009      	b.n	800531c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005308:	4b08      	ldr	r3, [pc, #32]	; (800532c <_sbrk+0x64>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800530e:	4b07      	ldr	r3, [pc, #28]	; (800532c <_sbrk+0x64>)
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4413      	add	r3, r2
 8005316:	4a05      	ldr	r2, [pc, #20]	; (800532c <_sbrk+0x64>)
 8005318:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800531a:	68fb      	ldr	r3, [r7, #12]
}
 800531c:	4618      	mov	r0, r3
 800531e:	3718      	adds	r7, #24
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	24001c10 	.word	0x24001c10
 8005328:	00000400 	.word	0x00000400
 800532c:	24000c90 	.word	0x24000c90
 8005330:	24001610 	.word	0x24001610

08005334 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005334:	b480      	push	{r7}
 8005336:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005338:	4b39      	ldr	r3, [pc, #228]	; (8005420 <SystemInit+0xec>)
 800533a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800533e:	4a38      	ldr	r2, [pc, #224]	; (8005420 <SystemInit+0xec>)
 8005340:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005344:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005348:	4b36      	ldr	r3, [pc, #216]	; (8005424 <SystemInit+0xf0>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 030f 	and.w	r3, r3, #15
 8005350:	2b06      	cmp	r3, #6
 8005352:	d807      	bhi.n	8005364 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005354:	4b33      	ldr	r3, [pc, #204]	; (8005424 <SystemInit+0xf0>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f023 030f 	bic.w	r3, r3, #15
 800535c:	4a31      	ldr	r2, [pc, #196]	; (8005424 <SystemInit+0xf0>)
 800535e:	f043 0307 	orr.w	r3, r3, #7
 8005362:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005364:	4b30      	ldr	r3, [pc, #192]	; (8005428 <SystemInit+0xf4>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a2f      	ldr	r2, [pc, #188]	; (8005428 <SystemInit+0xf4>)
 800536a:	f043 0301 	orr.w	r3, r3, #1
 800536e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005370:	4b2d      	ldr	r3, [pc, #180]	; (8005428 <SystemInit+0xf4>)
 8005372:	2200      	movs	r2, #0
 8005374:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8005376:	4b2c      	ldr	r3, [pc, #176]	; (8005428 <SystemInit+0xf4>)
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	492b      	ldr	r1, [pc, #172]	; (8005428 <SystemInit+0xf4>)
 800537c:	4b2b      	ldr	r3, [pc, #172]	; (800542c <SystemInit+0xf8>)
 800537e:	4013      	ands	r3, r2
 8005380:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005382:	4b28      	ldr	r3, [pc, #160]	; (8005424 <SystemInit+0xf0>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0308 	and.w	r3, r3, #8
 800538a:	2b00      	cmp	r3, #0
 800538c:	d007      	beq.n	800539e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800538e:	4b25      	ldr	r3, [pc, #148]	; (8005424 <SystemInit+0xf0>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f023 030f 	bic.w	r3, r3, #15
 8005396:	4a23      	ldr	r2, [pc, #140]	; (8005424 <SystemInit+0xf0>)
 8005398:	f043 0307 	orr.w	r3, r3, #7
 800539c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800539e:	4b22      	ldr	r3, [pc, #136]	; (8005428 <SystemInit+0xf4>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80053a4:	4b20      	ldr	r3, [pc, #128]	; (8005428 <SystemInit+0xf4>)
 80053a6:	2200      	movs	r2, #0
 80053a8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80053aa:	4b1f      	ldr	r3, [pc, #124]	; (8005428 <SystemInit+0xf4>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80053b0:	4b1d      	ldr	r3, [pc, #116]	; (8005428 <SystemInit+0xf4>)
 80053b2:	4a1f      	ldr	r2, [pc, #124]	; (8005430 <SystemInit+0xfc>)
 80053b4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80053b6:	4b1c      	ldr	r3, [pc, #112]	; (8005428 <SystemInit+0xf4>)
 80053b8:	4a1e      	ldr	r2, [pc, #120]	; (8005434 <SystemInit+0x100>)
 80053ba:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80053bc:	4b1a      	ldr	r3, [pc, #104]	; (8005428 <SystemInit+0xf4>)
 80053be:	4a1e      	ldr	r2, [pc, #120]	; (8005438 <SystemInit+0x104>)
 80053c0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80053c2:	4b19      	ldr	r3, [pc, #100]	; (8005428 <SystemInit+0xf4>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80053c8:	4b17      	ldr	r3, [pc, #92]	; (8005428 <SystemInit+0xf4>)
 80053ca:	4a1b      	ldr	r2, [pc, #108]	; (8005438 <SystemInit+0x104>)
 80053cc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80053ce:	4b16      	ldr	r3, [pc, #88]	; (8005428 <SystemInit+0xf4>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80053d4:	4b14      	ldr	r3, [pc, #80]	; (8005428 <SystemInit+0xf4>)
 80053d6:	4a18      	ldr	r2, [pc, #96]	; (8005438 <SystemInit+0x104>)
 80053d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80053da:	4b13      	ldr	r3, [pc, #76]	; (8005428 <SystemInit+0xf4>)
 80053dc:	2200      	movs	r2, #0
 80053de:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80053e0:	4b11      	ldr	r3, [pc, #68]	; (8005428 <SystemInit+0xf4>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a10      	ldr	r2, [pc, #64]	; (8005428 <SystemInit+0xf4>)
 80053e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053ea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80053ec:	4b0e      	ldr	r3, [pc, #56]	; (8005428 <SystemInit+0xf4>)
 80053ee:	2200      	movs	r2, #0
 80053f0:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80053f2:	4b12      	ldr	r3, [pc, #72]	; (800543c <SystemInit+0x108>)
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	4b12      	ldr	r3, [pc, #72]	; (8005440 <SystemInit+0x10c>)
 80053f8:	4013      	ands	r3, r2
 80053fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053fe:	d202      	bcs.n	8005406 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005400:	4b10      	ldr	r3, [pc, #64]	; (8005444 <SystemInit+0x110>)
 8005402:	2201      	movs	r2, #1
 8005404:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005406:	4b10      	ldr	r3, [pc, #64]	; (8005448 <SystemInit+0x114>)
 8005408:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800540c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800540e:	4b04      	ldr	r3, [pc, #16]	; (8005420 <SystemInit+0xec>)
 8005410:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005414:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8005416:	bf00      	nop
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr
 8005420:	e000ed00 	.word	0xe000ed00
 8005424:	52002000 	.word	0x52002000
 8005428:	58024400 	.word	0x58024400
 800542c:	eaf6ed7f 	.word	0xeaf6ed7f
 8005430:	02020200 	.word	0x02020200
 8005434:	01ff0000 	.word	0x01ff0000
 8005438:	01010280 	.word	0x01010280
 800543c:	5c001000 	.word	0x5c001000
 8005440:	ffff0000 	.word	0xffff0000
 8005444:	51008108 	.word	0x51008108
 8005448:	52004000 	.word	0x52004000

0800544c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b09a      	sub	sp, #104	; 0x68
 8005450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005452:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005456:	2200      	movs	r2, #0
 8005458:	601a      	str	r2, [r3, #0]
 800545a:	605a      	str	r2, [r3, #4]
 800545c:	609a      	str	r2, [r3, #8]
 800545e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005460:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005464:	2200      	movs	r2, #0
 8005466:	601a      	str	r2, [r3, #0]
 8005468:	605a      	str	r2, [r3, #4]
 800546a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800546c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005470:	2200      	movs	r2, #0
 8005472:	601a      	str	r2, [r3, #0]
 8005474:	605a      	str	r2, [r3, #4]
 8005476:	609a      	str	r2, [r3, #8]
 8005478:	60da      	str	r2, [r3, #12]
 800547a:	611a      	str	r2, [r3, #16]
 800547c:	615a      	str	r2, [r3, #20]
 800547e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005480:	1d3b      	adds	r3, r7, #4
 8005482:	222c      	movs	r2, #44	; 0x2c
 8005484:	2100      	movs	r1, #0
 8005486:	4618      	mov	r0, r3
 8005488:	f00c fb2a 	bl	8011ae0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800548c:	4b44      	ldr	r3, [pc, #272]	; (80055a0 <MX_TIM1_Init+0x154>)
 800548e:	4a45      	ldr	r2, [pc, #276]	; (80055a4 <MX_TIM1_Init+0x158>)
 8005490:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 200-1;
 8005492:	4b43      	ldr	r3, [pc, #268]	; (80055a0 <MX_TIM1_Init+0x154>)
 8005494:	22c7      	movs	r2, #199	; 0xc7
 8005496:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005498:	4b41      	ldr	r3, [pc, #260]	; (80055a0 <MX_TIM1_Init+0x154>)
 800549a:	2200      	movs	r2, #0
 800549c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000-1;
 800549e:	4b40      	ldr	r3, [pc, #256]	; (80055a0 <MX_TIM1_Init+0x154>)
 80054a0:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80054a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054a6:	4b3e      	ldr	r3, [pc, #248]	; (80055a0 <MX_TIM1_Init+0x154>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80054ac:	4b3c      	ldr	r3, [pc, #240]	; (80055a0 <MX_TIM1_Init+0x154>)
 80054ae:	2200      	movs	r2, #0
 80054b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80054b2:	4b3b      	ldr	r3, [pc, #236]	; (80055a0 <MX_TIM1_Init+0x154>)
 80054b4:	2280      	movs	r2, #128	; 0x80
 80054b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80054b8:	4839      	ldr	r0, [pc, #228]	; (80055a0 <MX_TIM1_Init+0x154>)
 80054ba:	f007 fb24 	bl	800cb06 <HAL_TIM_Base_Init>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d001      	beq.n	80054c8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80054c4:	f7ff fba6 	bl	8004c14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80054c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054cc:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80054ce:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80054d2:	4619      	mov	r1, r3
 80054d4:	4832      	ldr	r0, [pc, #200]	; (80055a0 <MX_TIM1_Init+0x154>)
 80054d6:	f007 ffb7 	bl	800d448 <HAL_TIM_ConfigClockSource>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d001      	beq.n	80054e4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80054e0:	f7ff fb98 	bl	8004c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80054e4:	482e      	ldr	r0, [pc, #184]	; (80055a0 <MX_TIM1_Init+0x154>)
 80054e6:	f007 fc0c 	bl	800cd02 <HAL_TIM_PWM_Init>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80054f0:	f7ff fb90 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054f4:	2300      	movs	r3, #0
 80054f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80054f8:	2300      	movs	r3, #0
 80054fa:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054fc:	2300      	movs	r3, #0
 80054fe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005500:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005504:	4619      	mov	r1, r3
 8005506:	4826      	ldr	r0, [pc, #152]	; (80055a0 <MX_TIM1_Init+0x154>)
 8005508:	f008 fcf2 	bl	800def0 <HAL_TIMEx_MasterConfigSynchronization>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8005512:	f7ff fb7f 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005516:	2360      	movs	r3, #96	; 0x60
 8005518:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 800551a:	f240 1339 	movw	r3, #313	; 0x139
 800551e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005520:	2300      	movs	r3, #0
 8005522:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005524:	2300      	movs	r3, #0
 8005526:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005528:	2300      	movs	r3, #0
 800552a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800552c:	2300      	movs	r3, #0
 800552e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005530:	2300      	movs	r3, #0
 8005532:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005534:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005538:	2204      	movs	r2, #4
 800553a:	4619      	mov	r1, r3
 800553c:	4818      	ldr	r0, [pc, #96]	; (80055a0 <MX_TIM1_Init+0x154>)
 800553e:	f007 fe6f 	bl	800d220 <HAL_TIM_PWM_ConfigChannel>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d001      	beq.n	800554c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8005548:	f7ff fb64 	bl	8004c14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800554c:	2300      	movs	r3, #0
 800554e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005550:	2300      	movs	r3, #0
 8005552:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005554:	2300      	movs	r3, #0
 8005556:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005558:	2300      	movs	r3, #0
 800555a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800555c:	2300      	movs	r3, #0
 800555e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005560:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005564:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005566:	2300      	movs	r3, #0
 8005568:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800556a:	2300      	movs	r3, #0
 800556c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800556e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005572:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005574:	2300      	movs	r3, #0
 8005576:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005578:	2300      	movs	r3, #0
 800557a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800557c:	1d3b      	adds	r3, r7, #4
 800557e:	4619      	mov	r1, r3
 8005580:	4807      	ldr	r0, [pc, #28]	; (80055a0 <MX_TIM1_Init+0x154>)
 8005582:	f008 fd43 	bl	800e00c <HAL_TIMEx_ConfigBreakDeadTime>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d001      	beq.n	8005590 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 800558c:	f7ff fb42 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005590:	4803      	ldr	r0, [pc, #12]	; (80055a0 <MX_TIM1_Init+0x154>)
 8005592:	f000 fd0f 	bl	8005fb4 <HAL_TIM_MspPostInit>

}
 8005596:	bf00      	nop
 8005598:	3768      	adds	r7, #104	; 0x68
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	24000c94 	.word	0x24000c94
 80055a4:	40010000 	.word	0x40010000

080055a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08e      	sub	sp, #56	; 0x38
 80055ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80055ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80055b2:	2200      	movs	r2, #0
 80055b4:	601a      	str	r2, [r3, #0]
 80055b6:	605a      	str	r2, [r3, #4]
 80055b8:	609a      	str	r2, [r3, #8]
 80055ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80055bc:	f107 031c 	add.w	r3, r7, #28
 80055c0:	2200      	movs	r2, #0
 80055c2:	601a      	str	r2, [r3, #0]
 80055c4:	605a      	str	r2, [r3, #4]
 80055c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80055c8:	463b      	mov	r3, r7
 80055ca:	2200      	movs	r2, #0
 80055cc:	601a      	str	r2, [r3, #0]
 80055ce:	605a      	str	r2, [r3, #4]
 80055d0:	609a      	str	r2, [r3, #8]
 80055d2:	60da      	str	r2, [r3, #12]
 80055d4:	611a      	str	r2, [r3, #16]
 80055d6:	615a      	str	r2, [r3, #20]
 80055d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80055da:	4b2e      	ldr	r3, [pc, #184]	; (8005694 <MX_TIM2_Init+0xec>)
 80055dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80055e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 80055e2:	4b2c      	ldr	r3, [pc, #176]	; (8005694 <MX_TIM2_Init+0xec>)
 80055e4:	22c7      	movs	r2, #199	; 0xc7
 80055e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055e8:	4b2a      	ldr	r3, [pc, #168]	; (8005694 <MX_TIM2_Init+0xec>)
 80055ea:	2200      	movs	r2, #0
 80055ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000-1;
 80055ee:	4b29      	ldr	r3, [pc, #164]	; (8005694 <MX_TIM2_Init+0xec>)
 80055f0:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80055f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055f6:	4b27      	ldr	r3, [pc, #156]	; (8005694 <MX_TIM2_Init+0xec>)
 80055f8:	2200      	movs	r2, #0
 80055fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80055fc:	4b25      	ldr	r3, [pc, #148]	; (8005694 <MX_TIM2_Init+0xec>)
 80055fe:	2280      	movs	r2, #128	; 0x80
 8005600:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005602:	4824      	ldr	r0, [pc, #144]	; (8005694 <MX_TIM2_Init+0xec>)
 8005604:	f007 fa7f 	bl	800cb06 <HAL_TIM_Base_Init>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d001      	beq.n	8005612 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800560e:	f7ff fb01 	bl	8004c14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005612:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005616:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005618:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800561c:	4619      	mov	r1, r3
 800561e:	481d      	ldr	r0, [pc, #116]	; (8005694 <MX_TIM2_Init+0xec>)
 8005620:	f007 ff12 	bl	800d448 <HAL_TIM_ConfigClockSource>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800562a:	f7ff faf3 	bl	8004c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800562e:	4819      	ldr	r0, [pc, #100]	; (8005694 <MX_TIM2_Init+0xec>)
 8005630:	f007 fb67 	bl	800cd02 <HAL_TIM_PWM_Init>
 8005634:	4603      	mov	r3, r0
 8005636:	2b00      	cmp	r3, #0
 8005638:	d001      	beq.n	800563e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800563a:	f7ff faeb 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800563e:	2300      	movs	r3, #0
 8005640:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005642:	2300      	movs	r3, #0
 8005644:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005646:	f107 031c 	add.w	r3, r7, #28
 800564a:	4619      	mov	r1, r3
 800564c:	4811      	ldr	r0, [pc, #68]	; (8005694 <MX_TIM2_Init+0xec>)
 800564e:	f008 fc4f 	bl	800def0 <HAL_TIMEx_MasterConfigSynchronization>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8005658:	f7ff fadc 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800565c:	2360      	movs	r3, #96	; 0x60
 800565e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 313;
 8005660:	f240 1339 	movw	r3, #313	; 0x139
 8005664:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005666:	2300      	movs	r3, #0
 8005668:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800566a:	2300      	movs	r3, #0
 800566c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800566e:	463b      	mov	r3, r7
 8005670:	2208      	movs	r2, #8
 8005672:	4619      	mov	r1, r3
 8005674:	4807      	ldr	r0, [pc, #28]	; (8005694 <MX_TIM2_Init+0xec>)
 8005676:	f007 fdd3 	bl	800d220 <HAL_TIM_PWM_ConfigChannel>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8005680:	f7ff fac8 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005684:	4803      	ldr	r0, [pc, #12]	; (8005694 <MX_TIM2_Init+0xec>)
 8005686:	f000 fc95 	bl	8005fb4 <HAL_TIM_MspPostInit>

}
 800568a:	bf00      	nop
 800568c:	3738      	adds	r7, #56	; 0x38
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	24000ce0 	.word	0x24000ce0

08005698 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b08e      	sub	sp, #56	; 0x38
 800569c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800569e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80056a2:	2200      	movs	r2, #0
 80056a4:	601a      	str	r2, [r3, #0]
 80056a6:	605a      	str	r2, [r3, #4]
 80056a8:	609a      	str	r2, [r3, #8]
 80056aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056ac:	f107 031c 	add.w	r3, r7, #28
 80056b0:	2200      	movs	r2, #0
 80056b2:	601a      	str	r2, [r3, #0]
 80056b4:	605a      	str	r2, [r3, #4]
 80056b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80056b8:	463b      	mov	r3, r7
 80056ba:	2200      	movs	r2, #0
 80056bc:	601a      	str	r2, [r3, #0]
 80056be:	605a      	str	r2, [r3, #4]
 80056c0:	609a      	str	r2, [r3, #8]
 80056c2:	60da      	str	r2, [r3, #12]
 80056c4:	611a      	str	r2, [r3, #16]
 80056c6:	615a      	str	r2, [r3, #20]
 80056c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80056ca:	4b2d      	ldr	r3, [pc, #180]	; (8005780 <MX_TIM3_Init+0xe8>)
 80056cc:	4a2d      	ldr	r2, [pc, #180]	; (8005784 <MX_TIM3_Init+0xec>)
 80056ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200-1;
 80056d0:	4b2b      	ldr	r3, [pc, #172]	; (8005780 <MX_TIM3_Init+0xe8>)
 80056d2:	22c7      	movs	r2, #199	; 0xc7
 80056d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056d6:	4b2a      	ldr	r3, [pc, #168]	; (8005780 <MX_TIM3_Init+0xe8>)
 80056d8:	2200      	movs	r2, #0
 80056da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2400-1;
 80056dc:	4b28      	ldr	r3, [pc, #160]	; (8005780 <MX_TIM3_Init+0xe8>)
 80056de:	f640 125f 	movw	r2, #2399	; 0x95f
 80056e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056e4:	4b26      	ldr	r3, [pc, #152]	; (8005780 <MX_TIM3_Init+0xe8>)
 80056e6:	2200      	movs	r2, #0
 80056e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80056ea:	4b25      	ldr	r3, [pc, #148]	; (8005780 <MX_TIM3_Init+0xe8>)
 80056ec:	2280      	movs	r2, #128	; 0x80
 80056ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80056f0:	4823      	ldr	r0, [pc, #140]	; (8005780 <MX_TIM3_Init+0xe8>)
 80056f2:	f007 fa08 	bl	800cb06 <HAL_TIM_Base_Init>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80056fc:	f7ff fa8a 	bl	8004c14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005704:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005706:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800570a:	4619      	mov	r1, r3
 800570c:	481c      	ldr	r0, [pc, #112]	; (8005780 <MX_TIM3_Init+0xe8>)
 800570e:	f007 fe9b 	bl	800d448 <HAL_TIM_ConfigClockSource>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	d001      	beq.n	800571c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8005718:	f7ff fa7c 	bl	8004c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800571c:	4818      	ldr	r0, [pc, #96]	; (8005780 <MX_TIM3_Init+0xe8>)
 800571e:	f007 faf0 	bl	800cd02 <HAL_TIM_PWM_Init>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d001      	beq.n	800572c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8005728:	f7ff fa74 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800572c:	2300      	movs	r3, #0
 800572e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005730:	2300      	movs	r3, #0
 8005732:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005734:	f107 031c 	add.w	r3, r7, #28
 8005738:	4619      	mov	r1, r3
 800573a:	4811      	ldr	r0, [pc, #68]	; (8005780 <MX_TIM3_Init+0xe8>)
 800573c:	f008 fbd8 	bl	800def0 <HAL_TIMEx_MasterConfigSynchronization>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d001      	beq.n	800574a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8005746:	f7ff fa65 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800574a:	2360      	movs	r3, #96	; 0x60
 800574c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800574e:	2300      	movs	r3, #0
 8005750:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005752:	2300      	movs	r3, #0
 8005754:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005756:	2300      	movs	r3, #0
 8005758:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800575a:	463b      	mov	r3, r7
 800575c:	2200      	movs	r2, #0
 800575e:	4619      	mov	r1, r3
 8005760:	4807      	ldr	r0, [pc, #28]	; (8005780 <MX_TIM3_Init+0xe8>)
 8005762:	f007 fd5d 	bl	800d220 <HAL_TIM_PWM_ConfigChannel>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d001      	beq.n	8005770 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800576c:	f7ff fa52 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005770:	4803      	ldr	r0, [pc, #12]	; (8005780 <MX_TIM3_Init+0xe8>)
 8005772:	f000 fc1f 	bl	8005fb4 <HAL_TIM_MspPostInit>

}
 8005776:	bf00      	nop
 8005778:	3738      	adds	r7, #56	; 0x38
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	24000d2c 	.word	0x24000d2c
 8005784:	40000400 	.word	0x40000400

08005788 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b08e      	sub	sp, #56	; 0x38
 800578c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800578e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005792:	2200      	movs	r2, #0
 8005794:	601a      	str	r2, [r3, #0]
 8005796:	605a      	str	r2, [r3, #4]
 8005798:	609a      	str	r2, [r3, #8]
 800579a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800579c:	f107 031c 	add.w	r3, r7, #28
 80057a0:	2200      	movs	r2, #0
 80057a2:	601a      	str	r2, [r3, #0]
 80057a4:	605a      	str	r2, [r3, #4]
 80057a6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057a8:	463b      	mov	r3, r7
 80057aa:	2200      	movs	r2, #0
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	605a      	str	r2, [r3, #4]
 80057b0:	609a      	str	r2, [r3, #8]
 80057b2:	60da      	str	r2, [r3, #12]
 80057b4:	611a      	str	r2, [r3, #16]
 80057b6:	615a      	str	r2, [r3, #20]
 80057b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80057ba:	4b2d      	ldr	r3, [pc, #180]	; (8005870 <MX_TIM4_Init+0xe8>)
 80057bc:	4a2d      	ldr	r2, [pc, #180]	; (8005874 <MX_TIM4_Init+0xec>)
 80057be:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 240-1;
 80057c0:	4b2b      	ldr	r3, [pc, #172]	; (8005870 <MX_TIM4_Init+0xe8>)
 80057c2:	22ef      	movs	r2, #239	; 0xef
 80057c4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057c6:	4b2a      	ldr	r3, [pc, #168]	; (8005870 <MX_TIM4_Init+0xe8>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000-1;
 80057cc:	4b28      	ldr	r3, [pc, #160]	; (8005870 <MX_TIM4_Init+0xe8>)
 80057ce:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80057d2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057d4:	4b26      	ldr	r3, [pc, #152]	; (8005870 <MX_TIM4_Init+0xe8>)
 80057d6:	2200      	movs	r2, #0
 80057d8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80057da:	4b25      	ldr	r3, [pc, #148]	; (8005870 <MX_TIM4_Init+0xe8>)
 80057dc:	2280      	movs	r2, #128	; 0x80
 80057de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80057e0:	4823      	ldr	r0, [pc, #140]	; (8005870 <MX_TIM4_Init+0xe8>)
 80057e2:	f007 f990 	bl	800cb06 <HAL_TIM_Base_Init>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d001      	beq.n	80057f0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80057ec:	f7ff fa12 	bl	8004c14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80057f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057f4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80057f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80057fa:	4619      	mov	r1, r3
 80057fc:	481c      	ldr	r0, [pc, #112]	; (8005870 <MX_TIM4_Init+0xe8>)
 80057fe:	f007 fe23 	bl	800d448 <HAL_TIM_ConfigClockSource>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d001      	beq.n	800580c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8005808:	f7ff fa04 	bl	8004c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800580c:	4818      	ldr	r0, [pc, #96]	; (8005870 <MX_TIM4_Init+0xe8>)
 800580e:	f007 fa78 	bl	800cd02 <HAL_TIM_PWM_Init>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d001      	beq.n	800581c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8005818:	f7ff f9fc 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800581c:	2300      	movs	r3, #0
 800581e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005820:	2300      	movs	r3, #0
 8005822:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005824:	f107 031c 	add.w	r3, r7, #28
 8005828:	4619      	mov	r1, r3
 800582a:	4811      	ldr	r0, [pc, #68]	; (8005870 <MX_TIM4_Init+0xe8>)
 800582c:	f008 fb60 	bl	800def0 <HAL_TIMEx_MasterConfigSynchronization>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8005836:	f7ff f9ed 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800583a:	2360      	movs	r3, #96	; 0x60
 800583c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800583e:	2300      	movs	r3, #0
 8005840:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005842:	2300      	movs	r3, #0
 8005844:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005846:	2300      	movs	r3, #0
 8005848:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800584a:	463b      	mov	r3, r7
 800584c:	2208      	movs	r2, #8
 800584e:	4619      	mov	r1, r3
 8005850:	4807      	ldr	r0, [pc, #28]	; (8005870 <MX_TIM4_Init+0xe8>)
 8005852:	f007 fce5 	bl	800d220 <HAL_TIM_PWM_ConfigChannel>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 800585c:	f7ff f9da 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005860:	4803      	ldr	r0, [pc, #12]	; (8005870 <MX_TIM4_Init+0xe8>)
 8005862:	f000 fba7 	bl	8005fb4 <HAL_TIM_MspPostInit>

}
 8005866:	bf00      	nop
 8005868:	3738      	adds	r7, #56	; 0x38
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	24000d78 	.word	0x24000d78
 8005874:	40000800 	.word	0x40000800

08005878 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800587e:	f107 0310 	add.w	r3, r7, #16
 8005882:	2200      	movs	r2, #0
 8005884:	601a      	str	r2, [r3, #0]
 8005886:	605a      	str	r2, [r3, #4]
 8005888:	609a      	str	r2, [r3, #8]
 800588a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800588c:	1d3b      	adds	r3, r7, #4
 800588e:	2200      	movs	r2, #0
 8005890:	601a      	str	r2, [r3, #0]
 8005892:	605a      	str	r2, [r3, #4]
 8005894:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005896:	4b1d      	ldr	r3, [pc, #116]	; (800590c <MX_TIM5_Init+0x94>)
 8005898:	4a1d      	ldr	r2, [pc, #116]	; (8005910 <MX_TIM5_Init+0x98>)
 800589a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 200-1;
 800589c:	4b1b      	ldr	r3, [pc, #108]	; (800590c <MX_TIM5_Init+0x94>)
 800589e:	22c7      	movs	r2, #199	; 0xc7
 80058a0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058a2:	4b1a      	ldr	r3, [pc, #104]	; (800590c <MX_TIM5_Init+0x94>)
 80058a4:	2200      	movs	r2, #0
 80058a6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 12000-1;
 80058a8:	4b18      	ldr	r3, [pc, #96]	; (800590c <MX_TIM5_Init+0x94>)
 80058aa:	f642 62df 	movw	r2, #11999	; 0x2edf
 80058ae:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058b0:	4b16      	ldr	r3, [pc, #88]	; (800590c <MX_TIM5_Init+0x94>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80058b6:	4b15      	ldr	r3, [pc, #84]	; (800590c <MX_TIM5_Init+0x94>)
 80058b8:	2280      	movs	r2, #128	; 0x80
 80058ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80058bc:	4813      	ldr	r0, [pc, #76]	; (800590c <MX_TIM5_Init+0x94>)
 80058be:	f007 f922 	bl	800cb06 <HAL_TIM_Base_Init>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d001      	beq.n	80058cc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80058c8:	f7ff f9a4 	bl	8004c14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80058cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80058d2:	f107 0310 	add.w	r3, r7, #16
 80058d6:	4619      	mov	r1, r3
 80058d8:	480c      	ldr	r0, [pc, #48]	; (800590c <MX_TIM5_Init+0x94>)
 80058da:	f007 fdb5 	bl	800d448 <HAL_TIM_ConfigClockSource>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80058e4:	f7ff f996 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80058e8:	2300      	movs	r3, #0
 80058ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80058ec:	2300      	movs	r3, #0
 80058ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80058f0:	1d3b      	adds	r3, r7, #4
 80058f2:	4619      	mov	r1, r3
 80058f4:	4805      	ldr	r0, [pc, #20]	; (800590c <MX_TIM5_Init+0x94>)
 80058f6:	f008 fafb 	bl	800def0 <HAL_TIMEx_MasterConfigSynchronization>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d001      	beq.n	8005904 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8005900:	f7ff f988 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8005904:	bf00      	nop
 8005906:	3720      	adds	r7, #32
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	24000dc4 	.word	0x24000dc4
 8005910:	40000c00 	.word	0x40000c00

08005914 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800591a:	1d3b      	adds	r3, r7, #4
 800591c:	2200      	movs	r2, #0
 800591e:	601a      	str	r2, [r3, #0]
 8005920:	605a      	str	r2, [r3, #4]
 8005922:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005924:	4b14      	ldr	r3, [pc, #80]	; (8005978 <MX_TIM6_Init+0x64>)
 8005926:	4a15      	ldr	r2, [pc, #84]	; (800597c <MX_TIM6_Init+0x68>)
 8005928:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 200-1;
 800592a:	4b13      	ldr	r3, [pc, #76]	; (8005978 <MX_TIM6_Init+0x64>)
 800592c:	22c7      	movs	r2, #199	; 0xc7
 800592e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005930:	4b11      	ldr	r3, [pc, #68]	; (8005978 <MX_TIM6_Init+0x64>)
 8005932:	2200      	movs	r2, #0
 8005934:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 6000-1;
 8005936:	4b10      	ldr	r3, [pc, #64]	; (8005978 <MX_TIM6_Init+0x64>)
 8005938:	f241 726f 	movw	r2, #5999	; 0x176f
 800593c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800593e:	4b0e      	ldr	r3, [pc, #56]	; (8005978 <MX_TIM6_Init+0x64>)
 8005940:	2280      	movs	r2, #128	; 0x80
 8005942:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005944:	480c      	ldr	r0, [pc, #48]	; (8005978 <MX_TIM6_Init+0x64>)
 8005946:	f007 f8de 	bl	800cb06 <HAL_TIM_Base_Init>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d001      	beq.n	8005954 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8005950:	f7ff f960 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005954:	2300      	movs	r3, #0
 8005956:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005958:	2300      	movs	r3, #0
 800595a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800595c:	1d3b      	adds	r3, r7, #4
 800595e:	4619      	mov	r1, r3
 8005960:	4805      	ldr	r0, [pc, #20]	; (8005978 <MX_TIM6_Init+0x64>)
 8005962:	f008 fac5 	bl	800def0 <HAL_TIMEx_MasterConfigSynchronization>
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d001      	beq.n	8005970 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800596c:	f7ff f952 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005970:	bf00      	nop
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	24000e10 	.word	0x24000e10
 800597c:	40001000 	.word	0x40001000

08005980 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005986:	1d3b      	adds	r3, r7, #4
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]
 800598c:	605a      	str	r2, [r3, #4]
 800598e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005990:	4b14      	ldr	r3, [pc, #80]	; (80059e4 <MX_TIM7_Init+0x64>)
 8005992:	4a15      	ldr	r2, [pc, #84]	; (80059e8 <MX_TIM7_Init+0x68>)
 8005994:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 200-1;
 8005996:	4b13      	ldr	r3, [pc, #76]	; (80059e4 <MX_TIM7_Init+0x64>)
 8005998:	22c7      	movs	r2, #199	; 0xc7
 800599a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800599c:	4b11      	ldr	r3, [pc, #68]	; (80059e4 <MX_TIM7_Init+0x64>)
 800599e:	2200      	movs	r2, #0
 80059a0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1200-1;
 80059a2:	4b10      	ldr	r3, [pc, #64]	; (80059e4 <MX_TIM7_Init+0x64>)
 80059a4:	f240 42af 	movw	r2, #1199	; 0x4af
 80059a8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80059aa:	4b0e      	ldr	r3, [pc, #56]	; (80059e4 <MX_TIM7_Init+0x64>)
 80059ac:	2280      	movs	r2, #128	; 0x80
 80059ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80059b0:	480c      	ldr	r0, [pc, #48]	; (80059e4 <MX_TIM7_Init+0x64>)
 80059b2:	f007 f8a8 	bl	800cb06 <HAL_TIM_Base_Init>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d001      	beq.n	80059c0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80059bc:	f7ff f92a 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059c0:	2300      	movs	r3, #0
 80059c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059c4:	2300      	movs	r3, #0
 80059c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80059c8:	1d3b      	adds	r3, r7, #4
 80059ca:	4619      	mov	r1, r3
 80059cc:	4805      	ldr	r0, [pc, #20]	; (80059e4 <MX_TIM7_Init+0x64>)
 80059ce:	f008 fa8f 	bl	800def0 <HAL_TIMEx_MasterConfigSynchronization>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d001      	beq.n	80059dc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80059d8:	f7ff f91c 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80059dc:	bf00      	nop
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	24000e5c 	.word	0x24000e5c
 80059e8:	40001400 	.word	0x40001400

080059ec <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80059f2:	463b      	mov	r3, r7
 80059f4:	2200      	movs	r2, #0
 80059f6:	601a      	str	r2, [r3, #0]
 80059f8:	605a      	str	r2, [r3, #4]
 80059fa:	609a      	str	r2, [r3, #8]
 80059fc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80059fe:	4b16      	ldr	r3, [pc, #88]	; (8005a58 <MX_TIM12_Init+0x6c>)
 8005a00:	4a16      	ldr	r2, [pc, #88]	; (8005a5c <MX_TIM12_Init+0x70>)
 8005a02:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 200-1;
 8005a04:	4b14      	ldr	r3, [pc, #80]	; (8005a58 <MX_TIM12_Init+0x6c>)
 8005a06:	22c7      	movs	r2, #199	; 0xc7
 8005a08:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a0a:	4b13      	ldr	r3, [pc, #76]	; (8005a58 <MX_TIM12_Init+0x6c>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 600-1;
 8005a10:	4b11      	ldr	r3, [pc, #68]	; (8005a58 <MX_TIM12_Init+0x6c>)
 8005a12:	f240 2257 	movw	r2, #599	; 0x257
 8005a16:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a18:	4b0f      	ldr	r3, [pc, #60]	; (8005a58 <MX_TIM12_Init+0x6c>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005a1e:	4b0e      	ldr	r3, [pc, #56]	; (8005a58 <MX_TIM12_Init+0x6c>)
 8005a20:	2280      	movs	r2, #128	; 0x80
 8005a22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8005a24:	480c      	ldr	r0, [pc, #48]	; (8005a58 <MX_TIM12_Init+0x6c>)
 8005a26:	f007 f86e 	bl	800cb06 <HAL_TIM_Base_Init>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 8005a30:	f7ff f8f0 	bl	8004c14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a38:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8005a3a:	463b      	mov	r3, r7
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	4806      	ldr	r0, [pc, #24]	; (8005a58 <MX_TIM12_Init+0x6c>)
 8005a40:	f007 fd02 	bl	800d448 <HAL_TIM_ConfigClockSource>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 8005a4a:	f7ff f8e3 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8005a4e:	bf00      	nop
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	24000ea8 	.word	0x24000ea8
 8005a5c:	40001800 	.word	0x40001800

08005a60 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8005a64:	4b0e      	ldr	r3, [pc, #56]	; (8005aa0 <MX_TIM13_Init+0x40>)
 8005a66:	4a0f      	ldr	r2, [pc, #60]	; (8005aa4 <MX_TIM13_Init+0x44>)
 8005a68:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 200-1;
 8005a6a:	4b0d      	ldr	r3, [pc, #52]	; (8005aa0 <MX_TIM13_Init+0x40>)
 8005a6c:	22c7      	movs	r2, #199	; 0xc7
 8005a6e:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a70:	4b0b      	ldr	r3, [pc, #44]	; (8005aa0 <MX_TIM13_Init+0x40>)
 8005a72:	2200      	movs	r2, #0
 8005a74:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 600-1;
 8005a76:	4b0a      	ldr	r3, [pc, #40]	; (8005aa0 <MX_TIM13_Init+0x40>)
 8005a78:	f240 2257 	movw	r2, #599	; 0x257
 8005a7c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a7e:	4b08      	ldr	r3, [pc, #32]	; (8005aa0 <MX_TIM13_Init+0x40>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005a84:	4b06      	ldr	r3, [pc, #24]	; (8005aa0 <MX_TIM13_Init+0x40>)
 8005a86:	2280      	movs	r2, #128	; 0x80
 8005a88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8005a8a:	4805      	ldr	r0, [pc, #20]	; (8005aa0 <MX_TIM13_Init+0x40>)
 8005a8c:	f007 f83b 	bl	800cb06 <HAL_TIM_Base_Init>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d001      	beq.n	8005a9a <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8005a96:	f7ff f8bd 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8005a9a:	bf00      	nop
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	24000ef4 	.word	0x24000ef4
 8005aa4:	40001c00 	.word	0x40001c00

08005aa8 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8005aac:	4b0e      	ldr	r3, [pc, #56]	; (8005ae8 <MX_TIM14_Init+0x40>)
 8005aae:	4a0f      	ldr	r2, [pc, #60]	; (8005aec <MX_TIM14_Init+0x44>)
 8005ab0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 200-1;
 8005ab2:	4b0d      	ldr	r3, [pc, #52]	; (8005ae8 <MX_TIM14_Init+0x40>)
 8005ab4:	22c7      	movs	r2, #199	; 0xc7
 8005ab6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ab8:	4b0b      	ldr	r3, [pc, #44]	; (8005ae8 <MX_TIM14_Init+0x40>)
 8005aba:	2200      	movs	r2, #0
 8005abc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 2400-1;
 8005abe:	4b0a      	ldr	r3, [pc, #40]	; (8005ae8 <MX_TIM14_Init+0x40>)
 8005ac0:	f640 125f 	movw	r2, #2399	; 0x95f
 8005ac4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ac6:	4b08      	ldr	r3, [pc, #32]	; (8005ae8 <MX_TIM14_Init+0x40>)
 8005ac8:	2200      	movs	r2, #0
 8005aca:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005acc:	4b06      	ldr	r3, [pc, #24]	; (8005ae8 <MX_TIM14_Init+0x40>)
 8005ace:	2280      	movs	r2, #128	; 0x80
 8005ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8005ad2:	4805      	ldr	r0, [pc, #20]	; (8005ae8 <MX_TIM14_Init+0x40>)
 8005ad4:	f007 f817 	bl	800cb06 <HAL_TIM_Base_Init>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d001      	beq.n	8005ae2 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8005ade:	f7ff f899 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8005ae2:	bf00      	nop
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	24000f40 	.word	0x24000f40
 8005aec:	40002000 	.word	0x40002000

08005af0 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b09a      	sub	sp, #104	; 0x68
 8005af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005af6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005afa:	2200      	movs	r2, #0
 8005afc:	601a      	str	r2, [r3, #0]
 8005afe:	605a      	str	r2, [r3, #4]
 8005b00:	609a      	str	r2, [r3, #8]
 8005b02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b04:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005b08:	2200      	movs	r2, #0
 8005b0a:	601a      	str	r2, [r3, #0]
 8005b0c:	605a      	str	r2, [r3, #4]
 8005b0e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005b14:	2200      	movs	r2, #0
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	605a      	str	r2, [r3, #4]
 8005b1a:	609a      	str	r2, [r3, #8]
 8005b1c:	60da      	str	r2, [r3, #12]
 8005b1e:	611a      	str	r2, [r3, #16]
 8005b20:	615a      	str	r2, [r3, #20]
 8005b22:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005b24:	1d3b      	adds	r3, r7, #4
 8005b26:	222c      	movs	r2, #44	; 0x2c
 8005b28:	2100      	movs	r1, #0
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f00b ffd8 	bl	8011ae0 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8005b30:	4b3f      	ldr	r3, [pc, #252]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b32:	4a40      	ldr	r2, [pc, #256]	; (8005c34 <MX_TIM15_Init+0x144>)
 8005b34:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 240-1;
 8005b36:	4b3e      	ldr	r3, [pc, #248]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b38:	22ef      	movs	r2, #239	; 0xef
 8005b3a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b3c:	4b3c      	ldr	r3, [pc, #240]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 20000-1;
 8005b42:	4b3b      	ldr	r3, [pc, #236]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b44:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8005b48:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b4a:	4b39      	ldr	r3, [pc, #228]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8005b50:	4b37      	ldr	r3, [pc, #220]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b52:	2200      	movs	r2, #0
 8005b54:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b56:	4b36      	ldr	r3, [pc, #216]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b58:	2280      	movs	r2, #128	; 0x80
 8005b5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005b5c:	4834      	ldr	r0, [pc, #208]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b5e:	f006 ffd2 	bl	800cb06 <HAL_TIM_Base_Init>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8005b68:	f7ff f854 	bl	8004c14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b70:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005b72:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005b76:	4619      	mov	r1, r3
 8005b78:	482d      	ldr	r0, [pc, #180]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b7a:	f007 fc65 	bl	800d448 <HAL_TIM_ConfigClockSource>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d001      	beq.n	8005b88 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8005b84:	f7ff f846 	bl	8004c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8005b88:	4829      	ldr	r0, [pc, #164]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005b8a:	f007 f8ba 	bl	800cd02 <HAL_TIM_PWM_Init>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d001      	beq.n	8005b98 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8005b94:	f7ff f83e 	bl	8004c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005ba0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	4822      	ldr	r0, [pc, #136]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005ba8:	f008 f9a2 	bl	800def0 <HAL_TIMEx_MasterConfigSynchronization>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 8005bb2:	f7ff f82f 	bl	8004c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005bb6:	2360      	movs	r3, #96	; 0x60
 8005bb8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 313;
 8005bba:	f240 1339 	movw	r3, #313	; 0x139
 8005bbe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005bd4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005bd8:	2204      	movs	r2, #4
 8005bda:	4619      	mov	r1, r3
 8005bdc:	4814      	ldr	r0, [pc, #80]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005bde:	f007 fb1f 	bl	800d220 <HAL_TIM_PWM_ConfigChannel>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d001      	beq.n	8005bec <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8005be8:	f7ff f814 	bl	8004c14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005bec:	2300      	movs	r3, #0
 8005bee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005c00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c04:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005c06:	2300      	movs	r3, #0
 8005c08:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8005c0e:	1d3b      	adds	r3, r7, #4
 8005c10:	4619      	mov	r1, r3
 8005c12:	4807      	ldr	r0, [pc, #28]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005c14:	f008 f9fa 	bl	800e00c <HAL_TIMEx_ConfigBreakDeadTime>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 8005c1e:	f7fe fff9 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8005c22:	4803      	ldr	r0, [pc, #12]	; (8005c30 <MX_TIM15_Init+0x140>)
 8005c24:	f000 f9c6 	bl	8005fb4 <HAL_TIM_MspPostInit>

}
 8005c28:	bf00      	nop
 8005c2a:	3768      	adds	r7, #104	; 0x68
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	24000f8c 	.word	0x24000f8c
 8005c34:	40014000 	.word	0x40014000

08005c38 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8005c3c:	4b0f      	ldr	r3, [pc, #60]	; (8005c7c <MX_TIM16_Init+0x44>)
 8005c3e:	4a10      	ldr	r2, [pc, #64]	; (8005c80 <MX_TIM16_Init+0x48>)
 8005c40:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 240-1;
 8005c42:	4b0e      	ldr	r3, [pc, #56]	; (8005c7c <MX_TIM16_Init+0x44>)
 8005c44:	22ef      	movs	r2, #239	; 0xef
 8005c46:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c48:	4b0c      	ldr	r3, [pc, #48]	; (8005c7c <MX_TIM16_Init+0x44>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000-1;
 8005c4e:	4b0b      	ldr	r3, [pc, #44]	; (8005c7c <MX_TIM16_Init+0x44>)
 8005c50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005c54:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c56:	4b09      	ldr	r3, [pc, #36]	; (8005c7c <MX_TIM16_Init+0x44>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8005c5c:	4b07      	ldr	r3, [pc, #28]	; (8005c7c <MX_TIM16_Init+0x44>)
 8005c5e:	2200      	movs	r2, #0
 8005c60:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005c62:	4b06      	ldr	r3, [pc, #24]	; (8005c7c <MX_TIM16_Init+0x44>)
 8005c64:	2280      	movs	r2, #128	; 0x80
 8005c66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005c68:	4804      	ldr	r0, [pc, #16]	; (8005c7c <MX_TIM16_Init+0x44>)
 8005c6a:	f006 ff4c 	bl	800cb06 <HAL_TIM_Base_Init>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8005c74:	f7fe ffce 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8005c78:	bf00      	nop
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	24000fd8 	.word	0x24000fd8
 8005c80:	40014400 	.word	0x40014400

08005c84 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8005c88:	4b0f      	ldr	r3, [pc, #60]	; (8005cc8 <MX_TIM17_Init+0x44>)
 8005c8a:	4a10      	ldr	r2, [pc, #64]	; (8005ccc <MX_TIM17_Init+0x48>)
 8005c8c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 240-1;
 8005c8e:	4b0e      	ldr	r3, [pc, #56]	; (8005cc8 <MX_TIM17_Init+0x44>)
 8005c90:	22ef      	movs	r2, #239	; 0xef
 8005c92:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c94:	4b0c      	ldr	r3, [pc, #48]	; (8005cc8 <MX_TIM17_Init+0x44>)
 8005c96:	2200      	movs	r2, #0
 8005c98:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 20000-1;
 8005c9a:	4b0b      	ldr	r3, [pc, #44]	; (8005cc8 <MX_TIM17_Init+0x44>)
 8005c9c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8005ca0:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ca2:	4b09      	ldr	r3, [pc, #36]	; (8005cc8 <MX_TIM17_Init+0x44>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005ca8:	4b07      	ldr	r3, [pc, #28]	; (8005cc8 <MX_TIM17_Init+0x44>)
 8005caa:	2200      	movs	r2, #0
 8005cac:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005cae:	4b06      	ldr	r3, [pc, #24]	; (8005cc8 <MX_TIM17_Init+0x44>)
 8005cb0:	2280      	movs	r2, #128	; 0x80
 8005cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8005cb4:	4804      	ldr	r0, [pc, #16]	; (8005cc8 <MX_TIM17_Init+0x44>)
 8005cb6:	f006 ff26 	bl	800cb06 <HAL_TIM_Base_Init>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d001      	beq.n	8005cc4 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8005cc0:	f7fe ffa8 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8005cc4:	bf00      	nop
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	24001024 	.word	0x24001024
 8005ccc:	40014800 	.word	0x40014800

08005cd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b090      	sub	sp, #64	; 0x40
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4aa8      	ldr	r2, [pc, #672]	; (8005f80 <HAL_TIM_Base_MspInit+0x2b0>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d10f      	bne.n	8005d02 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005ce2:	4ba8      	ldr	r3, [pc, #672]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005ce4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005ce8:	4aa6      	ldr	r2, [pc, #664]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005cea:	f043 0301 	orr.w	r3, r3, #1
 8005cee:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005cf2:	4ba4      	ldr	r3, [pc, #656]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005cf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005cf8:	f003 0301 	and.w	r3, r3, #1
 8005cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8005d00:	e13a      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM2)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d0a:	d10f      	bne.n	8005d2c <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005d0c:	4b9d      	ldr	r3, [pc, #628]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d12:	4a9c      	ldr	r2, [pc, #624]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d14:	f043 0301 	orr.w	r3, r3, #1
 8005d18:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005d1c:	4b99      	ldr	r3, [pc, #612]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005d2a:	e125      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM3)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a95      	ldr	r2, [pc, #596]	; (8005f88 <HAL_TIM_Base_MspInit+0x2b8>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d10f      	bne.n	8005d56 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005d36:	4b93      	ldr	r3, [pc, #588]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d3c:	4a91      	ldr	r2, [pc, #580]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d3e:	f043 0302 	orr.w	r3, r3, #2
 8005d42:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005d46:	4b8f      	ldr	r3, [pc, #572]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	637b      	str	r3, [r7, #52]	; 0x34
 8005d52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005d54:	e110      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM4)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a8c      	ldr	r2, [pc, #560]	; (8005f8c <HAL_TIM_Base_MspInit+0x2bc>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d10f      	bne.n	8005d80 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005d60:	4b88      	ldr	r3, [pc, #544]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d66:	4a87      	ldr	r2, [pc, #540]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d68:	f043 0304 	orr.w	r3, r3, #4
 8005d6c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005d70:	4b84      	ldr	r3, [pc, #528]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d76:	f003 0304 	and.w	r3, r3, #4
 8005d7a:	633b      	str	r3, [r7, #48]	; 0x30
 8005d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005d7e:	e0fb      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM5)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a82      	ldr	r2, [pc, #520]	; (8005f90 <HAL_TIM_Base_MspInit+0x2c0>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d117      	bne.n	8005dba <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005d8a:	4b7e      	ldr	r3, [pc, #504]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d90:	4a7c      	ldr	r2, [pc, #496]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d92:	f043 0308 	orr.w	r3, r3, #8
 8005d96:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005d9a:	4b7a      	ldr	r3, [pc, #488]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005d9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005da0:	f003 0308 	and.w	r3, r3, #8
 8005da4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005da8:	2200      	movs	r2, #0
 8005daa:	2100      	movs	r1, #0
 8005dac:	2032      	movs	r0, #50	; 0x32
 8005dae:	f000 ffce 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005db2:	2032      	movs	r0, #50	; 0x32
 8005db4:	f000 ffe5 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 8005db8:	e0de      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM6)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a75      	ldr	r2, [pc, #468]	; (8005f94 <HAL_TIM_Base_MspInit+0x2c4>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d117      	bne.n	8005df4 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005dc4:	4b6f      	ldr	r3, [pc, #444]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005dc6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005dca:	4a6e      	ldr	r2, [pc, #440]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005dcc:	f043 0310 	orr.w	r3, r3, #16
 8005dd0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005dd4:	4b6b      	ldr	r3, [pc, #428]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005dd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005dda:	f003 0310 	and.w	r3, r3, #16
 8005dde:	62bb      	str	r3, [r7, #40]	; 0x28
 8005de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005de2:	2200      	movs	r2, #0
 8005de4:	2100      	movs	r1, #0
 8005de6:	2036      	movs	r0, #54	; 0x36
 8005de8:	f000 ffb1 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005dec:	2036      	movs	r0, #54	; 0x36
 8005dee:	f000 ffc8 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 8005df2:	e0c1      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM7)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a67      	ldr	r2, [pc, #412]	; (8005f98 <HAL_TIM_Base_MspInit+0x2c8>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d117      	bne.n	8005e2e <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005dfe:	4b61      	ldr	r3, [pc, #388]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005e00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005e04:	4a5f      	ldr	r2, [pc, #380]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005e06:	f043 0320 	orr.w	r3, r3, #32
 8005e0a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005e0e:	4b5d      	ldr	r3, [pc, #372]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005e10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005e14:	f003 0320 	and.w	r3, r3, #32
 8005e18:	627b      	str	r3, [r7, #36]	; 0x24
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	2100      	movs	r1, #0
 8005e20:	2037      	movs	r0, #55	; 0x37
 8005e22:	f000 ff94 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005e26:	2037      	movs	r0, #55	; 0x37
 8005e28:	f000 ffab 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 8005e2c:	e0a4      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM12)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a5a      	ldr	r2, [pc, #360]	; (8005f9c <HAL_TIM_Base_MspInit+0x2cc>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d117      	bne.n	8005e68 <HAL_TIM_Base_MspInit+0x198>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8005e38:	4b52      	ldr	r3, [pc, #328]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005e3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005e3e:	4a51      	ldr	r2, [pc, #324]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e44:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005e48:	4b4e      	ldr	r3, [pc, #312]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005e4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e52:	623b      	str	r3, [r7, #32]
 8005e54:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8005e56:	2200      	movs	r2, #0
 8005e58:	2100      	movs	r1, #0
 8005e5a:	202b      	movs	r0, #43	; 0x2b
 8005e5c:	f000 ff77 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8005e60:	202b      	movs	r0, #43	; 0x2b
 8005e62:	f000 ff8e 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 8005e66:	e087      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM13)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a4c      	ldr	r2, [pc, #304]	; (8005fa0 <HAL_TIM_Base_MspInit+0x2d0>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d117      	bne.n	8005ea2 <HAL_TIM_Base_MspInit+0x1d2>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005e72:	4b44      	ldr	r3, [pc, #272]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005e74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005e78:	4a42      	ldr	r2, [pc, #264]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005e7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e7e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005e82:	4b40      	ldr	r3, [pc, #256]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005e84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005e88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e8c:	61fb      	str	r3, [r7, #28]
 8005e8e:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005e90:	2200      	movs	r2, #0
 8005e92:	2100      	movs	r1, #0
 8005e94:	202c      	movs	r0, #44	; 0x2c
 8005e96:	f000 ff5a 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005e9a:	202c      	movs	r0, #44	; 0x2c
 8005e9c:	f000 ff71 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 8005ea0:	e06a      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM14)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a3f      	ldr	r2, [pc, #252]	; (8005fa4 <HAL_TIM_Base_MspInit+0x2d4>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d117      	bne.n	8005edc <HAL_TIM_Base_MspInit+0x20c>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8005eac:	4b35      	ldr	r3, [pc, #212]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005eae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005eb2:	4a34      	ldr	r2, [pc, #208]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005eb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eb8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005ebc:	4b31      	ldr	r3, [pc, #196]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005ebe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ec6:	61bb      	str	r3, [r7, #24]
 8005ec8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8005eca:	2200      	movs	r2, #0
 8005ecc:	2100      	movs	r1, #0
 8005ece:	202d      	movs	r0, #45	; 0x2d
 8005ed0:	f000 ff3d 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8005ed4:	202d      	movs	r0, #45	; 0x2d
 8005ed6:	f000 ff54 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 8005eda:	e04d      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM15)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a31      	ldr	r2, [pc, #196]	; (8005fa8 <HAL_TIM_Base_MspInit+0x2d8>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d10f      	bne.n	8005f06 <HAL_TIM_Base_MspInit+0x236>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005ee6:	4b27      	ldr	r3, [pc, #156]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005ee8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005eec:	4a25      	ldr	r2, [pc, #148]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005eee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ef2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005ef6:	4b23      	ldr	r3, [pc, #140]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005ef8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f00:	617b      	str	r3, [r7, #20]
 8005f02:	697b      	ldr	r3, [r7, #20]
}
 8005f04:	e038      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM16)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a28      	ldr	r2, [pc, #160]	; (8005fac <HAL_TIM_Base_MspInit+0x2dc>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d117      	bne.n	8005f40 <HAL_TIM_Base_MspInit+0x270>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005f10:	4b1c      	ldr	r3, [pc, #112]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005f12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005f16:	4a1b      	ldr	r2, [pc, #108]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005f18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f1c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005f20:	4b18      	ldr	r3, [pc, #96]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005f22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f2a:	613b      	str	r3, [r7, #16]
 8005f2c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8005f2e:	2200      	movs	r2, #0
 8005f30:	2100      	movs	r1, #0
 8005f32:	2075      	movs	r0, #117	; 0x75
 8005f34:	f000 ff0b 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8005f38:	2075      	movs	r0, #117	; 0x75
 8005f3a:	f000 ff22 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 8005f3e:	e01b      	b.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM17)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a1a      	ldr	r2, [pc, #104]	; (8005fb0 <HAL_TIM_Base_MspInit+0x2e0>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d116      	bne.n	8005f78 <HAL_TIM_Base_MspInit+0x2a8>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005f4a:	4b0e      	ldr	r3, [pc, #56]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005f4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005f50:	4a0c      	ldr	r2, [pc, #48]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005f52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f56:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005f5a:	4b0a      	ldr	r3, [pc, #40]	; (8005f84 <HAL_TIM_Base_MspInit+0x2b4>)
 8005f5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005f60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8005f68:	2200      	movs	r2, #0
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	2076      	movs	r0, #118	; 0x76
 8005f6e:	f000 feee 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8005f72:	2076      	movs	r0, #118	; 0x76
 8005f74:	f000 ff05 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 8005f78:	bf00      	nop
 8005f7a:	3740      	adds	r7, #64	; 0x40
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	40010000 	.word	0x40010000
 8005f84:	58024400 	.word	0x58024400
 8005f88:	40000400 	.word	0x40000400
 8005f8c:	40000800 	.word	0x40000800
 8005f90:	40000c00 	.word	0x40000c00
 8005f94:	40001000 	.word	0x40001000
 8005f98:	40001400 	.word	0x40001400
 8005f9c:	40001800 	.word	0x40001800
 8005fa0:	40001c00 	.word	0x40001c00
 8005fa4:	40002000 	.word	0x40002000
 8005fa8:	40014000 	.word	0x40014000
 8005fac:	40014400 	.word	0x40014400
 8005fb0:	40014800 	.word	0x40014800

08005fb4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b08c      	sub	sp, #48	; 0x30
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fbc:	f107 031c 	add.w	r3, r7, #28
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	605a      	str	r2, [r3, #4]
 8005fc6:	609a      	str	r2, [r3, #8]
 8005fc8:	60da      	str	r2, [r3, #12]
 8005fca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a5e      	ldr	r2, [pc, #376]	; (800614c <HAL_TIM_MspPostInit+0x198>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d120      	bne.n	8006018 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005fd6:	4b5e      	ldr	r3, [pc, #376]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8005fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fdc:	4a5c      	ldr	r2, [pc, #368]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8005fde:	f043 0310 	orr.w	r3, r3, #16
 8005fe2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005fe6:	4b5a      	ldr	r3, [pc, #360]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8005fe8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fec:	f003 0310 	and.w	r3, r3, #16
 8005ff0:	61bb      	str	r3, [r7, #24]
 8005ff2:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = STEP_1_Pin;
 8005ff4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ffe:	2300      	movs	r3, #0
 8006000:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006002:	2300      	movs	r3, #0
 8006004:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006006:	2301      	movs	r3, #1
 8006008:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_1_GPIO_Port, &GPIO_InitStruct);
 800600a:	f107 031c 	add.w	r3, r7, #28
 800600e:	4619      	mov	r1, r3
 8006010:	4850      	ldr	r0, [pc, #320]	; (8006154 <HAL_TIM_MspPostInit+0x1a0>)
 8006012:	f003 ff17 	bl	8009e44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8006016:	e094      	b.n	8006142 <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM2)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006020:	d120      	bne.n	8006064 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006022:	4b4b      	ldr	r3, [pc, #300]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8006024:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006028:	4a49      	ldr	r2, [pc, #292]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 800602a:	f043 0302 	orr.w	r3, r3, #2
 800602e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006032:	4b47      	ldr	r3, [pc, #284]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8006034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006038:	f003 0302 	and.w	r3, r3, #2
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEP_2_Pin;
 8006040:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006046:	2302      	movs	r3, #2
 8006048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800604a:	2300      	movs	r3, #0
 800604c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800604e:	2300      	movs	r3, #0
 8006050:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006052:	2301      	movs	r3, #1
 8006054:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_2_GPIO_Port, &GPIO_InitStruct);
 8006056:	f107 031c 	add.w	r3, r7, #28
 800605a:	4619      	mov	r1, r3
 800605c:	483e      	ldr	r0, [pc, #248]	; (8006158 <HAL_TIM_MspPostInit+0x1a4>)
 800605e:	f003 fef1 	bl	8009e44 <HAL_GPIO_Init>
}
 8006062:	e06e      	b.n	8006142 <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM3)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a3c      	ldr	r2, [pc, #240]	; (800615c <HAL_TIM_MspPostInit+0x1a8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d11f      	bne.n	80060ae <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800606e:	4b38      	ldr	r3, [pc, #224]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8006070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006074:	4a36      	ldr	r2, [pc, #216]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8006076:	f043 0301 	orr.w	r3, r3, #1
 800607a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800607e:	4b34      	ldr	r3, [pc, #208]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8006080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006084:	f003 0301 	and.w	r3, r3, #1
 8006088:	613b      	str	r3, [r7, #16]
 800608a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEP_3_Pin;
 800608c:	2340      	movs	r3, #64	; 0x40
 800608e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006090:	2302      	movs	r3, #2
 8006092:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006094:	2300      	movs	r3, #0
 8006096:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006098:	2300      	movs	r3, #0
 800609a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800609c:	2302      	movs	r3, #2
 800609e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_3_GPIO_Port, &GPIO_InitStruct);
 80060a0:	f107 031c 	add.w	r3, r7, #28
 80060a4:	4619      	mov	r1, r3
 80060a6:	482e      	ldr	r0, [pc, #184]	; (8006160 <HAL_TIM_MspPostInit+0x1ac>)
 80060a8:	f003 fecc 	bl	8009e44 <HAL_GPIO_Init>
}
 80060ac:	e049      	b.n	8006142 <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM4)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a2c      	ldr	r2, [pc, #176]	; (8006164 <HAL_TIM_MspPostInit+0x1b0>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d120      	bne.n	80060fa <HAL_TIM_MspPostInit+0x146>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060b8:	4b25      	ldr	r3, [pc, #148]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 80060ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80060be:	4a24      	ldr	r2, [pc, #144]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 80060c0:	f043 0302 	orr.w	r3, r3, #2
 80060c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80060c8:	4b21      	ldr	r3, [pc, #132]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 80060ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	60fb      	str	r3, [r7, #12]
 80060d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEP_4_Pin;
 80060d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80060da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060dc:	2302      	movs	r3, #2
 80060de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060e0:	2300      	movs	r3, #0
 80060e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060e4:	2300      	movs	r3, #0
 80060e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80060e8:	2302      	movs	r3, #2
 80060ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_4_GPIO_Port, &GPIO_InitStruct);
 80060ec:	f107 031c 	add.w	r3, r7, #28
 80060f0:	4619      	mov	r1, r3
 80060f2:	4819      	ldr	r0, [pc, #100]	; (8006158 <HAL_TIM_MspPostInit+0x1a4>)
 80060f4:	f003 fea6 	bl	8009e44 <HAL_GPIO_Init>
}
 80060f8:	e023      	b.n	8006142 <HAL_TIM_MspPostInit+0x18e>
  else if(timHandle->Instance==TIM15)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a1a      	ldr	r2, [pc, #104]	; (8006168 <HAL_TIM_MspPostInit+0x1b4>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d11e      	bne.n	8006142 <HAL_TIM_MspPostInit+0x18e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006104:	4b12      	ldr	r3, [pc, #72]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8006106:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800610a:	4a11      	ldr	r2, [pc, #68]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 800610c:	f043 0310 	orr.w	r3, r3, #16
 8006110:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006114:	4b0e      	ldr	r3, [pc, #56]	; (8006150 <HAL_TIM_MspPostInit+0x19c>)
 8006116:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800611a:	f003 0310 	and.w	r3, r3, #16
 800611e:	60bb      	str	r3, [r7, #8]
 8006120:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STEP_5_Pin;
 8006122:	2340      	movs	r3, #64	; 0x40
 8006124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006126:	2302      	movs	r3, #2
 8006128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800612a:	2300      	movs	r3, #0
 800612c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800612e:	2300      	movs	r3, #0
 8006130:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8006132:	2304      	movs	r3, #4
 8006134:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP_5_GPIO_Port, &GPIO_InitStruct);
 8006136:	f107 031c 	add.w	r3, r7, #28
 800613a:	4619      	mov	r1, r3
 800613c:	4805      	ldr	r0, [pc, #20]	; (8006154 <HAL_TIM_MspPostInit+0x1a0>)
 800613e:	f003 fe81 	bl	8009e44 <HAL_GPIO_Init>
}
 8006142:	bf00      	nop
 8006144:	3730      	adds	r7, #48	; 0x30
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}
 800614a:	bf00      	nop
 800614c:	40010000 	.word	0x40010000
 8006150:	58024400 	.word	0x58024400
 8006154:	58021000 	.word	0x58021000
 8006158:	58020400 	.word	0x58020400
 800615c:	40000400 	.word	0x40000400
 8006160:	58020000 	.word	0x58020000
 8006164:	40000800 	.word	0x40000800
 8006168:	40014000 	.word	0x40014000

0800616c <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8006170:	4b25      	ldr	r3, [pc, #148]	; (8006208 <MX_UART4_Init+0x9c>)
 8006172:	4a26      	ldr	r2, [pc, #152]	; (800620c <MX_UART4_Init+0xa0>)
 8006174:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 2000000;
 8006176:	4b24      	ldr	r3, [pc, #144]	; (8006208 <MX_UART4_Init+0x9c>)
 8006178:	4a25      	ldr	r2, [pc, #148]	; (8006210 <MX_UART4_Init+0xa4>)
 800617a:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800617c:	4b22      	ldr	r3, [pc, #136]	; (8006208 <MX_UART4_Init+0x9c>)
 800617e:	2200      	movs	r2, #0
 8006180:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8006182:	4b21      	ldr	r3, [pc, #132]	; (8006208 <MX_UART4_Init+0x9c>)
 8006184:	2200      	movs	r2, #0
 8006186:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8006188:	4b1f      	ldr	r3, [pc, #124]	; (8006208 <MX_UART4_Init+0x9c>)
 800618a:	2200      	movs	r2, #0
 800618c:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800618e:	4b1e      	ldr	r3, [pc, #120]	; (8006208 <MX_UART4_Init+0x9c>)
 8006190:	220c      	movs	r2, #12
 8006192:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006194:	4b1c      	ldr	r3, [pc, #112]	; (8006208 <MX_UART4_Init+0x9c>)
 8006196:	2200      	movs	r2, #0
 8006198:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800619a:	4b1b      	ldr	r3, [pc, #108]	; (8006208 <MX_UART4_Init+0x9c>)
 800619c:	2200      	movs	r2, #0
 800619e:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80061a0:	4b19      	ldr	r3, [pc, #100]	; (8006208 <MX_UART4_Init+0x9c>)
 80061a2:	2200      	movs	r2, #0
 80061a4:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80061a6:	4b18      	ldr	r3, [pc, #96]	; (8006208 <MX_UART4_Init+0x9c>)
 80061a8:	2200      	movs	r2, #0
 80061aa:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 80061ac:	4b16      	ldr	r3, [pc, #88]	; (8006208 <MX_UART4_Init+0x9c>)
 80061ae:	2208      	movs	r2, #8
 80061b0:	629a      	str	r2, [r3, #40]	; 0x28
  huart4.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 80061b2:	4b15      	ldr	r3, [pc, #84]	; (8006208 <MX_UART4_Init+0x9c>)
 80061b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80061b8:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80061ba:	4813      	ldr	r0, [pc, #76]	; (8006208 <MX_UART4_Init+0x9c>)
 80061bc:	f007 ffc2 	bl	800e144 <HAL_UART_Init>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d001      	beq.n	80061ca <MX_UART4_Init+0x5e>
  {
    Error_Handler();
 80061c6:	f7fe fd25 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 80061ca:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 80061ce:	480e      	ldr	r0, [pc, #56]	; (8006208 <MX_UART4_Init+0x9c>)
 80061d0:	f00a f85b 	bl	801028a <HAL_UARTEx_SetTxFifoThreshold>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d001      	beq.n	80061de <MX_UART4_Init+0x72>
  {
    Error_Handler();
 80061da:	f7fe fd1b 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 80061de:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 80061e2:	4809      	ldr	r0, [pc, #36]	; (8006208 <MX_UART4_Init+0x9c>)
 80061e4:	f00a f88f 	bl	8010306 <HAL_UARTEx_SetRxFifoThreshold>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d001      	beq.n	80061f2 <MX_UART4_Init+0x86>
  {
    Error_Handler();
 80061ee:	f7fe fd11 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 80061f2:	4805      	ldr	r0, [pc, #20]	; (8006208 <MX_UART4_Init+0x9c>)
 80061f4:	f009 ffd5 	bl	80101a2 <HAL_UARTEx_EnableFifoMode>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d001      	beq.n	8006202 <MX_UART4_Init+0x96>
  {
    Error_Handler();
 80061fe:	f7fe fd09 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8006202:	bf00      	nop
 8006204:	bd80      	pop	{r7, pc}
 8006206:	bf00      	nop
 8006208:	24001070 	.word	0x24001070
 800620c:	40004c00 	.word	0x40004c00
 8006210:	001e8480 	.word	0x001e8480

08006214 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8006218:	4b23      	ldr	r3, [pc, #140]	; (80062a8 <MX_UART7_Init+0x94>)
 800621a:	4a24      	ldr	r2, [pc, #144]	; (80062ac <MX_UART7_Init+0x98>)
 800621c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800621e:	4b22      	ldr	r3, [pc, #136]	; (80062a8 <MX_UART7_Init+0x94>)
 8006220:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006224:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8006226:	4b20      	ldr	r3, [pc, #128]	; (80062a8 <MX_UART7_Init+0x94>)
 8006228:	2200      	movs	r2, #0
 800622a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800622c:	4b1e      	ldr	r3, [pc, #120]	; (80062a8 <MX_UART7_Init+0x94>)
 800622e:	2200      	movs	r2, #0
 8006230:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8006232:	4b1d      	ldr	r3, [pc, #116]	; (80062a8 <MX_UART7_Init+0x94>)
 8006234:	2200      	movs	r2, #0
 8006236:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8006238:	4b1b      	ldr	r3, [pc, #108]	; (80062a8 <MX_UART7_Init+0x94>)
 800623a:	220c      	movs	r2, #12
 800623c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800623e:	4b1a      	ldr	r3, [pc, #104]	; (80062a8 <MX_UART7_Init+0x94>)
 8006240:	2200      	movs	r2, #0
 8006242:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8006244:	4b18      	ldr	r3, [pc, #96]	; (80062a8 <MX_UART7_Init+0x94>)
 8006246:	2200      	movs	r2, #0
 8006248:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800624a:	4b17      	ldr	r3, [pc, #92]	; (80062a8 <MX_UART7_Init+0x94>)
 800624c:	2200      	movs	r2, #0
 800624e:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006250:	4b15      	ldr	r3, [pc, #84]	; (80062a8 <MX_UART7_Init+0x94>)
 8006252:	2200      	movs	r2, #0
 8006254:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006256:	4b14      	ldr	r3, [pc, #80]	; (80062a8 <MX_UART7_Init+0x94>)
 8006258:	2200      	movs	r2, #0
 800625a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800625c:	4812      	ldr	r0, [pc, #72]	; (80062a8 <MX_UART7_Init+0x94>)
 800625e:	f007 ff71 	bl	800e144 <HAL_UART_Init>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d001      	beq.n	800626c <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8006268:	f7fe fcd4 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 800626c:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8006270:	480d      	ldr	r0, [pc, #52]	; (80062a8 <MX_UART7_Init+0x94>)
 8006272:	f00a f80a 	bl	801028a <HAL_UARTEx_SetTxFifoThreshold>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d001      	beq.n	8006280 <MX_UART7_Init+0x6c>
  {
    Error_Handler();
 800627c:	f7fe fcca 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8006280:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 8006284:	4808      	ldr	r0, [pc, #32]	; (80062a8 <MX_UART7_Init+0x94>)
 8006286:	f00a f83e 	bl	8010306 <HAL_UARTEx_SetRxFifoThreshold>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <MX_UART7_Init+0x80>
  {
    Error_Handler();
 8006290:	f7fe fcc0 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart7) != HAL_OK)
 8006294:	4804      	ldr	r0, [pc, #16]	; (80062a8 <MX_UART7_Init+0x94>)
 8006296:	f009 ff84 	bl	80101a2 <HAL_UARTEx_EnableFifoMode>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d001      	beq.n	80062a4 <MX_UART7_Init+0x90>
  {
    Error_Handler();
 80062a0:	f7fe fcb8 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80062a4:	bf00      	nop
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	24001100 	.word	0x24001100
 80062ac:	40007800 	.word	0x40007800

080062b0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80062b4:	4b22      	ldr	r3, [pc, #136]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062b6:	4a23      	ldr	r2, [pc, #140]	; (8006344 <MX_USART2_UART_Init+0x94>)
 80062b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80062ba:	4b21      	ldr	r3, [pc, #132]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80062c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80062c2:	4b1f      	ldr	r3, [pc, #124]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062c4:	2200      	movs	r2, #0
 80062c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80062c8:	4b1d      	ldr	r3, [pc, #116]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062ca:	2200      	movs	r2, #0
 80062cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80062ce:	4b1c      	ldr	r3, [pc, #112]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062d0:	2200      	movs	r2, #0
 80062d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80062d4:	4b1a      	ldr	r3, [pc, #104]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062d6:	220c      	movs	r2, #12
 80062d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80062da:	4b19      	ldr	r3, [pc, #100]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062dc:	2200      	movs	r2, #0
 80062de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80062e0:	4b17      	ldr	r3, [pc, #92]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80062e6:	4b16      	ldr	r3, [pc, #88]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80062ec:	4b14      	ldr	r3, [pc, #80]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80062f2:	4b13      	ldr	r3, [pc, #76]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80062f8:	4811      	ldr	r0, [pc, #68]	; (8006340 <MX_USART2_UART_Init+0x90>)
 80062fa:	f007 ff23 	bl	800e144 <HAL_UART_Init>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d001      	beq.n	8006308 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006304:	f7fe fc86 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006308:	2100      	movs	r1, #0
 800630a:	480d      	ldr	r0, [pc, #52]	; (8006340 <MX_USART2_UART_Init+0x90>)
 800630c:	f009 ffbd 	bl	801028a <HAL_UARTEx_SetTxFifoThreshold>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006316:	f7fe fc7d 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800631a:	2100      	movs	r1, #0
 800631c:	4808      	ldr	r0, [pc, #32]	; (8006340 <MX_USART2_UART_Init+0x90>)
 800631e:	f009 fff2 	bl	8010306 <HAL_UARTEx_SetRxFifoThreshold>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d001      	beq.n	800632c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006328:	f7fe fc74 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800632c:	4804      	ldr	r0, [pc, #16]	; (8006340 <MX_USART2_UART_Init+0x90>)
 800632e:	f009 ff73 	bl	8010218 <HAL_UARTEx_DisableFifoMode>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d001      	beq.n	800633c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006338:	f7fe fc6c 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800633c:	bf00      	nop
 800633e:	bd80      	pop	{r7, pc}
 8006340:	24001190 	.word	0x24001190
 8006344:	40004400 	.word	0x40004400

08006348 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800634c:	4b22      	ldr	r3, [pc, #136]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 800634e:	4a23      	ldr	r2, [pc, #140]	; (80063dc <MX_USART3_UART_Init+0x94>)
 8006350:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8006352:	4b21      	ldr	r3, [pc, #132]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 8006354:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006358:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800635a:	4b1f      	ldr	r3, [pc, #124]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 800635c:	2200      	movs	r2, #0
 800635e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006360:	4b1d      	ldr	r3, [pc, #116]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 8006362:	2200      	movs	r2, #0
 8006364:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006366:	4b1c      	ldr	r3, [pc, #112]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 8006368:	2200      	movs	r2, #0
 800636a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800636c:	4b1a      	ldr	r3, [pc, #104]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 800636e:	220c      	movs	r2, #12
 8006370:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006372:	4b19      	ldr	r3, [pc, #100]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 8006374:	2200      	movs	r2, #0
 8006376:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006378:	4b17      	ldr	r3, [pc, #92]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 800637a:	2200      	movs	r2, #0
 800637c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800637e:	4b16      	ldr	r3, [pc, #88]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 8006380:	2200      	movs	r2, #0
 8006382:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006384:	4b14      	ldr	r3, [pc, #80]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 8006386:	2200      	movs	r2, #0
 8006388:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800638a:	4b13      	ldr	r3, [pc, #76]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 800638c:	2200      	movs	r2, #0
 800638e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006390:	4811      	ldr	r0, [pc, #68]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 8006392:	f007 fed7 	bl	800e144 <HAL_UART_Init>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d001      	beq.n	80063a0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800639c:	f7fe fc3a 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80063a0:	2100      	movs	r1, #0
 80063a2:	480d      	ldr	r0, [pc, #52]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 80063a4:	f009 ff71 	bl	801028a <HAL_UARTEx_SetTxFifoThreshold>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d001      	beq.n	80063b2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80063ae:	f7fe fc31 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80063b2:	2100      	movs	r1, #0
 80063b4:	4808      	ldr	r0, [pc, #32]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 80063b6:	f009 ffa6 	bl	8010306 <HAL_UARTEx_SetRxFifoThreshold>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80063c0:	f7fe fc28 	bl	8004c14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80063c4:	4804      	ldr	r0, [pc, #16]	; (80063d8 <MX_USART3_UART_Init+0x90>)
 80063c6:	f009 ff27 	bl	8010218 <HAL_UARTEx_DisableFifoMode>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d001      	beq.n	80063d4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80063d0:	f7fe fc20 	bl	8004c14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80063d4:	bf00      	nop
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	24001220 	.word	0x24001220
 80063dc:	40004800 	.word	0x40004800

080063e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b0be      	sub	sp, #248	; 0xf8
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063e8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80063ec:	2200      	movs	r2, #0
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	605a      	str	r2, [r3, #4]
 80063f2:	609a      	str	r2, [r3, #8]
 80063f4:	60da      	str	r2, [r3, #12]
 80063f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80063f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80063fc:	22bc      	movs	r2, #188	; 0xbc
 80063fe:	2100      	movs	r1, #0
 8006400:	4618      	mov	r0, r3
 8006402:	f00b fb6d 	bl	8011ae0 <memset>
  if(uartHandle->Instance==UART4)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4aa1      	ldr	r2, [pc, #644]	; (8006690 <HAL_UART_MspInit+0x2b0>)
 800640c:	4293      	cmp	r3, r2
 800640e:	f040 80b7 	bne.w	8006580 <HAL_UART_MspInit+0x1a0>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8006412:	2302      	movs	r3, #2
 8006414:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8006416:	2300      	movs	r3, #0
 8006418:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800641c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006420:	4618      	mov	r0, r3
 8006422:	f004 fee7 	bl	800b1f4 <HAL_RCCEx_PeriphCLKConfig>
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d001      	beq.n	8006430 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 800642c:	f7fe fbf2 	bl	8004c14 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8006430:	4b98      	ldr	r3, [pc, #608]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 8006432:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006436:	4a97      	ldr	r2, [pc, #604]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 8006438:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800643c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8006440:	4b94      	ldr	r3, [pc, #592]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 8006442:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006446:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800644a:	627b      	str	r3, [r7, #36]	; 0x24
 800644c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800644e:	4b91      	ldr	r3, [pc, #580]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 8006450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006454:	4a8f      	ldr	r2, [pc, #572]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 8006456:	f043 0308 	orr.w	r3, r3, #8
 800645a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800645e:	4b8d      	ldr	r3, [pc, #564]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 8006460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006464:	f003 0308 	and.w	r3, r3, #8
 8006468:	623b      	str	r3, [r7, #32]
 800646a:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800646c:	2303      	movs	r3, #3
 800646e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006472:	2302      	movs	r3, #2
 8006474:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006478:	2300      	movs	r3, #0
 800647a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800647e:	2300      	movs	r3, #0
 8006480:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006484:	2308      	movs	r3, #8
 8006486:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800648a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800648e:	4619      	mov	r1, r3
 8006490:	4881      	ldr	r0, [pc, #516]	; (8006698 <HAL_UART_MspInit+0x2b8>)
 8006492:	f003 fcd7 	bl	8009e44 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream3;
 8006496:	4b81      	ldr	r3, [pc, #516]	; (800669c <HAL_UART_MspInit+0x2bc>)
 8006498:	4a81      	ldr	r2, [pc, #516]	; (80066a0 <HAL_UART_MspInit+0x2c0>)
 800649a:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 800649c:	4b7f      	ldr	r3, [pc, #508]	; (800669c <HAL_UART_MspInit+0x2bc>)
 800649e:	223f      	movs	r2, #63	; 0x3f
 80064a0:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80064a2:	4b7e      	ldr	r3, [pc, #504]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064a4:	2200      	movs	r2, #0
 80064a6:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80064a8:	4b7c      	ldr	r3, [pc, #496]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064aa:	2200      	movs	r2, #0
 80064ac:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80064ae:	4b7b      	ldr	r3, [pc, #492]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80064b4:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80064b6:	4b79      	ldr	r3, [pc, #484]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064b8:	2200      	movs	r2, #0
 80064ba:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80064bc:	4b77      	ldr	r3, [pc, #476]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064be:	2200      	movs	r2, #0
 80064c0:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80064c2:	4b76      	ldr	r3, [pc, #472]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064c4:	2200      	movs	r2, #0
 80064c6:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80064c8:	4b74      	ldr	r3, [pc, #464]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064ca:	2200      	movs	r2, #0
 80064cc:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80064ce:	4b73      	ldr	r3, [pc, #460]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064d0:	2204      	movs	r2, #4
 80064d2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80064d4:	4b71      	ldr	r3, [pc, #452]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064d6:	2203      	movs	r2, #3
 80064d8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart4_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80064da:	4b70      	ldr	r3, [pc, #448]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064dc:	2200      	movs	r2, #0
 80064de:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart4_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80064e0:	4b6e      	ldr	r3, [pc, #440]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064e2:	2200      	movs	r2, #0
 80064e4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80064e6:	486d      	ldr	r0, [pc, #436]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064e8:	f000 fe70 	bl	80071cc <HAL_DMA_Init>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d001      	beq.n	80064f6 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 80064f2:	f7fe fb8f 	bl	8004c14 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a68      	ldr	r2, [pc, #416]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064fa:	67da      	str	r2, [r3, #124]	; 0x7c
 80064fc:	4a67      	ldr	r2, [pc, #412]	; (800669c <HAL_UART_MspInit+0x2bc>)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8006502:	4b68      	ldr	r3, [pc, #416]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006504:	4a68      	ldr	r2, [pc, #416]	; (80066a8 <HAL_UART_MspInit+0x2c8>)
 8006506:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8006508:	4b66      	ldr	r3, [pc, #408]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 800650a:	2240      	movs	r2, #64	; 0x40
 800650c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800650e:	4b65      	ldr	r3, [pc, #404]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006510:	2240      	movs	r2, #64	; 0x40
 8006512:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006514:	4b63      	ldr	r3, [pc, #396]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006516:	2200      	movs	r2, #0
 8006518:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800651a:	4b62      	ldr	r3, [pc, #392]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 800651c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006520:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006522:	4b60      	ldr	r3, [pc, #384]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006524:	2200      	movs	r2, #0
 8006526:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006528:	4b5e      	ldr	r3, [pc, #376]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 800652a:	2200      	movs	r2, #0
 800652c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800652e:	4b5d      	ldr	r3, [pc, #372]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006530:	2200      	movs	r2, #0
 8006532:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006534:	4b5b      	ldr	r3, [pc, #364]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006536:	2200      	movs	r2, #0
 8006538:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800653a:	4b5a      	ldr	r3, [pc, #360]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 800653c:	2204      	movs	r2, #4
 800653e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart4_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006540:	4b58      	ldr	r3, [pc, #352]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006542:	2203      	movs	r2, #3
 8006544:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart4_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8006546:	4b57      	ldr	r3, [pc, #348]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006548:	2200      	movs	r2, #0
 800654a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart4_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800654c:	4b55      	ldr	r3, [pc, #340]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 800654e:	2200      	movs	r2, #0
 8006550:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8006552:	4854      	ldr	r0, [pc, #336]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006554:	f000 fe3a 	bl	80071cc <HAL_DMA_Init>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d001      	beq.n	8006562 <HAL_UART_MspInit+0x182>
    {
      Error_Handler();
 800655e:	f7fe fb59 	bl	8004c14 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a4f      	ldr	r2, [pc, #316]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 8006566:	679a      	str	r2, [r3, #120]	; 0x78
 8006568:	4a4e      	ldr	r2, [pc, #312]	; (80066a4 <HAL_UART_MspInit+0x2c4>)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800656e:	2200      	movs	r2, #0
 8006570:	2100      	movs	r1, #0
 8006572:	2034      	movs	r0, #52	; 0x34
 8006574:	f000 fbeb 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8006578:	2034      	movs	r0, #52	; 0x34
 800657a:	f000 fc02 	bl	8006d82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800657e:	e20d      	b.n	800699c <HAL_UART_MspInit+0x5bc>
  else if(uartHandle->Instance==UART7)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a49      	ldr	r2, [pc, #292]	; (80066ac <HAL_UART_MspInit+0x2cc>)
 8006586:	4293      	cmp	r3, r2
 8006588:	f040 8098 	bne.w	80066bc <HAL_UART_MspInit+0x2dc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 800658c:	2302      	movs	r3, #2
 800658e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8006590:	2300      	movs	r3, #0
 8006592:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006596:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800659a:	4618      	mov	r0, r3
 800659c:	f004 fe2a 	bl	800b1f4 <HAL_RCCEx_PeriphCLKConfig>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d001      	beq.n	80065aa <HAL_UART_MspInit+0x1ca>
      Error_Handler();
 80065a6:	f7fe fb35 	bl	8004c14 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 80065aa:	4b3a      	ldr	r3, [pc, #232]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 80065ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80065b0:	4a38      	ldr	r2, [pc, #224]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 80065b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065b6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80065ba:	4b36      	ldr	r3, [pc, #216]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 80065bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80065c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80065c4:	61fb      	str	r3, [r7, #28]
 80065c6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80065c8:	4b32      	ldr	r3, [pc, #200]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 80065ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065ce:	4a31      	ldr	r2, [pc, #196]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 80065d0:	f043 0310 	orr.w	r3, r3, #16
 80065d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80065d8:	4b2e      	ldr	r3, [pc, #184]	; (8006694 <HAL_UART_MspInit+0x2b4>)
 80065da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065de:	f003 0310 	and.w	r3, r3, #16
 80065e2:	61bb      	str	r3, [r7, #24]
 80065e4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80065e6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80065ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065ee:	2302      	movs	r3, #2
 80065f0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065f4:	2300      	movs	r3, #0
 80065f6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065fa:	2300      	movs	r3, #0
 80065fc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8006600:	2307      	movs	r3, #7
 8006602:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006606:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800660a:	4619      	mov	r1, r3
 800660c:	4828      	ldr	r0, [pc, #160]	; (80066b0 <HAL_UART_MspInit+0x2d0>)
 800660e:	f003 fc19 	bl	8009e44 <HAL_GPIO_Init>
    hdma_uart7_tx.Instance = DMA1_Stream0;
 8006612:	4b28      	ldr	r3, [pc, #160]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006614:	4a28      	ldr	r2, [pc, #160]	; (80066b8 <HAL_UART_MspInit+0x2d8>)
 8006616:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 8006618:	4b26      	ldr	r3, [pc, #152]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 800661a:	2250      	movs	r2, #80	; 0x50
 800661c:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800661e:	4b25      	ldr	r3, [pc, #148]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006620:	2240      	movs	r2, #64	; 0x40
 8006622:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006624:	4b23      	ldr	r3, [pc, #140]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006626:	2200      	movs	r2, #0
 8006628:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 800662a:	4b22      	ldr	r3, [pc, #136]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 800662c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006630:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006632:	4b20      	ldr	r3, [pc, #128]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006634:	2200      	movs	r2, #0
 8006636:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006638:	4b1e      	ldr	r3, [pc, #120]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 800663a:	2200      	movs	r2, #0
 800663c:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 800663e:	4b1d      	ldr	r3, [pc, #116]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006640:	2200      	movs	r2, #0
 8006642:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006644:	4b1b      	ldr	r3, [pc, #108]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006646:	2200      	movs	r2, #0
 8006648:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800664a:	4b1a      	ldr	r3, [pc, #104]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 800664c:	2204      	movs	r2, #4
 800664e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_uart7_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006650:	4b18      	ldr	r3, [pc, #96]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006652:	2203      	movs	r2, #3
 8006654:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_uart7_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8006656:	4b17      	ldr	r3, [pc, #92]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006658:	2200      	movs	r2, #0
 800665a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_uart7_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800665c:	4b15      	ldr	r3, [pc, #84]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 800665e:	2200      	movs	r2, #0
 8006660:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 8006662:	4814      	ldr	r0, [pc, #80]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006664:	f000 fdb2 	bl	80071cc <HAL_DMA_Init>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <HAL_UART_MspInit+0x292>
      Error_Handler();
 800666e:	f7fe fad1 	bl	8004c14 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a0f      	ldr	r2, [pc, #60]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 8006676:	679a      	str	r2, [r3, #120]	; 0x78
 8006678:	4a0e      	ldr	r2, [pc, #56]	; (80066b4 <HAL_UART_MspInit+0x2d4>)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 800667e:	2200      	movs	r2, #0
 8006680:	2100      	movs	r1, #0
 8006682:	2052      	movs	r0, #82	; 0x52
 8006684:	f000 fb63 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8006688:	2052      	movs	r0, #82	; 0x52
 800668a:	f000 fb7a 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 800668e:	e185      	b.n	800699c <HAL_UART_MspInit+0x5bc>
 8006690:	40004c00 	.word	0x40004c00
 8006694:	58024400 	.word	0x58024400
 8006698:	58020c00 	.word	0x58020c00
 800669c:	240012b0 	.word	0x240012b0
 80066a0:	40020058 	.word	0x40020058
 80066a4:	24001328 	.word	0x24001328
 80066a8:	40020070 	.word	0x40020070
 80066ac:	40007800 	.word	0x40007800
 80066b0:	58021000 	.word	0x58021000
 80066b4:	240013a0 	.word	0x240013a0
 80066b8:	40020010 	.word	0x40020010
  else if(uartHandle->Instance==USART2)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a54      	ldr	r2, [pc, #336]	; (8006814 <HAL_UART_MspInit+0x434>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	f040 80b4 	bne.w	8006830 <HAL_UART_MspInit+0x450>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80066c8:	2302      	movs	r3, #2
 80066ca:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80066cc:	2300      	movs	r3, #0
 80066ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80066d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80066d6:	4618      	mov	r0, r3
 80066d8:	f004 fd8c 	bl	800b1f4 <HAL_RCCEx_PeriphCLKConfig>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d001      	beq.n	80066e6 <HAL_UART_MspInit+0x306>
      Error_Handler();
 80066e2:	f7fe fa97 	bl	8004c14 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80066e6:	4b4c      	ldr	r3, [pc, #304]	; (8006818 <HAL_UART_MspInit+0x438>)
 80066e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80066ec:	4a4a      	ldr	r2, [pc, #296]	; (8006818 <HAL_UART_MspInit+0x438>)
 80066ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066f2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80066f6:	4b48      	ldr	r3, [pc, #288]	; (8006818 <HAL_UART_MspInit+0x438>)
 80066f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80066fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006700:	617b      	str	r3, [r7, #20]
 8006702:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006704:	4b44      	ldr	r3, [pc, #272]	; (8006818 <HAL_UART_MspInit+0x438>)
 8006706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800670a:	4a43      	ldr	r2, [pc, #268]	; (8006818 <HAL_UART_MspInit+0x438>)
 800670c:	f043 0308 	orr.w	r3, r3, #8
 8006710:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006714:	4b40      	ldr	r3, [pc, #256]	; (8006818 <HAL_UART_MspInit+0x438>)
 8006716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800671a:	f003 0308 	and.w	r3, r3, #8
 800671e:	613b      	str	r3, [r7, #16]
 8006720:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8006722:	2360      	movs	r3, #96	; 0x60
 8006724:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006728:	2302      	movs	r3, #2
 800672a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800672e:	2300      	movs	r3, #0
 8006730:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006734:	2300      	movs	r3, #0
 8006736:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800673a:	2307      	movs	r3, #7
 800673c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006740:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8006744:	4619      	mov	r1, r3
 8006746:	4835      	ldr	r0, [pc, #212]	; (800681c <HAL_UART_MspInit+0x43c>)
 8006748:	f003 fb7c 	bl	8009e44 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800674c:	4b34      	ldr	r3, [pc, #208]	; (8006820 <HAL_UART_MspInit+0x440>)
 800674e:	4a35      	ldr	r2, [pc, #212]	; (8006824 <HAL_UART_MspInit+0x444>)
 8006750:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8006752:	4b33      	ldr	r3, [pc, #204]	; (8006820 <HAL_UART_MspInit+0x440>)
 8006754:	222b      	movs	r2, #43	; 0x2b
 8006756:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006758:	4b31      	ldr	r3, [pc, #196]	; (8006820 <HAL_UART_MspInit+0x440>)
 800675a:	2200      	movs	r2, #0
 800675c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800675e:	4b30      	ldr	r3, [pc, #192]	; (8006820 <HAL_UART_MspInit+0x440>)
 8006760:	2200      	movs	r2, #0
 8006762:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006764:	4b2e      	ldr	r3, [pc, #184]	; (8006820 <HAL_UART_MspInit+0x440>)
 8006766:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800676a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800676c:	4b2c      	ldr	r3, [pc, #176]	; (8006820 <HAL_UART_MspInit+0x440>)
 800676e:	2200      	movs	r2, #0
 8006770:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006772:	4b2b      	ldr	r3, [pc, #172]	; (8006820 <HAL_UART_MspInit+0x440>)
 8006774:	2200      	movs	r2, #0
 8006776:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8006778:	4b29      	ldr	r3, [pc, #164]	; (8006820 <HAL_UART_MspInit+0x440>)
 800677a:	2200      	movs	r2, #0
 800677c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800677e:	4b28      	ldr	r3, [pc, #160]	; (8006820 <HAL_UART_MspInit+0x440>)
 8006780:	2200      	movs	r2, #0
 8006782:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006784:	4b26      	ldr	r3, [pc, #152]	; (8006820 <HAL_UART_MspInit+0x440>)
 8006786:	2200      	movs	r2, #0
 8006788:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800678a:	4825      	ldr	r0, [pc, #148]	; (8006820 <HAL_UART_MspInit+0x440>)
 800678c:	f000 fd1e 	bl	80071cc <HAL_DMA_Init>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d001      	beq.n	800679a <HAL_UART_MspInit+0x3ba>
      Error_Handler();
 8006796:	f7fe fa3d 	bl	8004c14 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a20      	ldr	r2, [pc, #128]	; (8006820 <HAL_UART_MspInit+0x440>)
 800679e:	67da      	str	r2, [r3, #124]	; 0x7c
 80067a0:	4a1f      	ldr	r2, [pc, #124]	; (8006820 <HAL_UART_MspInit+0x440>)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80067a6:	4b20      	ldr	r3, [pc, #128]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067a8:	4a20      	ldr	r2, [pc, #128]	; (800682c <HAL_UART_MspInit+0x44c>)
 80067aa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80067ac:	4b1e      	ldr	r3, [pc, #120]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067ae:	222c      	movs	r2, #44	; 0x2c
 80067b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80067b2:	4b1d      	ldr	r3, [pc, #116]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067b4:	2240      	movs	r2, #64	; 0x40
 80067b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80067b8:	4b1b      	ldr	r3, [pc, #108]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067ba:	2200      	movs	r2, #0
 80067bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80067be:	4b1a      	ldr	r3, [pc, #104]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80067c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80067c6:	4b18      	ldr	r3, [pc, #96]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80067cc:	4b16      	ldr	r3, [pc, #88]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067ce:	2200      	movs	r2, #0
 80067d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80067d2:	4b15      	ldr	r3, [pc, #84]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067d4:	2200      	movs	r2, #0
 80067d6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80067d8:	4b13      	ldr	r3, [pc, #76]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067da:	2200      	movs	r2, #0
 80067dc:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80067de:	4b12      	ldr	r3, [pc, #72]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067e0:	2200      	movs	r2, #0
 80067e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80067e4:	4810      	ldr	r0, [pc, #64]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067e6:	f000 fcf1 	bl	80071cc <HAL_DMA_Init>
 80067ea:	4603      	mov	r3, r0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d001      	beq.n	80067f4 <HAL_UART_MspInit+0x414>
      Error_Handler();
 80067f0:	f7fe fa10 	bl	8004c14 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a0c      	ldr	r2, [pc, #48]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067f8:	679a      	str	r2, [r3, #120]	; 0x78
 80067fa:	4a0b      	ldr	r2, [pc, #44]	; (8006828 <HAL_UART_MspInit+0x448>)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006800:	2200      	movs	r2, #0
 8006802:	2100      	movs	r1, #0
 8006804:	2026      	movs	r0, #38	; 0x26
 8006806:	f000 faa2 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800680a:	2026      	movs	r0, #38	; 0x26
 800680c:	f000 fab9 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 8006810:	e0c4      	b.n	800699c <HAL_UART_MspInit+0x5bc>
 8006812:	bf00      	nop
 8006814:	40004400 	.word	0x40004400
 8006818:	58024400 	.word	0x58024400
 800681c:	58020c00 	.word	0x58020c00
 8006820:	24001418 	.word	0x24001418
 8006824:	40020088 	.word	0x40020088
 8006828:	24001490 	.word	0x24001490
 800682c:	400200a0 	.word	0x400200a0
  else if(uartHandle->Instance==USART3)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a5b      	ldr	r2, [pc, #364]	; (80069a4 <HAL_UART_MspInit+0x5c4>)
 8006836:	4293      	cmp	r3, r2
 8006838:	f040 80b0 	bne.w	800699c <HAL_UART_MspInit+0x5bc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800683c:	2302      	movs	r3, #2
 800683e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8006840:	2300      	movs	r3, #0
 8006842:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006846:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800684a:	4618      	mov	r0, r3
 800684c:	f004 fcd2 	bl	800b1f4 <HAL_RCCEx_PeriphCLKConfig>
 8006850:	4603      	mov	r3, r0
 8006852:	2b00      	cmp	r3, #0
 8006854:	d001      	beq.n	800685a <HAL_UART_MspInit+0x47a>
      Error_Handler();
 8006856:	f7fe f9dd 	bl	8004c14 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800685a:	4b53      	ldr	r3, [pc, #332]	; (80069a8 <HAL_UART_MspInit+0x5c8>)
 800685c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006860:	4a51      	ldr	r2, [pc, #324]	; (80069a8 <HAL_UART_MspInit+0x5c8>)
 8006862:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006866:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800686a:	4b4f      	ldr	r3, [pc, #316]	; (80069a8 <HAL_UART_MspInit+0x5c8>)
 800686c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006870:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006874:	60fb      	str	r3, [r7, #12]
 8006876:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006878:	4b4b      	ldr	r3, [pc, #300]	; (80069a8 <HAL_UART_MspInit+0x5c8>)
 800687a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800687e:	4a4a      	ldr	r2, [pc, #296]	; (80069a8 <HAL_UART_MspInit+0x5c8>)
 8006880:	f043 0308 	orr.w	r3, r3, #8
 8006884:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006888:	4b47      	ldr	r3, [pc, #284]	; (80069a8 <HAL_UART_MspInit+0x5c8>)
 800688a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800688e:	f003 0308 	and.w	r3, r3, #8
 8006892:	60bb      	str	r3, [r7, #8]
 8006894:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006896:	f44f 7340 	mov.w	r3, #768	; 0x300
 800689a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800689e:	2302      	movs	r3, #2
 80068a0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068a4:	2300      	movs	r3, #0
 80068a6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068aa:	2300      	movs	r3, #0
 80068ac:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80068b0:	2307      	movs	r3, #7
 80068b2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80068b6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80068ba:	4619      	mov	r1, r3
 80068bc:	483b      	ldr	r0, [pc, #236]	; (80069ac <HAL_UART_MspInit+0x5cc>)
 80068be:	f003 fac1 	bl	8009e44 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80068c2:	4b3b      	ldr	r3, [pc, #236]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068c4:	4a3b      	ldr	r2, [pc, #236]	; (80069b4 <HAL_UART_MspInit+0x5d4>)
 80068c6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80068c8:	4b39      	ldr	r3, [pc, #228]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068ca:	222d      	movs	r2, #45	; 0x2d
 80068cc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80068ce:	4b38      	ldr	r3, [pc, #224]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068d0:	2200      	movs	r2, #0
 80068d2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80068d4:	4b36      	ldr	r3, [pc, #216]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068d6:	2200      	movs	r2, #0
 80068d8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80068da:	4b35      	ldr	r3, [pc, #212]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80068e0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80068e2:	4b33      	ldr	r3, [pc, #204]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80068e8:	4b31      	ldr	r3, [pc, #196]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80068ee:	4b30      	ldr	r3, [pc, #192]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80068f4:	4b2e      	ldr	r3, [pc, #184]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80068fa:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80068fc:	4b2c      	ldr	r3, [pc, #176]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 80068fe:	2200      	movs	r2, #0
 8006900:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8006902:	482b      	ldr	r0, [pc, #172]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 8006904:	f000 fc62 	bl	80071cc <HAL_DMA_Init>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d001      	beq.n	8006912 <HAL_UART_MspInit+0x532>
      Error_Handler();
 800690e:	f7fe f981 	bl	8004c14 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a26      	ldr	r2, [pc, #152]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 8006916:	67da      	str	r2, [r3, #124]	; 0x7c
 8006918:	4a25      	ldr	r2, [pc, #148]	; (80069b0 <HAL_UART_MspInit+0x5d0>)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream2;
 800691e:	4b26      	ldr	r3, [pc, #152]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006920:	4a26      	ldr	r2, [pc, #152]	; (80069bc <HAL_UART_MspInit+0x5dc>)
 8006922:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8006924:	4b24      	ldr	r3, [pc, #144]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006926:	222e      	movs	r2, #46	; 0x2e
 8006928:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800692a:	4b23      	ldr	r3, [pc, #140]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 800692c:	2240      	movs	r2, #64	; 0x40
 800692e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006930:	4b21      	ldr	r3, [pc, #132]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006932:	2200      	movs	r2, #0
 8006934:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006936:	4b20      	ldr	r3, [pc, #128]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006938:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800693c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800693e:	4b1e      	ldr	r3, [pc, #120]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006940:	2200      	movs	r2, #0
 8006942:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006944:	4b1c      	ldr	r3, [pc, #112]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006946:	2200      	movs	r2, #0
 8006948:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800694a:	4b1b      	ldr	r3, [pc, #108]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 800694c:	2200      	movs	r2, #0
 800694e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006950:	4b19      	ldr	r3, [pc, #100]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006952:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006956:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006958:	4b17      	ldr	r3, [pc, #92]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 800695a:	2204      	movs	r2, #4
 800695c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800695e:	4b16      	ldr	r3, [pc, #88]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006960:	2203      	movs	r2, #3
 8006962:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8006964:	4b14      	ldr	r3, [pc, #80]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006966:	2200      	movs	r2, #0
 8006968:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800696a:	4b13      	ldr	r3, [pc, #76]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 800696c:	2200      	movs	r2, #0
 800696e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8006970:	4811      	ldr	r0, [pc, #68]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006972:	f000 fc2b 	bl	80071cc <HAL_DMA_Init>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d001      	beq.n	8006980 <HAL_UART_MspInit+0x5a0>
      Error_Handler();
 800697c:	f7fe f94a 	bl	8004c14 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a0d      	ldr	r2, [pc, #52]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006984:	679a      	str	r2, [r3, #120]	; 0x78
 8006986:	4a0c      	ldr	r2, [pc, #48]	; (80069b8 <HAL_UART_MspInit+0x5d8>)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800698c:	2200      	movs	r2, #0
 800698e:	2100      	movs	r1, #0
 8006990:	2027      	movs	r0, #39	; 0x27
 8006992:	f000 f9dc 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006996:	2027      	movs	r0, #39	; 0x27
 8006998:	f000 f9f3 	bl	8006d82 <HAL_NVIC_EnableIRQ>
}
 800699c:	bf00      	nop
 800699e:	37f8      	adds	r7, #248	; 0xf8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	40004800 	.word	0x40004800
 80069a8:	58024400 	.word	0x58024400
 80069ac:	58020c00 	.word	0x58020c00
 80069b0:	24001508 	.word	0x24001508
 80069b4:	40020028 	.word	0x40020028
 80069b8:	24001580 	.word	0x24001580
 80069bc:	40020040 	.word	0x40020040

080069c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
ldr   sp, =_estack      /* set stack pointer */
 80069c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80069f8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80069c4:	f7fe fcb6 	bl	8005334 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80069c8:	480c      	ldr	r0, [pc, #48]	; (80069fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80069ca:	490d      	ldr	r1, [pc, #52]	; (8006a00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80069cc:	4a0d      	ldr	r2, [pc, #52]	; (8006a04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80069ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80069d0:	e002      	b.n	80069d8 <LoopCopyDataInit>

080069d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80069d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80069d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80069d6:	3304      	adds	r3, #4

080069d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80069d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80069da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80069dc:	d3f9      	bcc.n	80069d2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80069de:	4a0a      	ldr	r2, [pc, #40]	; (8006a08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80069e0:	4c0a      	ldr	r4, [pc, #40]	; (8006a0c <LoopFillZerobss+0x22>)
  movs r3, #0
 80069e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80069e4:	e001      	b.n	80069ea <LoopFillZerobss>

080069e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80069e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80069e8:	3204      	adds	r2, #4

080069ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80069ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80069ec:	d3fb      	bcc.n	80069e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80069ee:	f00b f853 	bl	8011a98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80069f2:	f7fd fdad 	bl	8004550 <main>
  bx  lr
 80069f6:	4770      	bx	lr
ldr   sp, =_estack      /* set stack pointer */
 80069f8:	24001c10 	.word	0x24001c10
  ldr r0, =_sdata
 80069fc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8006a00:	24000410 	.word	0x24000410
  ldr r2, =_sidata
 8006a04:	08016424 	.word	0x08016424
  ldr r2, =_sbss
 8006a08:	24000410 	.word	0x24000410
  ldr r4, =_ebss
 8006a0c:	2400160c 	.word	0x2400160c

08006a10 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006a10:	e7fe      	b.n	8006a10 <ADC3_IRQHandler>
	...

08006a14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006a1a:	2003      	movs	r0, #3
 8006a1c:	f000 f98c 	bl	8006d38 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006a20:	f004 fa12 	bl	800ae48 <HAL_RCC_GetSysClockFreq>
 8006a24:	4602      	mov	r2, r0
 8006a26:	4b15      	ldr	r3, [pc, #84]	; (8006a7c <HAL_Init+0x68>)
 8006a28:	699b      	ldr	r3, [r3, #24]
 8006a2a:	0a1b      	lsrs	r3, r3, #8
 8006a2c:	f003 030f 	and.w	r3, r3, #15
 8006a30:	4913      	ldr	r1, [pc, #76]	; (8006a80 <HAL_Init+0x6c>)
 8006a32:	5ccb      	ldrb	r3, [r1, r3]
 8006a34:	f003 031f 	and.w	r3, r3, #31
 8006a38:	fa22 f303 	lsr.w	r3, r2, r3
 8006a3c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006a3e:	4b0f      	ldr	r3, [pc, #60]	; (8006a7c <HAL_Init+0x68>)
 8006a40:	699b      	ldr	r3, [r3, #24]
 8006a42:	f003 030f 	and.w	r3, r3, #15
 8006a46:	4a0e      	ldr	r2, [pc, #56]	; (8006a80 <HAL_Init+0x6c>)
 8006a48:	5cd3      	ldrb	r3, [r2, r3]
 8006a4a:	f003 031f 	and.w	r3, r3, #31
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	fa22 f303 	lsr.w	r3, r2, r3
 8006a54:	4a0b      	ldr	r2, [pc, #44]	; (8006a84 <HAL_Init+0x70>)
 8006a56:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006a58:	4a0b      	ldr	r2, [pc, #44]	; (8006a88 <HAL_Init+0x74>)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006a5e:	2000      	movs	r0, #0
 8006a60:	f000 f814 	bl	8006a8c <HAL_InitTick>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d001      	beq.n	8006a6e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e002      	b.n	8006a74 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8006a6e:	f7fe fa79 	bl	8004f64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3708      	adds	r7, #8
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	58024400 	.word	0x58024400
 8006a80:	08014524 	.word	0x08014524
 8006a84:	24000234 	.word	0x24000234
 8006a88:	24000230 	.word	0x24000230

08006a8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006a94:	4b15      	ldr	r3, [pc, #84]	; (8006aec <HAL_InitTick+0x60>)
 8006a96:	781b      	ldrb	r3, [r3, #0]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e021      	b.n	8006ae4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006aa0:	4b13      	ldr	r3, [pc, #76]	; (8006af0 <HAL_InitTick+0x64>)
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	4b11      	ldr	r3, [pc, #68]	; (8006aec <HAL_InitTick+0x60>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006aae:	fbb3 f3f1 	udiv	r3, r3, r1
 8006ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f000 f971 	bl	8006d9e <HAL_SYSTICK_Config>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d001      	beq.n	8006ac6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e00e      	b.n	8006ae4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2b0f      	cmp	r3, #15
 8006aca:	d80a      	bhi.n	8006ae2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006acc:	2200      	movs	r2, #0
 8006ace:	6879      	ldr	r1, [r7, #4]
 8006ad0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ad4:	f000 f93b 	bl	8006d4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ad8:	4a06      	ldr	r2, [pc, #24]	; (8006af4 <HAL_InitTick+0x68>)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	e000      	b.n	8006ae4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3708      	adds	r7, #8
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	2400023c 	.word	0x2400023c
 8006af0:	24000230 	.word	0x24000230
 8006af4:	24000238 	.word	0x24000238

08006af8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006af8:	b480      	push	{r7}
 8006afa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006afc:	4b06      	ldr	r3, [pc, #24]	; (8006b18 <HAL_IncTick+0x20>)
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	461a      	mov	r2, r3
 8006b02:	4b06      	ldr	r3, [pc, #24]	; (8006b1c <HAL_IncTick+0x24>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4413      	add	r3, r2
 8006b08:	4a04      	ldr	r2, [pc, #16]	; (8006b1c <HAL_IncTick+0x24>)
 8006b0a:	6013      	str	r3, [r2, #0]
}
 8006b0c:	bf00      	nop
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
 8006b16:	bf00      	nop
 8006b18:	2400023c 	.word	0x2400023c
 8006b1c:	240015f8 	.word	0x240015f8

08006b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006b20:	b480      	push	{r7}
 8006b22:	af00      	add	r7, sp, #0
  return uwTick;
 8006b24:	4b03      	ldr	r3, [pc, #12]	; (8006b34 <HAL_GetTick+0x14>)
 8006b26:	681b      	ldr	r3, [r3, #0]
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	240015f8 	.word	0x240015f8

08006b38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006b40:	f7ff ffee 	bl	8006b20 <HAL_GetTick>
 8006b44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b50:	d005      	beq.n	8006b5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006b52:	4b0a      	ldr	r3, [pc, #40]	; (8006b7c <HAL_Delay+0x44>)
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	461a      	mov	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	4413      	add	r3, r2
 8006b5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006b5e:	bf00      	nop
 8006b60:	f7ff ffde 	bl	8006b20 <HAL_GetTick>
 8006b64:	4602      	mov	r2, r0
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d8f7      	bhi.n	8006b60 <HAL_Delay+0x28>
  {
  }
}
 8006b70:	bf00      	nop
 8006b72:	bf00      	nop
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	2400023c 	.word	0x2400023c

08006b80 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8006b80:	b480      	push	{r7}
 8006b82:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8006b84:	4b03      	ldr	r3, [pc, #12]	; (8006b94 <HAL_GetREVID+0x14>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	0c1b      	lsrs	r3, r3, #16
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr
 8006b94:	5c001000 	.word	0x5c001000

08006b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f003 0307 	and.w	r3, r3, #7
 8006ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ba8:	4b0b      	ldr	r3, [pc, #44]	; (8006bd8 <__NVIC_SetPriorityGrouping+0x40>)
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006bae:	68ba      	ldr	r2, [r7, #8]
 8006bb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006bb4:	4013      	ands	r3, r2
 8006bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006bc0:	4b06      	ldr	r3, [pc, #24]	; (8006bdc <__NVIC_SetPriorityGrouping+0x44>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006bc6:	4a04      	ldr	r2, [pc, #16]	; (8006bd8 <__NVIC_SetPriorityGrouping+0x40>)
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	60d3      	str	r3, [r2, #12]
}
 8006bcc:	bf00      	nop
 8006bce:	3714      	adds	r7, #20
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr
 8006bd8:	e000ed00 	.word	0xe000ed00
 8006bdc:	05fa0000 	.word	0x05fa0000

08006be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006be0:	b480      	push	{r7}
 8006be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006be4:	4b04      	ldr	r3, [pc, #16]	; (8006bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	0a1b      	lsrs	r3, r3, #8
 8006bea:	f003 0307 	and.w	r3, r3, #7
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr
 8006bf8:	e000ed00 	.word	0xe000ed00

08006bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	4603      	mov	r3, r0
 8006c04:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006c06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	db0b      	blt.n	8006c26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c0e:	88fb      	ldrh	r3, [r7, #6]
 8006c10:	f003 021f 	and.w	r2, r3, #31
 8006c14:	4907      	ldr	r1, [pc, #28]	; (8006c34 <__NVIC_EnableIRQ+0x38>)
 8006c16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c1a:	095b      	lsrs	r3, r3, #5
 8006c1c:	2001      	movs	r0, #1
 8006c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8006c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006c26:	bf00      	nop
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	e000e100 	.word	0xe000e100

08006c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b083      	sub	sp, #12
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	4603      	mov	r3, r0
 8006c40:	6039      	str	r1, [r7, #0]
 8006c42:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006c44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	db0a      	blt.n	8006c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	b2da      	uxtb	r2, r3
 8006c50:	490c      	ldr	r1, [pc, #48]	; (8006c84 <__NVIC_SetPriority+0x4c>)
 8006c52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c56:	0112      	lsls	r2, r2, #4
 8006c58:	b2d2      	uxtb	r2, r2
 8006c5a:	440b      	add	r3, r1
 8006c5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006c60:	e00a      	b.n	8006c78 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	b2da      	uxtb	r2, r3
 8006c66:	4908      	ldr	r1, [pc, #32]	; (8006c88 <__NVIC_SetPriority+0x50>)
 8006c68:	88fb      	ldrh	r3, [r7, #6]
 8006c6a:	f003 030f 	and.w	r3, r3, #15
 8006c6e:	3b04      	subs	r3, #4
 8006c70:	0112      	lsls	r2, r2, #4
 8006c72:	b2d2      	uxtb	r2, r2
 8006c74:	440b      	add	r3, r1
 8006c76:	761a      	strb	r2, [r3, #24]
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr
 8006c84:	e000e100 	.word	0xe000e100
 8006c88:	e000ed00 	.word	0xe000ed00

08006c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b089      	sub	sp, #36	; 0x24
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f003 0307 	and.w	r3, r3, #7
 8006c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	f1c3 0307 	rsb	r3, r3, #7
 8006ca6:	2b04      	cmp	r3, #4
 8006ca8:	bf28      	it	cs
 8006caa:	2304      	movcs	r3, #4
 8006cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	3304      	adds	r3, #4
 8006cb2:	2b06      	cmp	r3, #6
 8006cb4:	d902      	bls.n	8006cbc <NVIC_EncodePriority+0x30>
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	3b03      	subs	r3, #3
 8006cba:	e000      	b.n	8006cbe <NVIC_EncodePriority+0x32>
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006cc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cca:	43da      	mvns	r2, r3
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	401a      	ands	r2, r3
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006cd4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	fa01 f303 	lsl.w	r3, r1, r3
 8006cde:	43d9      	mvns	r1, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ce4:	4313      	orrs	r3, r2
         );
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3724      	adds	r7, #36	; 0x24
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
	...

08006cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006d04:	d301      	bcc.n	8006d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006d06:	2301      	movs	r3, #1
 8006d08:	e00f      	b.n	8006d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d0a:	4a0a      	ldr	r2, [pc, #40]	; (8006d34 <SysTick_Config+0x40>)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006d12:	210f      	movs	r1, #15
 8006d14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d18:	f7ff ff8e 	bl	8006c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d1c:	4b05      	ldr	r3, [pc, #20]	; (8006d34 <SysTick_Config+0x40>)
 8006d1e:	2200      	movs	r2, #0
 8006d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d22:	4b04      	ldr	r3, [pc, #16]	; (8006d34 <SysTick_Config+0x40>)
 8006d24:	2207      	movs	r2, #7
 8006d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	e000e010 	.word	0xe000e010

08006d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f7ff ff29 	bl	8006b98 <__NVIC_SetPriorityGrouping>
}
 8006d46:	bf00      	nop
 8006d48:	3708      	adds	r7, #8
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d4e:	b580      	push	{r7, lr}
 8006d50:	b086      	sub	sp, #24
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	4603      	mov	r3, r0
 8006d56:	60b9      	str	r1, [r7, #8]
 8006d58:	607a      	str	r2, [r7, #4]
 8006d5a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006d5c:	f7ff ff40 	bl	8006be0 <__NVIC_GetPriorityGrouping>
 8006d60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	68b9      	ldr	r1, [r7, #8]
 8006d66:	6978      	ldr	r0, [r7, #20]
 8006d68:	f7ff ff90 	bl	8006c8c <NVIC_EncodePriority>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006d72:	4611      	mov	r1, r2
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7ff ff5f 	bl	8006c38 <__NVIC_SetPriority>
}
 8006d7a:	bf00      	nop
 8006d7c:	3718      	adds	r7, #24
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}

08006d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b082      	sub	sp, #8
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	4603      	mov	r3, r0
 8006d8a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7ff ff33 	bl	8006bfc <__NVIC_EnableIRQ>
}
 8006d96:	bf00      	nop
 8006d98:	3708      	adds	r7, #8
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006d9e:	b580      	push	{r7, lr}
 8006da0:	b082      	sub	sp, #8
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f7ff ffa4 	bl	8006cf4 <SysTick_Config>
 8006dac:	4603      	mov	r3, r0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3708      	adds	r7, #8
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8006dba:	f000 f802 	bl	8006dc2 <HAL_SYSTICK_Callback>
}
 8006dbe:	bf00      	nop
 8006dc0:	bd80      	pop	{r7, pc}

08006dc2 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8006dc2:	b480      	push	{r7}
 8006dc4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8006dc6:	bf00      	nop
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b082      	sub	sp, #8
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d101      	bne.n	8006de2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e054      	b.n	8006e8c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	7f5b      	ldrb	r3, [r3, #29]
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d105      	bne.n	8006df8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7fb fad2 	bl	800239c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2202      	movs	r2, #2
 8006dfc:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	791b      	ldrb	r3, [r3, #4]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d10c      	bne.n	8006e20 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a22      	ldr	r2, [pc, #136]	; (8006e94 <HAL_CRC_Init+0xc4>)
 8006e0c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	689a      	ldr	r2, [r3, #8]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f022 0218 	bic.w	r2, r2, #24
 8006e1c:	609a      	str	r2, [r3, #8]
 8006e1e:	e00c      	b.n	8006e3a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6899      	ldr	r1, [r3, #8]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	461a      	mov	r2, r3
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 f948 	bl	80070c0 <HAL_CRCEx_Polynomial_Set>
 8006e30:	4603      	mov	r3, r0
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d001      	beq.n	8006e3a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e028      	b.n	8006e8c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	795b      	ldrb	r3, [r3, #5]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d105      	bne.n	8006e4e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e4a:	611a      	str	r2, [r3, #16]
 8006e4c:	e004      	b.n	8006e58 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	6912      	ldr	r2, [r2, #16]
 8006e56:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	695a      	ldr	r2, [r3, #20]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	430a      	orrs	r2, r1
 8006e6c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	699a      	ldr	r2, [r3, #24]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	430a      	orrs	r2, r1
 8006e82:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3708      	adds	r7, #8
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	04c11db7 	.word	0x04c11db7

08006e98 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2202      	movs	r2, #2
 8006eac:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	689a      	ldr	r2, [r3, #8]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f042 0201 	orr.w	r2, r2, #1
 8006ebc:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	2b03      	cmp	r3, #3
 8006ec4:	d006      	beq.n	8006ed4 <HAL_CRC_Calculate+0x3c>
 8006ec6:	2b03      	cmp	r3, #3
 8006ec8:	d829      	bhi.n	8006f1e <HAL_CRC_Calculate+0x86>
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d019      	beq.n	8006f02 <HAL_CRC_Calculate+0x6a>
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d01e      	beq.n	8006f10 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8006ed2:	e024      	b.n	8006f1e <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	617b      	str	r3, [r7, #20]
 8006ed8:	e00a      	b.n	8006ef0 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	441a      	add	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	6812      	ldr	r2, [r2, #0]
 8006ee8:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	3301      	adds	r3, #1
 8006eee:	617b      	str	r3, [r7, #20]
 8006ef0:	697a      	ldr	r2, [r7, #20]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d3f0      	bcc.n	8006eda <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	613b      	str	r3, [r7, #16]
      break;
 8006f00:	e00e      	b.n	8006f20 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	68b9      	ldr	r1, [r7, #8]
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f000 f812 	bl	8006f30 <CRC_Handle_8>
 8006f0c:	6138      	str	r0, [r7, #16]
      break;
 8006f0e:	e007      	b.n	8006f20 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8006f10:	687a      	ldr	r2, [r7, #4]
 8006f12:	68b9      	ldr	r1, [r7, #8]
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f000 f899 	bl	800704c <CRC_Handle_16>
 8006f1a:	6138      	str	r0, [r7, #16]
      break;
 8006f1c:	e000      	b.n	8006f20 <HAL_CRC_Calculate+0x88>
      break;
 8006f1e:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2201      	movs	r2, #1
 8006f24:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8006f26:	693b      	ldr	r3, [r7, #16]
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3718      	adds	r7, #24
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b089      	sub	sp, #36	; 0x24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	61fb      	str	r3, [r7, #28]
 8006f40:	e023      	b.n	8006f8a <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	68ba      	ldr	r2, [r7, #8]
 8006f48:	4413      	add	r3, r2
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	3301      	adds	r3, #1
 8006f54:	68b9      	ldr	r1, [r7, #8]
 8006f56:	440b      	add	r3, r1
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006f5c:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	3302      	adds	r3, #2
 8006f64:	68b9      	ldr	r1, [r7, #8]
 8006f66:	440b      	add	r3, r1
 8006f68:	781b      	ldrb	r3, [r3, #0]
 8006f6a:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8006f6c:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	3303      	adds	r3, #3
 8006f74:	68b9      	ldr	r1, [r7, #8]
 8006f76:	440b      	add	r3, r1
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8006f80:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006f82:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	3301      	adds	r3, #1
 8006f88:	61fb      	str	r3, [r7, #28]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	089b      	lsrs	r3, r3, #2
 8006f8e:	69fa      	ldr	r2, [r7, #28]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d3d6      	bcc.n	8006f42 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d04d      	beq.n	800703a <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f003 0303 	and.w	r3, r3, #3
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d107      	bne.n	8006fb8 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	68ba      	ldr	r2, [r7, #8]
 8006fae:	4413      	add	r3, r2
 8006fb0:	68fa      	ldr	r2, [r7, #12]
 8006fb2:	6812      	ldr	r2, [r2, #0]
 8006fb4:	781b      	ldrb	r3, [r3, #0]
 8006fb6:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f003 0303 	and.w	r3, r3, #3
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	d116      	bne.n	8006ff0 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8006fc2:	69fb      	ldr	r3, [r7, #28]
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	4413      	add	r3, r2
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	021b      	lsls	r3, r3, #8
 8006fce:	b21a      	sxth	r2, r3
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	68b9      	ldr	r1, [r7, #8]
 8006fd8:	440b      	add	r3, r1
 8006fda:	781b      	ldrb	r3, [r3, #0]
 8006fdc:	b21b      	sxth	r3, r3
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	b21b      	sxth	r3, r3
 8006fe2:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	8b7a      	ldrh	r2, [r7, #26]
 8006fee:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f003 0303 	and.w	r3, r3, #3
 8006ff6:	2b03      	cmp	r3, #3
 8006ff8:	d11f      	bne.n	800703a <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8006ffa:	69fb      	ldr	r3, [r7, #28]
 8006ffc:	009b      	lsls	r3, r3, #2
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	4413      	add	r3, r2
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	021b      	lsls	r3, r3, #8
 8007006:	b21a      	sxth	r2, r3
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	3301      	adds	r3, #1
 800700e:	68b9      	ldr	r1, [r7, #8]
 8007010:	440b      	add	r3, r1
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	b21b      	sxth	r3, r3
 8007016:	4313      	orrs	r3, r2
 8007018:	b21b      	sxth	r3, r3
 800701a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	8b7a      	ldrh	r2, [r7, #26]
 8007026:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	3302      	adds	r3, #2
 800702e:	68ba      	ldr	r2, [r7, #8]
 8007030:	4413      	add	r3, r2
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	6812      	ldr	r2, [r2, #0]
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681b      	ldr	r3, [r3, #0]
}
 8007040:	4618      	mov	r0, r3
 8007042:	3724      	adds	r7, #36	; 0x24
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800704c:	b480      	push	{r7}
 800704e:	b087      	sub	sp, #28
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8007058:	2300      	movs	r3, #0
 800705a:	617b      	str	r3, [r7, #20]
 800705c:	e013      	b.n	8007086 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	009b      	lsls	r3, r3, #2
 8007062:	68ba      	ldr	r2, [r7, #8]
 8007064:	4413      	add	r3, r2
 8007066:	881b      	ldrh	r3, [r3, #0]
 8007068:	041a      	lsls	r2, r3, #16
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	3302      	adds	r3, #2
 8007070:	68b9      	ldr	r1, [r7, #8]
 8007072:	440b      	add	r3, r1
 8007074:	881b      	ldrh	r3, [r3, #0]
 8007076:	4619      	mov	r1, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	430a      	orrs	r2, r1
 800707e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	3301      	adds	r3, #1
 8007084:	617b      	str	r3, [r7, #20]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	085b      	lsrs	r3, r3, #1
 800708a:	697a      	ldr	r2, [r7, #20]
 800708c:	429a      	cmp	r2, r3
 800708e:	d3e6      	bcc.n	800705e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f003 0301 	and.w	r3, r3, #1
 8007096:	2b00      	cmp	r3, #0
 8007098:	d009      	beq.n	80070ae <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	68ba      	ldr	r2, [r7, #8]
 80070a6:	4413      	add	r3, r2
 80070a8:	881a      	ldrh	r2, [r3, #0]
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	371c      	adds	r7, #28
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070cc:	2300      	movs	r3, #0
 80070ce:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80070d0:	231f      	movs	r3, #31
 80070d2:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80070d4:	bf00      	nop
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	1e5a      	subs	r2, r3, #1
 80070da:	613a      	str	r2, [r7, #16]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d009      	beq.n	80070f4 <HAL_CRCEx_Polynomial_Set+0x34>
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	f003 031f 	and.w	r3, r3, #31
 80070e6:	68ba      	ldr	r2, [r7, #8]
 80070e8:	fa22 f303 	lsr.w	r3, r2, r3
 80070ec:	f003 0301 	and.w	r3, r3, #1
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d0f0      	beq.n	80070d6 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b18      	cmp	r3, #24
 80070f8:	d846      	bhi.n	8007188 <HAL_CRCEx_Polynomial_Set+0xc8>
 80070fa:	a201      	add	r2, pc, #4	; (adr r2, 8007100 <HAL_CRCEx_Polynomial_Set+0x40>)
 80070fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007100:	0800718f 	.word	0x0800718f
 8007104:	08007189 	.word	0x08007189
 8007108:	08007189 	.word	0x08007189
 800710c:	08007189 	.word	0x08007189
 8007110:	08007189 	.word	0x08007189
 8007114:	08007189 	.word	0x08007189
 8007118:	08007189 	.word	0x08007189
 800711c:	08007189 	.word	0x08007189
 8007120:	0800717d 	.word	0x0800717d
 8007124:	08007189 	.word	0x08007189
 8007128:	08007189 	.word	0x08007189
 800712c:	08007189 	.word	0x08007189
 8007130:	08007189 	.word	0x08007189
 8007134:	08007189 	.word	0x08007189
 8007138:	08007189 	.word	0x08007189
 800713c:	08007189 	.word	0x08007189
 8007140:	08007171 	.word	0x08007171
 8007144:	08007189 	.word	0x08007189
 8007148:	08007189 	.word	0x08007189
 800714c:	08007189 	.word	0x08007189
 8007150:	08007189 	.word	0x08007189
 8007154:	08007189 	.word	0x08007189
 8007158:	08007189 	.word	0x08007189
 800715c:	08007189 	.word	0x08007189
 8007160:	08007165 	.word	0x08007165
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	2b06      	cmp	r3, #6
 8007168:	d913      	bls.n	8007192 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800716e:	e010      	b.n	8007192 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	2b07      	cmp	r3, #7
 8007174:	d90f      	bls.n	8007196 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800717a:	e00c      	b.n	8007196 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	2b0f      	cmp	r3, #15
 8007180:	d90b      	bls.n	800719a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8007186:	e008      	b.n	800719a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	75fb      	strb	r3, [r7, #23]
      break;
 800718c:	e006      	b.n	800719c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800718e:	bf00      	nop
 8007190:	e004      	b.n	800719c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8007192:	bf00      	nop
 8007194:	e002      	b.n	800719c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8007196:	bf00      	nop
 8007198:	e000      	b.n	800719c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800719a:	bf00      	nop
  }
  if (status == HAL_OK)
 800719c:	7dfb      	ldrb	r3, [r7, #23]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d10d      	bne.n	80071be <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68ba      	ldr	r2, [r7, #8]
 80071a8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	f023 0118 	bic.w	r1, r3, #24
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	430a      	orrs	r2, r1
 80071bc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80071be:	7dfb      	ldrb	r3, [r7, #23]
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	371c      	adds	r7, #28
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr

080071cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80071d4:	f7ff fca4 	bl	8006b20 <HAL_GetTick>
 80071d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d101      	bne.n	80071e4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e316      	b.n	8007812 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a66      	ldr	r2, [pc, #408]	; (8007384 <HAL_DMA_Init+0x1b8>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d04a      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a65      	ldr	r2, [pc, #404]	; (8007388 <HAL_DMA_Init+0x1bc>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d045      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a63      	ldr	r2, [pc, #396]	; (800738c <HAL_DMA_Init+0x1c0>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d040      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a62      	ldr	r2, [pc, #392]	; (8007390 <HAL_DMA_Init+0x1c4>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d03b      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a60      	ldr	r2, [pc, #384]	; (8007394 <HAL_DMA_Init+0x1c8>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d036      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a5f      	ldr	r2, [pc, #380]	; (8007398 <HAL_DMA_Init+0x1cc>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d031      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a5d      	ldr	r2, [pc, #372]	; (800739c <HAL_DMA_Init+0x1d0>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d02c      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a5c      	ldr	r2, [pc, #368]	; (80073a0 <HAL_DMA_Init+0x1d4>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d027      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a5a      	ldr	r2, [pc, #360]	; (80073a4 <HAL_DMA_Init+0x1d8>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d022      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a59      	ldr	r2, [pc, #356]	; (80073a8 <HAL_DMA_Init+0x1dc>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d01d      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a57      	ldr	r2, [pc, #348]	; (80073ac <HAL_DMA_Init+0x1e0>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d018      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a56      	ldr	r2, [pc, #344]	; (80073b0 <HAL_DMA_Init+0x1e4>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d013      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a54      	ldr	r2, [pc, #336]	; (80073b4 <HAL_DMA_Init+0x1e8>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d00e      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a53      	ldr	r2, [pc, #332]	; (80073b8 <HAL_DMA_Init+0x1ec>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d009      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a51      	ldr	r2, [pc, #324]	; (80073bc <HAL_DMA_Init+0x1f0>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d004      	beq.n	8007284 <HAL_DMA_Init+0xb8>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a50      	ldr	r2, [pc, #320]	; (80073c0 <HAL_DMA_Init+0x1f4>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d101      	bne.n	8007288 <HAL_DMA_Init+0xbc>
 8007284:	2301      	movs	r3, #1
 8007286:	e000      	b.n	800728a <HAL_DMA_Init+0xbe>
 8007288:	2300      	movs	r3, #0
 800728a:	2b00      	cmp	r3, #0
 800728c:	f000 813b 	beq.w	8007506 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2202      	movs	r2, #2
 8007294:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a37      	ldr	r2, [pc, #220]	; (8007384 <HAL_DMA_Init+0x1b8>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d04a      	beq.n	8007340 <HAL_DMA_Init+0x174>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a36      	ldr	r2, [pc, #216]	; (8007388 <HAL_DMA_Init+0x1bc>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d045      	beq.n	8007340 <HAL_DMA_Init+0x174>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a34      	ldr	r2, [pc, #208]	; (800738c <HAL_DMA_Init+0x1c0>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d040      	beq.n	8007340 <HAL_DMA_Init+0x174>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a33      	ldr	r2, [pc, #204]	; (8007390 <HAL_DMA_Init+0x1c4>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d03b      	beq.n	8007340 <HAL_DMA_Init+0x174>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a31      	ldr	r2, [pc, #196]	; (8007394 <HAL_DMA_Init+0x1c8>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d036      	beq.n	8007340 <HAL_DMA_Init+0x174>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a30      	ldr	r2, [pc, #192]	; (8007398 <HAL_DMA_Init+0x1cc>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d031      	beq.n	8007340 <HAL_DMA_Init+0x174>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a2e      	ldr	r2, [pc, #184]	; (800739c <HAL_DMA_Init+0x1d0>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d02c      	beq.n	8007340 <HAL_DMA_Init+0x174>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a2d      	ldr	r2, [pc, #180]	; (80073a0 <HAL_DMA_Init+0x1d4>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d027      	beq.n	8007340 <HAL_DMA_Init+0x174>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a2b      	ldr	r2, [pc, #172]	; (80073a4 <HAL_DMA_Init+0x1d8>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d022      	beq.n	8007340 <HAL_DMA_Init+0x174>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a2a      	ldr	r2, [pc, #168]	; (80073a8 <HAL_DMA_Init+0x1dc>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d01d      	beq.n	8007340 <HAL_DMA_Init+0x174>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a28      	ldr	r2, [pc, #160]	; (80073ac <HAL_DMA_Init+0x1e0>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d018      	beq.n	8007340 <HAL_DMA_Init+0x174>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a27      	ldr	r2, [pc, #156]	; (80073b0 <HAL_DMA_Init+0x1e4>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d013      	beq.n	8007340 <HAL_DMA_Init+0x174>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a25      	ldr	r2, [pc, #148]	; (80073b4 <HAL_DMA_Init+0x1e8>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d00e      	beq.n	8007340 <HAL_DMA_Init+0x174>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a24      	ldr	r2, [pc, #144]	; (80073b8 <HAL_DMA_Init+0x1ec>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d009      	beq.n	8007340 <HAL_DMA_Init+0x174>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a22      	ldr	r2, [pc, #136]	; (80073bc <HAL_DMA_Init+0x1f0>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d004      	beq.n	8007340 <HAL_DMA_Init+0x174>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a21      	ldr	r2, [pc, #132]	; (80073c0 <HAL_DMA_Init+0x1f4>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d108      	bne.n	8007352 <HAL_DMA_Init+0x186>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f022 0201 	bic.w	r2, r2, #1
 800734e:	601a      	str	r2, [r3, #0]
 8007350:	e007      	b.n	8007362 <HAL_DMA_Init+0x196>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f022 0201 	bic.w	r2, r2, #1
 8007360:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007362:	e02f      	b.n	80073c4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007364:	f7ff fbdc 	bl	8006b20 <HAL_GetTick>
 8007368:	4602      	mov	r2, r0
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	2b05      	cmp	r3, #5
 8007370:	d928      	bls.n	80073c4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2220      	movs	r2, #32
 8007376:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2203      	movs	r2, #3
 800737c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	e246      	b.n	8007812 <HAL_DMA_Init+0x646>
 8007384:	40020010 	.word	0x40020010
 8007388:	40020028 	.word	0x40020028
 800738c:	40020040 	.word	0x40020040
 8007390:	40020058 	.word	0x40020058
 8007394:	40020070 	.word	0x40020070
 8007398:	40020088 	.word	0x40020088
 800739c:	400200a0 	.word	0x400200a0
 80073a0:	400200b8 	.word	0x400200b8
 80073a4:	40020410 	.word	0x40020410
 80073a8:	40020428 	.word	0x40020428
 80073ac:	40020440 	.word	0x40020440
 80073b0:	40020458 	.word	0x40020458
 80073b4:	40020470 	.word	0x40020470
 80073b8:	40020488 	.word	0x40020488
 80073bc:	400204a0 	.word	0x400204a0
 80073c0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f003 0301 	and.w	r3, r3, #1
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1c8      	bne.n	8007364 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	4b83      	ldr	r3, [pc, #524]	; (80075ec <HAL_DMA_Init+0x420>)
 80073de:	4013      	ands	r3, r2
 80073e0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80073ea:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073f6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007402:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a1b      	ldr	r3, [r3, #32]
 8007408:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800740a:	697a      	ldr	r2, [r7, #20]
 800740c:	4313      	orrs	r3, r2
 800740e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007414:	2b04      	cmp	r3, #4
 8007416:	d107      	bne.n	8007428 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007420:	4313      	orrs	r3, r2
 8007422:	697a      	ldr	r2, [r7, #20]
 8007424:	4313      	orrs	r3, r2
 8007426:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007428:	4b71      	ldr	r3, [pc, #452]	; (80075f0 <HAL_DMA_Init+0x424>)
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	4b71      	ldr	r3, [pc, #452]	; (80075f4 <HAL_DMA_Init+0x428>)
 800742e:	4013      	ands	r3, r2
 8007430:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007434:	d328      	bcc.n	8007488 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	2b28      	cmp	r3, #40	; 0x28
 800743c:	d903      	bls.n	8007446 <HAL_DMA_Init+0x27a>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	2b2e      	cmp	r3, #46	; 0x2e
 8007444:	d917      	bls.n	8007476 <HAL_DMA_Init+0x2aa>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	2b3e      	cmp	r3, #62	; 0x3e
 800744c:	d903      	bls.n	8007456 <HAL_DMA_Init+0x28a>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	2b42      	cmp	r3, #66	; 0x42
 8007454:	d90f      	bls.n	8007476 <HAL_DMA_Init+0x2aa>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	2b46      	cmp	r3, #70	; 0x46
 800745c:	d903      	bls.n	8007466 <HAL_DMA_Init+0x29a>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	2b48      	cmp	r3, #72	; 0x48
 8007464:	d907      	bls.n	8007476 <HAL_DMA_Init+0x2aa>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	2b4e      	cmp	r3, #78	; 0x4e
 800746c:	d905      	bls.n	800747a <HAL_DMA_Init+0x2ae>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	2b52      	cmp	r3, #82	; 0x52
 8007474:	d801      	bhi.n	800747a <HAL_DMA_Init+0x2ae>
 8007476:	2301      	movs	r3, #1
 8007478:	e000      	b.n	800747c <HAL_DMA_Init+0x2b0>
 800747a:	2300      	movs	r3, #0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d003      	beq.n	8007488 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007486:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	695b      	ldr	r3, [r3, #20]
 8007496:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	f023 0307 	bic.w	r3, r3, #7
 800749e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a4:	697a      	ldr	r2, [r7, #20]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ae:	2b04      	cmp	r3, #4
 80074b0:	d117      	bne.n	80074e2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074b6:	697a      	ldr	r2, [r7, #20]
 80074b8:	4313      	orrs	r3, r2
 80074ba:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d00e      	beq.n	80074e2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f002 fb33 	bl	8009b30 <DMA_CheckFifoParam>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d008      	beq.n	80074e2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2240      	movs	r2, #64	; 0x40
 80074d4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2201      	movs	r2, #1
 80074da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e197      	b.n	8007812 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	697a      	ldr	r2, [r7, #20]
 80074e8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f002 fa6e 	bl	80099cc <DMA_CalcBaseAndBitshift>
 80074f0:	4603      	mov	r3, r0
 80074f2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074f8:	f003 031f 	and.w	r3, r3, #31
 80074fc:	223f      	movs	r2, #63	; 0x3f
 80074fe:	409a      	lsls	r2, r3
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	609a      	str	r2, [r3, #8]
 8007504:	e0cd      	b.n	80076a2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a3b      	ldr	r2, [pc, #236]	; (80075f8 <HAL_DMA_Init+0x42c>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d022      	beq.n	8007556 <HAL_DMA_Init+0x38a>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a39      	ldr	r2, [pc, #228]	; (80075fc <HAL_DMA_Init+0x430>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d01d      	beq.n	8007556 <HAL_DMA_Init+0x38a>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a38      	ldr	r2, [pc, #224]	; (8007600 <HAL_DMA_Init+0x434>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d018      	beq.n	8007556 <HAL_DMA_Init+0x38a>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a36      	ldr	r2, [pc, #216]	; (8007604 <HAL_DMA_Init+0x438>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d013      	beq.n	8007556 <HAL_DMA_Init+0x38a>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a35      	ldr	r2, [pc, #212]	; (8007608 <HAL_DMA_Init+0x43c>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d00e      	beq.n	8007556 <HAL_DMA_Init+0x38a>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a33      	ldr	r2, [pc, #204]	; (800760c <HAL_DMA_Init+0x440>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d009      	beq.n	8007556 <HAL_DMA_Init+0x38a>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a32      	ldr	r2, [pc, #200]	; (8007610 <HAL_DMA_Init+0x444>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d004      	beq.n	8007556 <HAL_DMA_Init+0x38a>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a30      	ldr	r2, [pc, #192]	; (8007614 <HAL_DMA_Init+0x448>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d101      	bne.n	800755a <HAL_DMA_Init+0x38e>
 8007556:	2301      	movs	r3, #1
 8007558:	e000      	b.n	800755c <HAL_DMA_Init+0x390>
 800755a:	2300      	movs	r3, #0
 800755c:	2b00      	cmp	r3, #0
 800755e:	f000 8097 	beq.w	8007690 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a24      	ldr	r2, [pc, #144]	; (80075f8 <HAL_DMA_Init+0x42c>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d021      	beq.n	80075b0 <HAL_DMA_Init+0x3e4>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a22      	ldr	r2, [pc, #136]	; (80075fc <HAL_DMA_Init+0x430>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d01c      	beq.n	80075b0 <HAL_DMA_Init+0x3e4>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a21      	ldr	r2, [pc, #132]	; (8007600 <HAL_DMA_Init+0x434>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d017      	beq.n	80075b0 <HAL_DMA_Init+0x3e4>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a1f      	ldr	r2, [pc, #124]	; (8007604 <HAL_DMA_Init+0x438>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d012      	beq.n	80075b0 <HAL_DMA_Init+0x3e4>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a1e      	ldr	r2, [pc, #120]	; (8007608 <HAL_DMA_Init+0x43c>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d00d      	beq.n	80075b0 <HAL_DMA_Init+0x3e4>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a1c      	ldr	r2, [pc, #112]	; (800760c <HAL_DMA_Init+0x440>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d008      	beq.n	80075b0 <HAL_DMA_Init+0x3e4>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	4a1b      	ldr	r2, [pc, #108]	; (8007610 <HAL_DMA_Init+0x444>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d003      	beq.n	80075b0 <HAL_DMA_Init+0x3e4>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a19      	ldr	r2, [pc, #100]	; (8007614 <HAL_DMA_Init+0x448>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2202      	movs	r2, #2
 80075b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	4b12      	ldr	r3, [pc, #72]	; (8007618 <HAL_DMA_Init+0x44c>)
 80075ce:	4013      	ands	r3, r2
 80075d0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	2b40      	cmp	r3, #64	; 0x40
 80075d8:	d020      	beq.n	800761c <HAL_DMA_Init+0x450>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	2b80      	cmp	r3, #128	; 0x80
 80075e0:	d102      	bne.n	80075e8 <HAL_DMA_Init+0x41c>
 80075e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80075e6:	e01a      	b.n	800761e <HAL_DMA_Init+0x452>
 80075e8:	2300      	movs	r3, #0
 80075ea:	e018      	b.n	800761e <HAL_DMA_Init+0x452>
 80075ec:	fe10803f 	.word	0xfe10803f
 80075f0:	5c001000 	.word	0x5c001000
 80075f4:	ffff0000 	.word	0xffff0000
 80075f8:	58025408 	.word	0x58025408
 80075fc:	5802541c 	.word	0x5802541c
 8007600:	58025430 	.word	0x58025430
 8007604:	58025444 	.word	0x58025444
 8007608:	58025458 	.word	0x58025458
 800760c:	5802546c 	.word	0x5802546c
 8007610:	58025480 	.word	0x58025480
 8007614:	58025494 	.word	0x58025494
 8007618:	fffe000f 	.word	0xfffe000f
 800761c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	68d2      	ldr	r2, [r2, #12]
 8007622:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007624:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800762c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	695b      	ldr	r3, [r3, #20]
 8007632:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007634:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	699b      	ldr	r3, [r3, #24]
 800763a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800763c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007644:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6a1b      	ldr	r3, [r3, #32]
 800764a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800764c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	4313      	orrs	r3, r2
 8007652:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	697a      	ldr	r2, [r7, #20]
 800765a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	461a      	mov	r2, r3
 8007662:	4b6e      	ldr	r3, [pc, #440]	; (800781c <HAL_DMA_Init+0x650>)
 8007664:	4413      	add	r3, r2
 8007666:	4a6e      	ldr	r2, [pc, #440]	; (8007820 <HAL_DMA_Init+0x654>)
 8007668:	fba2 2303 	umull	r2, r3, r2, r3
 800766c:	091b      	lsrs	r3, r3, #4
 800766e:	009a      	lsls	r2, r3, #2
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f002 f9a9 	bl	80099cc <DMA_CalcBaseAndBitshift>
 800767a:	4603      	mov	r3, r0
 800767c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007682:	f003 031f 	and.w	r3, r3, #31
 8007686:	2201      	movs	r2, #1
 8007688:	409a      	lsls	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	605a      	str	r2, [r3, #4]
 800768e:	e008      	b.n	80076a2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2240      	movs	r2, #64	; 0x40
 8007694:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2203      	movs	r2, #3
 800769a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e0b7      	b.n	8007812 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a5f      	ldr	r2, [pc, #380]	; (8007824 <HAL_DMA_Init+0x658>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d072      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a5d      	ldr	r2, [pc, #372]	; (8007828 <HAL_DMA_Init+0x65c>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d06d      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a5c      	ldr	r2, [pc, #368]	; (800782c <HAL_DMA_Init+0x660>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d068      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a5a      	ldr	r2, [pc, #360]	; (8007830 <HAL_DMA_Init+0x664>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d063      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a59      	ldr	r2, [pc, #356]	; (8007834 <HAL_DMA_Init+0x668>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d05e      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a57      	ldr	r2, [pc, #348]	; (8007838 <HAL_DMA_Init+0x66c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d059      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a56      	ldr	r2, [pc, #344]	; (800783c <HAL_DMA_Init+0x670>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d054      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a54      	ldr	r2, [pc, #336]	; (8007840 <HAL_DMA_Init+0x674>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d04f      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a53      	ldr	r2, [pc, #332]	; (8007844 <HAL_DMA_Init+0x678>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d04a      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a51      	ldr	r2, [pc, #324]	; (8007848 <HAL_DMA_Init+0x67c>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d045      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a50      	ldr	r2, [pc, #320]	; (800784c <HAL_DMA_Init+0x680>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d040      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a4e      	ldr	r2, [pc, #312]	; (8007850 <HAL_DMA_Init+0x684>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d03b      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a4d      	ldr	r2, [pc, #308]	; (8007854 <HAL_DMA_Init+0x688>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d036      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a4b      	ldr	r2, [pc, #300]	; (8007858 <HAL_DMA_Init+0x68c>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d031      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a4a      	ldr	r2, [pc, #296]	; (800785c <HAL_DMA_Init+0x690>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d02c      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a48      	ldr	r2, [pc, #288]	; (8007860 <HAL_DMA_Init+0x694>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d027      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a47      	ldr	r2, [pc, #284]	; (8007864 <HAL_DMA_Init+0x698>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d022      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a45      	ldr	r2, [pc, #276]	; (8007868 <HAL_DMA_Init+0x69c>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d01d      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a44      	ldr	r2, [pc, #272]	; (800786c <HAL_DMA_Init+0x6a0>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d018      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a42      	ldr	r2, [pc, #264]	; (8007870 <HAL_DMA_Init+0x6a4>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d013      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a41      	ldr	r2, [pc, #260]	; (8007874 <HAL_DMA_Init+0x6a8>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d00e      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a3f      	ldr	r2, [pc, #252]	; (8007878 <HAL_DMA_Init+0x6ac>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d009      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a3e      	ldr	r2, [pc, #248]	; (800787c <HAL_DMA_Init+0x6b0>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d004      	beq.n	8007792 <HAL_DMA_Init+0x5c6>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a3c      	ldr	r2, [pc, #240]	; (8007880 <HAL_DMA_Init+0x6b4>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d101      	bne.n	8007796 <HAL_DMA_Init+0x5ca>
 8007792:	2301      	movs	r3, #1
 8007794:	e000      	b.n	8007798 <HAL_DMA_Init+0x5cc>
 8007796:	2300      	movs	r3, #0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d032      	beq.n	8007802 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f002 fa43 	bl	8009c28 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	2b80      	cmp	r3, #128	; 0x80
 80077a8:	d102      	bne.n	80077b0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685a      	ldr	r2, [r3, #4]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077b8:	b2d2      	uxtb	r2, r2
 80077ba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80077c4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d010      	beq.n	80077f0 <HAL_DMA_Init+0x624>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	2b08      	cmp	r3, #8
 80077d4:	d80c      	bhi.n	80077f0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f002 fac0 	bl	8009d5c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077e0:	2200      	movs	r2, #0
 80077e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80077ec:	605a      	str	r2, [r3, #4]
 80077ee:	e008      	b.n	8007802 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2200      	movs	r2, #0
 8007806:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007810:	2300      	movs	r3, #0
}
 8007812:	4618      	mov	r0, r3
 8007814:	3718      	adds	r7, #24
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop
 800781c:	a7fdabf8 	.word	0xa7fdabf8
 8007820:	cccccccd 	.word	0xcccccccd
 8007824:	40020010 	.word	0x40020010
 8007828:	40020028 	.word	0x40020028
 800782c:	40020040 	.word	0x40020040
 8007830:	40020058 	.word	0x40020058
 8007834:	40020070 	.word	0x40020070
 8007838:	40020088 	.word	0x40020088
 800783c:	400200a0 	.word	0x400200a0
 8007840:	400200b8 	.word	0x400200b8
 8007844:	40020410 	.word	0x40020410
 8007848:	40020428 	.word	0x40020428
 800784c:	40020440 	.word	0x40020440
 8007850:	40020458 	.word	0x40020458
 8007854:	40020470 	.word	0x40020470
 8007858:	40020488 	.word	0x40020488
 800785c:	400204a0 	.word	0x400204a0
 8007860:	400204b8 	.word	0x400204b8
 8007864:	58025408 	.word	0x58025408
 8007868:	5802541c 	.word	0x5802541c
 800786c:	58025430 	.word	0x58025430
 8007870:	58025444 	.word	0x58025444
 8007874:	58025458 	.word	0x58025458
 8007878:	5802546c 	.word	0x5802546c
 800787c:	58025480 	.word	0x58025480
 8007880:	58025494 	.word	0x58025494

08007884 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b086      	sub	sp, #24
 8007888:	af00      	add	r7, sp, #0
 800788a:	60f8      	str	r0, [r7, #12]
 800788c:	60b9      	str	r1, [r7, #8]
 800788e:	607a      	str	r2, [r7, #4]
 8007890:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007892:	2300      	movs	r3, #0
 8007894:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d101      	bne.n	80078a0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	e226      	b.n	8007cee <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d101      	bne.n	80078ae <HAL_DMA_Start_IT+0x2a>
 80078aa:	2302      	movs	r3, #2
 80078ac:	e21f      	b.n	8007cee <HAL_DMA_Start_IT+0x46a>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	2b01      	cmp	r3, #1
 80078c0:	f040 820a 	bne.w	8007cd8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2202      	movs	r2, #2
 80078c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a68      	ldr	r2, [pc, #416]	; (8007a78 <HAL_DMA_Start_IT+0x1f4>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d04a      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a66      	ldr	r2, [pc, #408]	; (8007a7c <HAL_DMA_Start_IT+0x1f8>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d045      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a65      	ldr	r2, [pc, #404]	; (8007a80 <HAL_DMA_Start_IT+0x1fc>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d040      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a63      	ldr	r2, [pc, #396]	; (8007a84 <HAL_DMA_Start_IT+0x200>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d03b      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a62      	ldr	r2, [pc, #392]	; (8007a88 <HAL_DMA_Start_IT+0x204>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d036      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a60      	ldr	r2, [pc, #384]	; (8007a8c <HAL_DMA_Start_IT+0x208>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d031      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a5f      	ldr	r2, [pc, #380]	; (8007a90 <HAL_DMA_Start_IT+0x20c>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d02c      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a5d      	ldr	r2, [pc, #372]	; (8007a94 <HAL_DMA_Start_IT+0x210>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d027      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a5c      	ldr	r2, [pc, #368]	; (8007a98 <HAL_DMA_Start_IT+0x214>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d022      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a5a      	ldr	r2, [pc, #360]	; (8007a9c <HAL_DMA_Start_IT+0x218>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d01d      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a59      	ldr	r2, [pc, #356]	; (8007aa0 <HAL_DMA_Start_IT+0x21c>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d018      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a57      	ldr	r2, [pc, #348]	; (8007aa4 <HAL_DMA_Start_IT+0x220>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d013      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a56      	ldr	r2, [pc, #344]	; (8007aa8 <HAL_DMA_Start_IT+0x224>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d00e      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a54      	ldr	r2, [pc, #336]	; (8007aac <HAL_DMA_Start_IT+0x228>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d009      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a53      	ldr	r2, [pc, #332]	; (8007ab0 <HAL_DMA_Start_IT+0x22c>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d004      	beq.n	8007972 <HAL_DMA_Start_IT+0xee>
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a51      	ldr	r2, [pc, #324]	; (8007ab4 <HAL_DMA_Start_IT+0x230>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d108      	bne.n	8007984 <HAL_DMA_Start_IT+0x100>
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f022 0201 	bic.w	r2, r2, #1
 8007980:	601a      	str	r2, [r3, #0]
 8007982:	e007      	b.n	8007994 <HAL_DMA_Start_IT+0x110>
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f022 0201 	bic.w	r2, r2, #1
 8007992:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	68b9      	ldr	r1, [r7, #8]
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f001 fe6a 	bl	8009674 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a34      	ldr	r2, [pc, #208]	; (8007a78 <HAL_DMA_Start_IT+0x1f4>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d04a      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a33      	ldr	r2, [pc, #204]	; (8007a7c <HAL_DMA_Start_IT+0x1f8>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d045      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a31      	ldr	r2, [pc, #196]	; (8007a80 <HAL_DMA_Start_IT+0x1fc>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d040      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4a30      	ldr	r2, [pc, #192]	; (8007a84 <HAL_DMA_Start_IT+0x200>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d03b      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a2e      	ldr	r2, [pc, #184]	; (8007a88 <HAL_DMA_Start_IT+0x204>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d036      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4a2d      	ldr	r2, [pc, #180]	; (8007a8c <HAL_DMA_Start_IT+0x208>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d031      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a2b      	ldr	r2, [pc, #172]	; (8007a90 <HAL_DMA_Start_IT+0x20c>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d02c      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a2a      	ldr	r2, [pc, #168]	; (8007a94 <HAL_DMA_Start_IT+0x210>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d027      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a28      	ldr	r2, [pc, #160]	; (8007a98 <HAL_DMA_Start_IT+0x214>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d022      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a27      	ldr	r2, [pc, #156]	; (8007a9c <HAL_DMA_Start_IT+0x218>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d01d      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a25      	ldr	r2, [pc, #148]	; (8007aa0 <HAL_DMA_Start_IT+0x21c>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d018      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a24      	ldr	r2, [pc, #144]	; (8007aa4 <HAL_DMA_Start_IT+0x220>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d013      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a22      	ldr	r2, [pc, #136]	; (8007aa8 <HAL_DMA_Start_IT+0x224>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d00e      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4a21      	ldr	r2, [pc, #132]	; (8007aac <HAL_DMA_Start_IT+0x228>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d009      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	4a1f      	ldr	r2, [pc, #124]	; (8007ab0 <HAL_DMA_Start_IT+0x22c>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d004      	beq.n	8007a40 <HAL_DMA_Start_IT+0x1bc>
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a1e      	ldr	r2, [pc, #120]	; (8007ab4 <HAL_DMA_Start_IT+0x230>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d101      	bne.n	8007a44 <HAL_DMA_Start_IT+0x1c0>
 8007a40:	2301      	movs	r3, #1
 8007a42:	e000      	b.n	8007a46 <HAL_DMA_Start_IT+0x1c2>
 8007a44:	2300      	movs	r3, #0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d036      	beq.n	8007ab8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f023 021e 	bic.w	r2, r3, #30
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f042 0216 	orr.w	r2, r2, #22
 8007a5c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d03e      	beq.n	8007ae4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f042 0208 	orr.w	r2, r2, #8
 8007a74:	601a      	str	r2, [r3, #0]
 8007a76:	e035      	b.n	8007ae4 <HAL_DMA_Start_IT+0x260>
 8007a78:	40020010 	.word	0x40020010
 8007a7c:	40020028 	.word	0x40020028
 8007a80:	40020040 	.word	0x40020040
 8007a84:	40020058 	.word	0x40020058
 8007a88:	40020070 	.word	0x40020070
 8007a8c:	40020088 	.word	0x40020088
 8007a90:	400200a0 	.word	0x400200a0
 8007a94:	400200b8 	.word	0x400200b8
 8007a98:	40020410 	.word	0x40020410
 8007a9c:	40020428 	.word	0x40020428
 8007aa0:	40020440 	.word	0x40020440
 8007aa4:	40020458 	.word	0x40020458
 8007aa8:	40020470 	.word	0x40020470
 8007aac:	40020488 	.word	0x40020488
 8007ab0:	400204a0 	.word	0x400204a0
 8007ab4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f023 020e 	bic.w	r2, r3, #14
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f042 020a 	orr.w	r2, r2, #10
 8007aca:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d007      	beq.n	8007ae4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f042 0204 	orr.w	r2, r2, #4
 8007ae2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a83      	ldr	r2, [pc, #524]	; (8007cf8 <HAL_DMA_Start_IT+0x474>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d072      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a82      	ldr	r2, [pc, #520]	; (8007cfc <HAL_DMA_Start_IT+0x478>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d06d      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a80      	ldr	r2, [pc, #512]	; (8007d00 <HAL_DMA_Start_IT+0x47c>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d068      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a7f      	ldr	r2, [pc, #508]	; (8007d04 <HAL_DMA_Start_IT+0x480>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d063      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a7d      	ldr	r2, [pc, #500]	; (8007d08 <HAL_DMA_Start_IT+0x484>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d05e      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a7c      	ldr	r2, [pc, #496]	; (8007d0c <HAL_DMA_Start_IT+0x488>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d059      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a7a      	ldr	r2, [pc, #488]	; (8007d10 <HAL_DMA_Start_IT+0x48c>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d054      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a79      	ldr	r2, [pc, #484]	; (8007d14 <HAL_DMA_Start_IT+0x490>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d04f      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a77      	ldr	r2, [pc, #476]	; (8007d18 <HAL_DMA_Start_IT+0x494>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d04a      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a76      	ldr	r2, [pc, #472]	; (8007d1c <HAL_DMA_Start_IT+0x498>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d045      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a74      	ldr	r2, [pc, #464]	; (8007d20 <HAL_DMA_Start_IT+0x49c>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d040      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a73      	ldr	r2, [pc, #460]	; (8007d24 <HAL_DMA_Start_IT+0x4a0>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d03b      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a71      	ldr	r2, [pc, #452]	; (8007d28 <HAL_DMA_Start_IT+0x4a4>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d036      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a70      	ldr	r2, [pc, #448]	; (8007d2c <HAL_DMA_Start_IT+0x4a8>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d031      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a6e      	ldr	r2, [pc, #440]	; (8007d30 <HAL_DMA_Start_IT+0x4ac>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d02c      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a6d      	ldr	r2, [pc, #436]	; (8007d34 <HAL_DMA_Start_IT+0x4b0>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d027      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a6b      	ldr	r2, [pc, #428]	; (8007d38 <HAL_DMA_Start_IT+0x4b4>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d022      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a6a      	ldr	r2, [pc, #424]	; (8007d3c <HAL_DMA_Start_IT+0x4b8>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d01d      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a68      	ldr	r2, [pc, #416]	; (8007d40 <HAL_DMA_Start_IT+0x4bc>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d018      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a67      	ldr	r2, [pc, #412]	; (8007d44 <HAL_DMA_Start_IT+0x4c0>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d013      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a65      	ldr	r2, [pc, #404]	; (8007d48 <HAL_DMA_Start_IT+0x4c4>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d00e      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a64      	ldr	r2, [pc, #400]	; (8007d4c <HAL_DMA_Start_IT+0x4c8>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d009      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a62      	ldr	r2, [pc, #392]	; (8007d50 <HAL_DMA_Start_IT+0x4cc>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d004      	beq.n	8007bd4 <HAL_DMA_Start_IT+0x350>
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a61      	ldr	r2, [pc, #388]	; (8007d54 <HAL_DMA_Start_IT+0x4d0>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d101      	bne.n	8007bd8 <HAL_DMA_Start_IT+0x354>
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e000      	b.n	8007bda <HAL_DMA_Start_IT+0x356>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d01a      	beq.n	8007c14 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d007      	beq.n	8007bfc <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bf0:	681a      	ldr	r2, [r3, #0]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007bfa:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d007      	beq.n	8007c14 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c12:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a37      	ldr	r2, [pc, #220]	; (8007cf8 <HAL_DMA_Start_IT+0x474>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d04a      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a36      	ldr	r2, [pc, #216]	; (8007cfc <HAL_DMA_Start_IT+0x478>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d045      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a34      	ldr	r2, [pc, #208]	; (8007d00 <HAL_DMA_Start_IT+0x47c>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d040      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a33      	ldr	r2, [pc, #204]	; (8007d04 <HAL_DMA_Start_IT+0x480>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d03b      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a31      	ldr	r2, [pc, #196]	; (8007d08 <HAL_DMA_Start_IT+0x484>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d036      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a30      	ldr	r2, [pc, #192]	; (8007d0c <HAL_DMA_Start_IT+0x488>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d031      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a2e      	ldr	r2, [pc, #184]	; (8007d10 <HAL_DMA_Start_IT+0x48c>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d02c      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a2d      	ldr	r2, [pc, #180]	; (8007d14 <HAL_DMA_Start_IT+0x490>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d027      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a2b      	ldr	r2, [pc, #172]	; (8007d18 <HAL_DMA_Start_IT+0x494>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d022      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a2a      	ldr	r2, [pc, #168]	; (8007d1c <HAL_DMA_Start_IT+0x498>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d01d      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a28      	ldr	r2, [pc, #160]	; (8007d20 <HAL_DMA_Start_IT+0x49c>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d018      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a27      	ldr	r2, [pc, #156]	; (8007d24 <HAL_DMA_Start_IT+0x4a0>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d013      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a25      	ldr	r2, [pc, #148]	; (8007d28 <HAL_DMA_Start_IT+0x4a4>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d00e      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a24      	ldr	r2, [pc, #144]	; (8007d2c <HAL_DMA_Start_IT+0x4a8>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d009      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a22      	ldr	r2, [pc, #136]	; (8007d30 <HAL_DMA_Start_IT+0x4ac>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d004      	beq.n	8007cb4 <HAL_DMA_Start_IT+0x430>
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a21      	ldr	r2, [pc, #132]	; (8007d34 <HAL_DMA_Start_IT+0x4b0>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d108      	bne.n	8007cc6 <HAL_DMA_Start_IT+0x442>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f042 0201 	orr.w	r2, r2, #1
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	e012      	b.n	8007cec <HAL_DMA_Start_IT+0x468>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f042 0201 	orr.w	r2, r2, #1
 8007cd4:	601a      	str	r2, [r3, #0]
 8007cd6:	e009      	b.n	8007cec <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007cde:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007cec:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3718      	adds	r7, #24
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	40020010 	.word	0x40020010
 8007cfc:	40020028 	.word	0x40020028
 8007d00:	40020040 	.word	0x40020040
 8007d04:	40020058 	.word	0x40020058
 8007d08:	40020070 	.word	0x40020070
 8007d0c:	40020088 	.word	0x40020088
 8007d10:	400200a0 	.word	0x400200a0
 8007d14:	400200b8 	.word	0x400200b8
 8007d18:	40020410 	.word	0x40020410
 8007d1c:	40020428 	.word	0x40020428
 8007d20:	40020440 	.word	0x40020440
 8007d24:	40020458 	.word	0x40020458
 8007d28:	40020470 	.word	0x40020470
 8007d2c:	40020488 	.word	0x40020488
 8007d30:	400204a0 	.word	0x400204a0
 8007d34:	400204b8 	.word	0x400204b8
 8007d38:	58025408 	.word	0x58025408
 8007d3c:	5802541c 	.word	0x5802541c
 8007d40:	58025430 	.word	0x58025430
 8007d44:	58025444 	.word	0x58025444
 8007d48:	58025458 	.word	0x58025458
 8007d4c:	5802546c 	.word	0x5802546c
 8007d50:	58025480 	.word	0x58025480
 8007d54:	58025494 	.word	0x58025494

08007d58 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b086      	sub	sp, #24
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007d60:	f7fe fede 	bl	8006b20 <HAL_GetTick>
 8007d64:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d101      	bne.n	8007d70 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e2dc      	b.n	800832a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	d008      	beq.n	8007d8e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2280      	movs	r2, #128	; 0x80
 8007d80:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e2cd      	b.n	800832a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a76      	ldr	r2, [pc, #472]	; (8007f6c <HAL_DMA_Abort+0x214>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d04a      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a74      	ldr	r2, [pc, #464]	; (8007f70 <HAL_DMA_Abort+0x218>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d045      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a73      	ldr	r2, [pc, #460]	; (8007f74 <HAL_DMA_Abort+0x21c>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d040      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a71      	ldr	r2, [pc, #452]	; (8007f78 <HAL_DMA_Abort+0x220>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d03b      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a70      	ldr	r2, [pc, #448]	; (8007f7c <HAL_DMA_Abort+0x224>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d036      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a6e      	ldr	r2, [pc, #440]	; (8007f80 <HAL_DMA_Abort+0x228>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d031      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a6d      	ldr	r2, [pc, #436]	; (8007f84 <HAL_DMA_Abort+0x22c>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d02c      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a6b      	ldr	r2, [pc, #428]	; (8007f88 <HAL_DMA_Abort+0x230>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d027      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a6a      	ldr	r2, [pc, #424]	; (8007f8c <HAL_DMA_Abort+0x234>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d022      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a68      	ldr	r2, [pc, #416]	; (8007f90 <HAL_DMA_Abort+0x238>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d01d      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a67      	ldr	r2, [pc, #412]	; (8007f94 <HAL_DMA_Abort+0x23c>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d018      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a65      	ldr	r2, [pc, #404]	; (8007f98 <HAL_DMA_Abort+0x240>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d013      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a64      	ldr	r2, [pc, #400]	; (8007f9c <HAL_DMA_Abort+0x244>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d00e      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a62      	ldr	r2, [pc, #392]	; (8007fa0 <HAL_DMA_Abort+0x248>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d009      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a61      	ldr	r2, [pc, #388]	; (8007fa4 <HAL_DMA_Abort+0x24c>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d004      	beq.n	8007e2e <HAL_DMA_Abort+0xd6>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a5f      	ldr	r2, [pc, #380]	; (8007fa8 <HAL_DMA_Abort+0x250>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d101      	bne.n	8007e32 <HAL_DMA_Abort+0xda>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e000      	b.n	8007e34 <HAL_DMA_Abort+0xdc>
 8007e32:	2300      	movs	r3, #0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d013      	beq.n	8007e60 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f022 021e 	bic.w	r2, r2, #30
 8007e46:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	695a      	ldr	r2, [r3, #20]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e56:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	617b      	str	r3, [r7, #20]
 8007e5e:	e00a      	b.n	8007e76 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f022 020e 	bic.w	r2, r2, #14
 8007e6e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a3c      	ldr	r2, [pc, #240]	; (8007f6c <HAL_DMA_Abort+0x214>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d072      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a3a      	ldr	r2, [pc, #232]	; (8007f70 <HAL_DMA_Abort+0x218>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d06d      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a39      	ldr	r2, [pc, #228]	; (8007f74 <HAL_DMA_Abort+0x21c>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d068      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a37      	ldr	r2, [pc, #220]	; (8007f78 <HAL_DMA_Abort+0x220>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d063      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a36      	ldr	r2, [pc, #216]	; (8007f7c <HAL_DMA_Abort+0x224>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d05e      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a34      	ldr	r2, [pc, #208]	; (8007f80 <HAL_DMA_Abort+0x228>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d059      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a33      	ldr	r2, [pc, #204]	; (8007f84 <HAL_DMA_Abort+0x22c>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d054      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a31      	ldr	r2, [pc, #196]	; (8007f88 <HAL_DMA_Abort+0x230>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d04f      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a30      	ldr	r2, [pc, #192]	; (8007f8c <HAL_DMA_Abort+0x234>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d04a      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a2e      	ldr	r2, [pc, #184]	; (8007f90 <HAL_DMA_Abort+0x238>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d045      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a2d      	ldr	r2, [pc, #180]	; (8007f94 <HAL_DMA_Abort+0x23c>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d040      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a2b      	ldr	r2, [pc, #172]	; (8007f98 <HAL_DMA_Abort+0x240>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d03b      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a2a      	ldr	r2, [pc, #168]	; (8007f9c <HAL_DMA_Abort+0x244>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d036      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a28      	ldr	r2, [pc, #160]	; (8007fa0 <HAL_DMA_Abort+0x248>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d031      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a27      	ldr	r2, [pc, #156]	; (8007fa4 <HAL_DMA_Abort+0x24c>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d02c      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a25      	ldr	r2, [pc, #148]	; (8007fa8 <HAL_DMA_Abort+0x250>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d027      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a24      	ldr	r2, [pc, #144]	; (8007fac <HAL_DMA_Abort+0x254>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d022      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a22      	ldr	r2, [pc, #136]	; (8007fb0 <HAL_DMA_Abort+0x258>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d01d      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a21      	ldr	r2, [pc, #132]	; (8007fb4 <HAL_DMA_Abort+0x25c>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d018      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a1f      	ldr	r2, [pc, #124]	; (8007fb8 <HAL_DMA_Abort+0x260>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d013      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a1e      	ldr	r2, [pc, #120]	; (8007fbc <HAL_DMA_Abort+0x264>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d00e      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a1c      	ldr	r2, [pc, #112]	; (8007fc0 <HAL_DMA_Abort+0x268>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d009      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a1b      	ldr	r2, [pc, #108]	; (8007fc4 <HAL_DMA_Abort+0x26c>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d004      	beq.n	8007f66 <HAL_DMA_Abort+0x20e>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a19      	ldr	r2, [pc, #100]	; (8007fc8 <HAL_DMA_Abort+0x270>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d132      	bne.n	8007fcc <HAL_DMA_Abort+0x274>
 8007f66:	2301      	movs	r3, #1
 8007f68:	e031      	b.n	8007fce <HAL_DMA_Abort+0x276>
 8007f6a:	bf00      	nop
 8007f6c:	40020010 	.word	0x40020010
 8007f70:	40020028 	.word	0x40020028
 8007f74:	40020040 	.word	0x40020040
 8007f78:	40020058 	.word	0x40020058
 8007f7c:	40020070 	.word	0x40020070
 8007f80:	40020088 	.word	0x40020088
 8007f84:	400200a0 	.word	0x400200a0
 8007f88:	400200b8 	.word	0x400200b8
 8007f8c:	40020410 	.word	0x40020410
 8007f90:	40020428 	.word	0x40020428
 8007f94:	40020440 	.word	0x40020440
 8007f98:	40020458 	.word	0x40020458
 8007f9c:	40020470 	.word	0x40020470
 8007fa0:	40020488 	.word	0x40020488
 8007fa4:	400204a0 	.word	0x400204a0
 8007fa8:	400204b8 	.word	0x400204b8
 8007fac:	58025408 	.word	0x58025408
 8007fb0:	5802541c 	.word	0x5802541c
 8007fb4:	58025430 	.word	0x58025430
 8007fb8:	58025444 	.word	0x58025444
 8007fbc:	58025458 	.word	0x58025458
 8007fc0:	5802546c 	.word	0x5802546c
 8007fc4:	58025480 	.word	0x58025480
 8007fc8:	58025494 	.word	0x58025494
 8007fcc:	2300      	movs	r3, #0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d007      	beq.n	8007fe2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fdc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007fe0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a6d      	ldr	r2, [pc, #436]	; (800819c <HAL_DMA_Abort+0x444>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d04a      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a6b      	ldr	r2, [pc, #428]	; (80081a0 <HAL_DMA_Abort+0x448>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d045      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a6a      	ldr	r2, [pc, #424]	; (80081a4 <HAL_DMA_Abort+0x44c>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d040      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a68      	ldr	r2, [pc, #416]	; (80081a8 <HAL_DMA_Abort+0x450>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d03b      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a67      	ldr	r2, [pc, #412]	; (80081ac <HAL_DMA_Abort+0x454>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d036      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a65      	ldr	r2, [pc, #404]	; (80081b0 <HAL_DMA_Abort+0x458>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d031      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a64      	ldr	r2, [pc, #400]	; (80081b4 <HAL_DMA_Abort+0x45c>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d02c      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a62      	ldr	r2, [pc, #392]	; (80081b8 <HAL_DMA_Abort+0x460>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d027      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a61      	ldr	r2, [pc, #388]	; (80081bc <HAL_DMA_Abort+0x464>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d022      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a5f      	ldr	r2, [pc, #380]	; (80081c0 <HAL_DMA_Abort+0x468>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d01d      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a5e      	ldr	r2, [pc, #376]	; (80081c4 <HAL_DMA_Abort+0x46c>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d018      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a5c      	ldr	r2, [pc, #368]	; (80081c8 <HAL_DMA_Abort+0x470>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d013      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a5b      	ldr	r2, [pc, #364]	; (80081cc <HAL_DMA_Abort+0x474>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d00e      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a59      	ldr	r2, [pc, #356]	; (80081d0 <HAL_DMA_Abort+0x478>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d009      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a58      	ldr	r2, [pc, #352]	; (80081d4 <HAL_DMA_Abort+0x47c>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d004      	beq.n	8008082 <HAL_DMA_Abort+0x32a>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a56      	ldr	r2, [pc, #344]	; (80081d8 <HAL_DMA_Abort+0x480>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d108      	bne.n	8008094 <HAL_DMA_Abort+0x33c>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f022 0201 	bic.w	r2, r2, #1
 8008090:	601a      	str	r2, [r3, #0]
 8008092:	e007      	b.n	80080a4 <HAL_DMA_Abort+0x34c>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	681a      	ldr	r2, [r3, #0]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f022 0201 	bic.w	r2, r2, #1
 80080a2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80080a4:	e013      	b.n	80080ce <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80080a6:	f7fe fd3b 	bl	8006b20 <HAL_GetTick>
 80080aa:	4602      	mov	r2, r0
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	2b05      	cmp	r3, #5
 80080b2:	d90c      	bls.n	80080ce <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2220      	movs	r2, #32
 80080b8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2203      	movs	r2, #3
 80080be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	e12d      	b.n	800832a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f003 0301 	and.w	r3, r3, #1
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1e5      	bne.n	80080a6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a2f      	ldr	r2, [pc, #188]	; (800819c <HAL_DMA_Abort+0x444>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d04a      	beq.n	800817a <HAL_DMA_Abort+0x422>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a2d      	ldr	r2, [pc, #180]	; (80081a0 <HAL_DMA_Abort+0x448>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d045      	beq.n	800817a <HAL_DMA_Abort+0x422>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a2c      	ldr	r2, [pc, #176]	; (80081a4 <HAL_DMA_Abort+0x44c>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d040      	beq.n	800817a <HAL_DMA_Abort+0x422>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a2a      	ldr	r2, [pc, #168]	; (80081a8 <HAL_DMA_Abort+0x450>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d03b      	beq.n	800817a <HAL_DMA_Abort+0x422>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a29      	ldr	r2, [pc, #164]	; (80081ac <HAL_DMA_Abort+0x454>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d036      	beq.n	800817a <HAL_DMA_Abort+0x422>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a27      	ldr	r2, [pc, #156]	; (80081b0 <HAL_DMA_Abort+0x458>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d031      	beq.n	800817a <HAL_DMA_Abort+0x422>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a26      	ldr	r2, [pc, #152]	; (80081b4 <HAL_DMA_Abort+0x45c>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d02c      	beq.n	800817a <HAL_DMA_Abort+0x422>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a24      	ldr	r2, [pc, #144]	; (80081b8 <HAL_DMA_Abort+0x460>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d027      	beq.n	800817a <HAL_DMA_Abort+0x422>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a23      	ldr	r2, [pc, #140]	; (80081bc <HAL_DMA_Abort+0x464>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d022      	beq.n	800817a <HAL_DMA_Abort+0x422>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a21      	ldr	r2, [pc, #132]	; (80081c0 <HAL_DMA_Abort+0x468>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d01d      	beq.n	800817a <HAL_DMA_Abort+0x422>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a20      	ldr	r2, [pc, #128]	; (80081c4 <HAL_DMA_Abort+0x46c>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d018      	beq.n	800817a <HAL_DMA_Abort+0x422>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a1e      	ldr	r2, [pc, #120]	; (80081c8 <HAL_DMA_Abort+0x470>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d013      	beq.n	800817a <HAL_DMA_Abort+0x422>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a1d      	ldr	r2, [pc, #116]	; (80081cc <HAL_DMA_Abort+0x474>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d00e      	beq.n	800817a <HAL_DMA_Abort+0x422>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a1b      	ldr	r2, [pc, #108]	; (80081d0 <HAL_DMA_Abort+0x478>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d009      	beq.n	800817a <HAL_DMA_Abort+0x422>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a1a      	ldr	r2, [pc, #104]	; (80081d4 <HAL_DMA_Abort+0x47c>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d004      	beq.n	800817a <HAL_DMA_Abort+0x422>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a18      	ldr	r2, [pc, #96]	; (80081d8 <HAL_DMA_Abort+0x480>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d101      	bne.n	800817e <HAL_DMA_Abort+0x426>
 800817a:	2301      	movs	r3, #1
 800817c:	e000      	b.n	8008180 <HAL_DMA_Abort+0x428>
 800817e:	2300      	movs	r3, #0
 8008180:	2b00      	cmp	r3, #0
 8008182:	d02b      	beq.n	80081dc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008188:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800818e:	f003 031f 	and.w	r3, r3, #31
 8008192:	223f      	movs	r2, #63	; 0x3f
 8008194:	409a      	lsls	r2, r3
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	609a      	str	r2, [r3, #8]
 800819a:	e02a      	b.n	80081f2 <HAL_DMA_Abort+0x49a>
 800819c:	40020010 	.word	0x40020010
 80081a0:	40020028 	.word	0x40020028
 80081a4:	40020040 	.word	0x40020040
 80081a8:	40020058 	.word	0x40020058
 80081ac:	40020070 	.word	0x40020070
 80081b0:	40020088 	.word	0x40020088
 80081b4:	400200a0 	.word	0x400200a0
 80081b8:	400200b8 	.word	0x400200b8
 80081bc:	40020410 	.word	0x40020410
 80081c0:	40020428 	.word	0x40020428
 80081c4:	40020440 	.word	0x40020440
 80081c8:	40020458 	.word	0x40020458
 80081cc:	40020470 	.word	0x40020470
 80081d0:	40020488 	.word	0x40020488
 80081d4:	400204a0 	.word	0x400204a0
 80081d8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081e0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081e6:	f003 031f 	and.w	r3, r3, #31
 80081ea:	2201      	movs	r2, #1
 80081ec:	409a      	lsls	r2, r3
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a4f      	ldr	r2, [pc, #316]	; (8008334 <HAL_DMA_Abort+0x5dc>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d072      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a4d      	ldr	r2, [pc, #308]	; (8008338 <HAL_DMA_Abort+0x5e0>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d06d      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a4c      	ldr	r2, [pc, #304]	; (800833c <HAL_DMA_Abort+0x5e4>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d068      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a4a      	ldr	r2, [pc, #296]	; (8008340 <HAL_DMA_Abort+0x5e8>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d063      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a49      	ldr	r2, [pc, #292]	; (8008344 <HAL_DMA_Abort+0x5ec>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d05e      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a47      	ldr	r2, [pc, #284]	; (8008348 <HAL_DMA_Abort+0x5f0>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d059      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a46      	ldr	r2, [pc, #280]	; (800834c <HAL_DMA_Abort+0x5f4>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d054      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a44      	ldr	r2, [pc, #272]	; (8008350 <HAL_DMA_Abort+0x5f8>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d04f      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a43      	ldr	r2, [pc, #268]	; (8008354 <HAL_DMA_Abort+0x5fc>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d04a      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a41      	ldr	r2, [pc, #260]	; (8008358 <HAL_DMA_Abort+0x600>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d045      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a40      	ldr	r2, [pc, #256]	; (800835c <HAL_DMA_Abort+0x604>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d040      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a3e      	ldr	r2, [pc, #248]	; (8008360 <HAL_DMA_Abort+0x608>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d03b      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a3d      	ldr	r2, [pc, #244]	; (8008364 <HAL_DMA_Abort+0x60c>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d036      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a3b      	ldr	r2, [pc, #236]	; (8008368 <HAL_DMA_Abort+0x610>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d031      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a3a      	ldr	r2, [pc, #232]	; (800836c <HAL_DMA_Abort+0x614>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d02c      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a38      	ldr	r2, [pc, #224]	; (8008370 <HAL_DMA_Abort+0x618>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d027      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a37      	ldr	r2, [pc, #220]	; (8008374 <HAL_DMA_Abort+0x61c>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d022      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a35      	ldr	r2, [pc, #212]	; (8008378 <HAL_DMA_Abort+0x620>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d01d      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a34      	ldr	r2, [pc, #208]	; (800837c <HAL_DMA_Abort+0x624>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d018      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a32      	ldr	r2, [pc, #200]	; (8008380 <HAL_DMA_Abort+0x628>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d013      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a31      	ldr	r2, [pc, #196]	; (8008384 <HAL_DMA_Abort+0x62c>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d00e      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a2f      	ldr	r2, [pc, #188]	; (8008388 <HAL_DMA_Abort+0x630>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d009      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a2e      	ldr	r2, [pc, #184]	; (800838c <HAL_DMA_Abort+0x634>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d004      	beq.n	80082e2 <HAL_DMA_Abort+0x58a>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a2c      	ldr	r2, [pc, #176]	; (8008390 <HAL_DMA_Abort+0x638>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d101      	bne.n	80082e6 <HAL_DMA_Abort+0x58e>
 80082e2:	2301      	movs	r3, #1
 80082e4:	e000      	b.n	80082e8 <HAL_DMA_Abort+0x590>
 80082e6:	2300      	movs	r3, #0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d015      	beq.n	8008318 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80082f4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00c      	beq.n	8008318 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008302:	681a      	ldr	r2, [r3, #0]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008308:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800830c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008316:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2200      	movs	r2, #0
 8008324:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8008328:	2300      	movs	r3, #0
}
 800832a:	4618      	mov	r0, r3
 800832c:	3718      	adds	r7, #24
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	40020010 	.word	0x40020010
 8008338:	40020028 	.word	0x40020028
 800833c:	40020040 	.word	0x40020040
 8008340:	40020058 	.word	0x40020058
 8008344:	40020070 	.word	0x40020070
 8008348:	40020088 	.word	0x40020088
 800834c:	400200a0 	.word	0x400200a0
 8008350:	400200b8 	.word	0x400200b8
 8008354:	40020410 	.word	0x40020410
 8008358:	40020428 	.word	0x40020428
 800835c:	40020440 	.word	0x40020440
 8008360:	40020458 	.word	0x40020458
 8008364:	40020470 	.word	0x40020470
 8008368:	40020488 	.word	0x40020488
 800836c:	400204a0 	.word	0x400204a0
 8008370:	400204b8 	.word	0x400204b8
 8008374:	58025408 	.word	0x58025408
 8008378:	5802541c 	.word	0x5802541c
 800837c:	58025430 	.word	0x58025430
 8008380:	58025444 	.word	0x58025444
 8008384:	58025458 	.word	0x58025458
 8008388:	5802546c 	.word	0x5802546c
 800838c:	58025480 	.word	0x58025480
 8008390:	58025494 	.word	0x58025494

08008394 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d101      	bne.n	80083a6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	e237      	b.n	8008816 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d004      	beq.n	80083bc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2280      	movs	r2, #128	; 0x80
 80083b6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	e22c      	b.n	8008816 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a5c      	ldr	r2, [pc, #368]	; (8008534 <HAL_DMA_Abort_IT+0x1a0>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d04a      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a5b      	ldr	r2, [pc, #364]	; (8008538 <HAL_DMA_Abort_IT+0x1a4>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d045      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a59      	ldr	r2, [pc, #356]	; (800853c <HAL_DMA_Abort_IT+0x1a8>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d040      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a58      	ldr	r2, [pc, #352]	; (8008540 <HAL_DMA_Abort_IT+0x1ac>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d03b      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a56      	ldr	r2, [pc, #344]	; (8008544 <HAL_DMA_Abort_IT+0x1b0>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d036      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a55      	ldr	r2, [pc, #340]	; (8008548 <HAL_DMA_Abort_IT+0x1b4>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d031      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a53      	ldr	r2, [pc, #332]	; (800854c <HAL_DMA_Abort_IT+0x1b8>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d02c      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a52      	ldr	r2, [pc, #328]	; (8008550 <HAL_DMA_Abort_IT+0x1bc>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d027      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a50      	ldr	r2, [pc, #320]	; (8008554 <HAL_DMA_Abort_IT+0x1c0>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d022      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a4f      	ldr	r2, [pc, #316]	; (8008558 <HAL_DMA_Abort_IT+0x1c4>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d01d      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a4d      	ldr	r2, [pc, #308]	; (800855c <HAL_DMA_Abort_IT+0x1c8>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d018      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a4c      	ldr	r2, [pc, #304]	; (8008560 <HAL_DMA_Abort_IT+0x1cc>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d013      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a4a      	ldr	r2, [pc, #296]	; (8008564 <HAL_DMA_Abort_IT+0x1d0>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d00e      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a49      	ldr	r2, [pc, #292]	; (8008568 <HAL_DMA_Abort_IT+0x1d4>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d009      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a47      	ldr	r2, [pc, #284]	; (800856c <HAL_DMA_Abort_IT+0x1d8>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d004      	beq.n	800845c <HAL_DMA_Abort_IT+0xc8>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a46      	ldr	r2, [pc, #280]	; (8008570 <HAL_DMA_Abort_IT+0x1dc>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d101      	bne.n	8008460 <HAL_DMA_Abort_IT+0xcc>
 800845c:	2301      	movs	r3, #1
 800845e:	e000      	b.n	8008462 <HAL_DMA_Abort_IT+0xce>
 8008460:	2300      	movs	r3, #0
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 8086 	beq.w	8008574 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2204      	movs	r2, #4
 800846c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a2f      	ldr	r2, [pc, #188]	; (8008534 <HAL_DMA_Abort_IT+0x1a0>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d04a      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a2e      	ldr	r2, [pc, #184]	; (8008538 <HAL_DMA_Abort_IT+0x1a4>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d045      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a2c      	ldr	r2, [pc, #176]	; (800853c <HAL_DMA_Abort_IT+0x1a8>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d040      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a2b      	ldr	r2, [pc, #172]	; (8008540 <HAL_DMA_Abort_IT+0x1ac>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d03b      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a29      	ldr	r2, [pc, #164]	; (8008544 <HAL_DMA_Abort_IT+0x1b0>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d036      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a28      	ldr	r2, [pc, #160]	; (8008548 <HAL_DMA_Abort_IT+0x1b4>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d031      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a26      	ldr	r2, [pc, #152]	; (800854c <HAL_DMA_Abort_IT+0x1b8>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d02c      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a25      	ldr	r2, [pc, #148]	; (8008550 <HAL_DMA_Abort_IT+0x1bc>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d027      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a23      	ldr	r2, [pc, #140]	; (8008554 <HAL_DMA_Abort_IT+0x1c0>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d022      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a22      	ldr	r2, [pc, #136]	; (8008558 <HAL_DMA_Abort_IT+0x1c4>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d01d      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a20      	ldr	r2, [pc, #128]	; (800855c <HAL_DMA_Abort_IT+0x1c8>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d018      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a1f      	ldr	r2, [pc, #124]	; (8008560 <HAL_DMA_Abort_IT+0x1cc>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d013      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a1d      	ldr	r2, [pc, #116]	; (8008564 <HAL_DMA_Abort_IT+0x1d0>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d00e      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a1c      	ldr	r2, [pc, #112]	; (8008568 <HAL_DMA_Abort_IT+0x1d4>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d009      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a1a      	ldr	r2, [pc, #104]	; (800856c <HAL_DMA_Abort_IT+0x1d8>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d004      	beq.n	8008510 <HAL_DMA_Abort_IT+0x17c>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a19      	ldr	r2, [pc, #100]	; (8008570 <HAL_DMA_Abort_IT+0x1dc>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d108      	bne.n	8008522 <HAL_DMA_Abort_IT+0x18e>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f022 0201 	bic.w	r2, r2, #1
 800851e:	601a      	str	r2, [r3, #0]
 8008520:	e178      	b.n	8008814 <HAL_DMA_Abort_IT+0x480>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f022 0201 	bic.w	r2, r2, #1
 8008530:	601a      	str	r2, [r3, #0]
 8008532:	e16f      	b.n	8008814 <HAL_DMA_Abort_IT+0x480>
 8008534:	40020010 	.word	0x40020010
 8008538:	40020028 	.word	0x40020028
 800853c:	40020040 	.word	0x40020040
 8008540:	40020058 	.word	0x40020058
 8008544:	40020070 	.word	0x40020070
 8008548:	40020088 	.word	0x40020088
 800854c:	400200a0 	.word	0x400200a0
 8008550:	400200b8 	.word	0x400200b8
 8008554:	40020410 	.word	0x40020410
 8008558:	40020428 	.word	0x40020428
 800855c:	40020440 	.word	0x40020440
 8008560:	40020458 	.word	0x40020458
 8008564:	40020470 	.word	0x40020470
 8008568:	40020488 	.word	0x40020488
 800856c:	400204a0 	.word	0x400204a0
 8008570:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f022 020e 	bic.w	r2, r2, #14
 8008582:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a6c      	ldr	r2, [pc, #432]	; (800873c <HAL_DMA_Abort_IT+0x3a8>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d04a      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a6b      	ldr	r2, [pc, #428]	; (8008740 <HAL_DMA_Abort_IT+0x3ac>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d045      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a69      	ldr	r2, [pc, #420]	; (8008744 <HAL_DMA_Abort_IT+0x3b0>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d040      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a68      	ldr	r2, [pc, #416]	; (8008748 <HAL_DMA_Abort_IT+0x3b4>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d03b      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a66      	ldr	r2, [pc, #408]	; (800874c <HAL_DMA_Abort_IT+0x3b8>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d036      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a65      	ldr	r2, [pc, #404]	; (8008750 <HAL_DMA_Abort_IT+0x3bc>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d031      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a63      	ldr	r2, [pc, #396]	; (8008754 <HAL_DMA_Abort_IT+0x3c0>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d02c      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a62      	ldr	r2, [pc, #392]	; (8008758 <HAL_DMA_Abort_IT+0x3c4>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d027      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a60      	ldr	r2, [pc, #384]	; (800875c <HAL_DMA_Abort_IT+0x3c8>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d022      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a5f      	ldr	r2, [pc, #380]	; (8008760 <HAL_DMA_Abort_IT+0x3cc>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d01d      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a5d      	ldr	r2, [pc, #372]	; (8008764 <HAL_DMA_Abort_IT+0x3d0>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d018      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a5c      	ldr	r2, [pc, #368]	; (8008768 <HAL_DMA_Abort_IT+0x3d4>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d013      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a5a      	ldr	r2, [pc, #360]	; (800876c <HAL_DMA_Abort_IT+0x3d8>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d00e      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a59      	ldr	r2, [pc, #356]	; (8008770 <HAL_DMA_Abort_IT+0x3dc>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d009      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a57      	ldr	r2, [pc, #348]	; (8008774 <HAL_DMA_Abort_IT+0x3e0>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d004      	beq.n	8008624 <HAL_DMA_Abort_IT+0x290>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a56      	ldr	r2, [pc, #344]	; (8008778 <HAL_DMA_Abort_IT+0x3e4>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d108      	bne.n	8008636 <HAL_DMA_Abort_IT+0x2a2>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f022 0201 	bic.w	r2, r2, #1
 8008632:	601a      	str	r2, [r3, #0]
 8008634:	e007      	b.n	8008646 <HAL_DMA_Abort_IT+0x2b2>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f022 0201 	bic.w	r2, r2, #1
 8008644:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a3c      	ldr	r2, [pc, #240]	; (800873c <HAL_DMA_Abort_IT+0x3a8>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d072      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a3a      	ldr	r2, [pc, #232]	; (8008740 <HAL_DMA_Abort_IT+0x3ac>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d06d      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a39      	ldr	r2, [pc, #228]	; (8008744 <HAL_DMA_Abort_IT+0x3b0>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d068      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a37      	ldr	r2, [pc, #220]	; (8008748 <HAL_DMA_Abort_IT+0x3b4>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d063      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a36      	ldr	r2, [pc, #216]	; (800874c <HAL_DMA_Abort_IT+0x3b8>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d05e      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a34      	ldr	r2, [pc, #208]	; (8008750 <HAL_DMA_Abort_IT+0x3bc>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d059      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a33      	ldr	r2, [pc, #204]	; (8008754 <HAL_DMA_Abort_IT+0x3c0>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d054      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a31      	ldr	r2, [pc, #196]	; (8008758 <HAL_DMA_Abort_IT+0x3c4>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d04f      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a30      	ldr	r2, [pc, #192]	; (800875c <HAL_DMA_Abort_IT+0x3c8>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d04a      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a2e      	ldr	r2, [pc, #184]	; (8008760 <HAL_DMA_Abort_IT+0x3cc>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d045      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a2d      	ldr	r2, [pc, #180]	; (8008764 <HAL_DMA_Abort_IT+0x3d0>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d040      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a2b      	ldr	r2, [pc, #172]	; (8008768 <HAL_DMA_Abort_IT+0x3d4>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d03b      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a2a      	ldr	r2, [pc, #168]	; (800876c <HAL_DMA_Abort_IT+0x3d8>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d036      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a28      	ldr	r2, [pc, #160]	; (8008770 <HAL_DMA_Abort_IT+0x3dc>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d031      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a27      	ldr	r2, [pc, #156]	; (8008774 <HAL_DMA_Abort_IT+0x3e0>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d02c      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a25      	ldr	r2, [pc, #148]	; (8008778 <HAL_DMA_Abort_IT+0x3e4>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d027      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a24      	ldr	r2, [pc, #144]	; (800877c <HAL_DMA_Abort_IT+0x3e8>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d022      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a22      	ldr	r2, [pc, #136]	; (8008780 <HAL_DMA_Abort_IT+0x3ec>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d01d      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a21      	ldr	r2, [pc, #132]	; (8008784 <HAL_DMA_Abort_IT+0x3f0>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d018      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a1f      	ldr	r2, [pc, #124]	; (8008788 <HAL_DMA_Abort_IT+0x3f4>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d013      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a1e      	ldr	r2, [pc, #120]	; (800878c <HAL_DMA_Abort_IT+0x3f8>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d00e      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a1c      	ldr	r2, [pc, #112]	; (8008790 <HAL_DMA_Abort_IT+0x3fc>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d009      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a1b      	ldr	r2, [pc, #108]	; (8008794 <HAL_DMA_Abort_IT+0x400>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d004      	beq.n	8008736 <HAL_DMA_Abort_IT+0x3a2>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a19      	ldr	r2, [pc, #100]	; (8008798 <HAL_DMA_Abort_IT+0x404>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d132      	bne.n	800879c <HAL_DMA_Abort_IT+0x408>
 8008736:	2301      	movs	r3, #1
 8008738:	e031      	b.n	800879e <HAL_DMA_Abort_IT+0x40a>
 800873a:	bf00      	nop
 800873c:	40020010 	.word	0x40020010
 8008740:	40020028 	.word	0x40020028
 8008744:	40020040 	.word	0x40020040
 8008748:	40020058 	.word	0x40020058
 800874c:	40020070 	.word	0x40020070
 8008750:	40020088 	.word	0x40020088
 8008754:	400200a0 	.word	0x400200a0
 8008758:	400200b8 	.word	0x400200b8
 800875c:	40020410 	.word	0x40020410
 8008760:	40020428 	.word	0x40020428
 8008764:	40020440 	.word	0x40020440
 8008768:	40020458 	.word	0x40020458
 800876c:	40020470 	.word	0x40020470
 8008770:	40020488 	.word	0x40020488
 8008774:	400204a0 	.word	0x400204a0
 8008778:	400204b8 	.word	0x400204b8
 800877c:	58025408 	.word	0x58025408
 8008780:	5802541c 	.word	0x5802541c
 8008784:	58025430 	.word	0x58025430
 8008788:	58025444 	.word	0x58025444
 800878c:	58025458 	.word	0x58025458
 8008790:	5802546c 	.word	0x5802546c
 8008794:	58025480 	.word	0x58025480
 8008798:	58025494 	.word	0x58025494
 800879c:	2300      	movs	r3, #0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d028      	beq.n	80087f4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087b0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087b6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087bc:	f003 031f 	and.w	r3, r3, #31
 80087c0:	2201      	movs	r2, #1
 80087c2:	409a      	lsls	r2, r3
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80087d0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d00c      	beq.n	80087f4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087e8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087ee:	687a      	ldr	r2, [r7, #4]
 80087f0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80087f2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2200      	movs	r2, #0
 8008800:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008808:	2b00      	cmp	r3, #0
 800880a:	d003      	beq.n	8008814 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	3710      	adds	r7, #16
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop

08008820 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b08a      	sub	sp, #40	; 0x28
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008828:	2300      	movs	r3, #0
 800882a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800882c:	4b67      	ldr	r3, [pc, #412]	; (80089cc <HAL_DMA_IRQHandler+0x1ac>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a67      	ldr	r2, [pc, #412]	; (80089d0 <HAL_DMA_IRQHandler+0x1b0>)
 8008832:	fba2 2303 	umull	r2, r3, r2, r3
 8008836:	0a9b      	lsrs	r3, r3, #10
 8008838:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800883e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008844:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8008846:	6a3b      	ldr	r3, [r7, #32]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800884c:	69fb      	ldr	r3, [r7, #28]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a5f      	ldr	r2, [pc, #380]	; (80089d4 <HAL_DMA_IRQHandler+0x1b4>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d04a      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a5d      	ldr	r2, [pc, #372]	; (80089d8 <HAL_DMA_IRQHandler+0x1b8>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d045      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a5c      	ldr	r2, [pc, #368]	; (80089dc <HAL_DMA_IRQHandler+0x1bc>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d040      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a5a      	ldr	r2, [pc, #360]	; (80089e0 <HAL_DMA_IRQHandler+0x1c0>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d03b      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a59      	ldr	r2, [pc, #356]	; (80089e4 <HAL_DMA_IRQHandler+0x1c4>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d036      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a57      	ldr	r2, [pc, #348]	; (80089e8 <HAL_DMA_IRQHandler+0x1c8>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d031      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a56      	ldr	r2, [pc, #344]	; (80089ec <HAL_DMA_IRQHandler+0x1cc>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d02c      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a54      	ldr	r2, [pc, #336]	; (80089f0 <HAL_DMA_IRQHandler+0x1d0>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d027      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a53      	ldr	r2, [pc, #332]	; (80089f4 <HAL_DMA_IRQHandler+0x1d4>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d022      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a51      	ldr	r2, [pc, #324]	; (80089f8 <HAL_DMA_IRQHandler+0x1d8>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d01d      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a50      	ldr	r2, [pc, #320]	; (80089fc <HAL_DMA_IRQHandler+0x1dc>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d018      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a4e      	ldr	r2, [pc, #312]	; (8008a00 <HAL_DMA_IRQHandler+0x1e0>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d013      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a4d      	ldr	r2, [pc, #308]	; (8008a04 <HAL_DMA_IRQHandler+0x1e4>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d00e      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a4b      	ldr	r2, [pc, #300]	; (8008a08 <HAL_DMA_IRQHandler+0x1e8>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d009      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4a4a      	ldr	r2, [pc, #296]	; (8008a0c <HAL_DMA_IRQHandler+0x1ec>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d004      	beq.n	80088f2 <HAL_DMA_IRQHandler+0xd2>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a48      	ldr	r2, [pc, #288]	; (8008a10 <HAL_DMA_IRQHandler+0x1f0>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d101      	bne.n	80088f6 <HAL_DMA_IRQHandler+0xd6>
 80088f2:	2301      	movs	r3, #1
 80088f4:	e000      	b.n	80088f8 <HAL_DMA_IRQHandler+0xd8>
 80088f6:	2300      	movs	r3, #0
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 842b 	beq.w	8009154 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008902:	f003 031f 	and.w	r3, r3, #31
 8008906:	2208      	movs	r2, #8
 8008908:	409a      	lsls	r2, r3
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	4013      	ands	r3, r2
 800890e:	2b00      	cmp	r3, #0
 8008910:	f000 80a2 	beq.w	8008a58 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a2e      	ldr	r2, [pc, #184]	; (80089d4 <HAL_DMA_IRQHandler+0x1b4>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d04a      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a2d      	ldr	r2, [pc, #180]	; (80089d8 <HAL_DMA_IRQHandler+0x1b8>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d045      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a2b      	ldr	r2, [pc, #172]	; (80089dc <HAL_DMA_IRQHandler+0x1bc>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d040      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a2a      	ldr	r2, [pc, #168]	; (80089e0 <HAL_DMA_IRQHandler+0x1c0>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d03b      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a28      	ldr	r2, [pc, #160]	; (80089e4 <HAL_DMA_IRQHandler+0x1c4>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d036      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a27      	ldr	r2, [pc, #156]	; (80089e8 <HAL_DMA_IRQHandler+0x1c8>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d031      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a25      	ldr	r2, [pc, #148]	; (80089ec <HAL_DMA_IRQHandler+0x1cc>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d02c      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a24      	ldr	r2, [pc, #144]	; (80089f0 <HAL_DMA_IRQHandler+0x1d0>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d027      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a22      	ldr	r2, [pc, #136]	; (80089f4 <HAL_DMA_IRQHandler+0x1d4>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d022      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a21      	ldr	r2, [pc, #132]	; (80089f8 <HAL_DMA_IRQHandler+0x1d8>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d01d      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a1f      	ldr	r2, [pc, #124]	; (80089fc <HAL_DMA_IRQHandler+0x1dc>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d018      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a1e      	ldr	r2, [pc, #120]	; (8008a00 <HAL_DMA_IRQHandler+0x1e0>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d013      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a1c      	ldr	r2, [pc, #112]	; (8008a04 <HAL_DMA_IRQHandler+0x1e4>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d00e      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a1b      	ldr	r2, [pc, #108]	; (8008a08 <HAL_DMA_IRQHandler+0x1e8>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d009      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a19      	ldr	r2, [pc, #100]	; (8008a0c <HAL_DMA_IRQHandler+0x1ec>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d004      	beq.n	80089b4 <HAL_DMA_IRQHandler+0x194>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a18      	ldr	r2, [pc, #96]	; (8008a10 <HAL_DMA_IRQHandler+0x1f0>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d12f      	bne.n	8008a14 <HAL_DMA_IRQHandler+0x1f4>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f003 0304 	and.w	r3, r3, #4
 80089be:	2b00      	cmp	r3, #0
 80089c0:	bf14      	ite	ne
 80089c2:	2301      	movne	r3, #1
 80089c4:	2300      	moveq	r3, #0
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	e02e      	b.n	8008a28 <HAL_DMA_IRQHandler+0x208>
 80089ca:	bf00      	nop
 80089cc:	24000230 	.word	0x24000230
 80089d0:	1b4e81b5 	.word	0x1b4e81b5
 80089d4:	40020010 	.word	0x40020010
 80089d8:	40020028 	.word	0x40020028
 80089dc:	40020040 	.word	0x40020040
 80089e0:	40020058 	.word	0x40020058
 80089e4:	40020070 	.word	0x40020070
 80089e8:	40020088 	.word	0x40020088
 80089ec:	400200a0 	.word	0x400200a0
 80089f0:	400200b8 	.word	0x400200b8
 80089f4:	40020410 	.word	0x40020410
 80089f8:	40020428 	.word	0x40020428
 80089fc:	40020440 	.word	0x40020440
 8008a00:	40020458 	.word	0x40020458
 8008a04:	40020470 	.word	0x40020470
 8008a08:	40020488 	.word	0x40020488
 8008a0c:	400204a0 	.word	0x400204a0
 8008a10:	400204b8 	.word	0x400204b8
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 0308 	and.w	r3, r3, #8
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	bf14      	ite	ne
 8008a22:	2301      	movne	r3, #1
 8008a24:	2300      	moveq	r3, #0
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d015      	beq.n	8008a58 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	681a      	ldr	r2, [r3, #0]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f022 0204 	bic.w	r2, r2, #4
 8008a3a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a40:	f003 031f 	and.w	r3, r3, #31
 8008a44:	2208      	movs	r2, #8
 8008a46:	409a      	lsls	r2, r3
 8008a48:	6a3b      	ldr	r3, [r7, #32]
 8008a4a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a50:	f043 0201 	orr.w	r2, r3, #1
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a5c:	f003 031f 	and.w	r3, r3, #31
 8008a60:	69ba      	ldr	r2, [r7, #24]
 8008a62:	fa22 f303 	lsr.w	r3, r2, r3
 8008a66:	f003 0301 	and.w	r3, r3, #1
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d06e      	beq.n	8008b4c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a69      	ldr	r2, [pc, #420]	; (8008c18 <HAL_DMA_IRQHandler+0x3f8>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d04a      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a67      	ldr	r2, [pc, #412]	; (8008c1c <HAL_DMA_IRQHandler+0x3fc>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d045      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a66      	ldr	r2, [pc, #408]	; (8008c20 <HAL_DMA_IRQHandler+0x400>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d040      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a64      	ldr	r2, [pc, #400]	; (8008c24 <HAL_DMA_IRQHandler+0x404>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d03b      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a63      	ldr	r2, [pc, #396]	; (8008c28 <HAL_DMA_IRQHandler+0x408>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d036      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a61      	ldr	r2, [pc, #388]	; (8008c2c <HAL_DMA_IRQHandler+0x40c>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d031      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a60      	ldr	r2, [pc, #384]	; (8008c30 <HAL_DMA_IRQHandler+0x410>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d02c      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a5e      	ldr	r2, [pc, #376]	; (8008c34 <HAL_DMA_IRQHandler+0x414>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d027      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a5d      	ldr	r2, [pc, #372]	; (8008c38 <HAL_DMA_IRQHandler+0x418>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d022      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a5b      	ldr	r2, [pc, #364]	; (8008c3c <HAL_DMA_IRQHandler+0x41c>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d01d      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a5a      	ldr	r2, [pc, #360]	; (8008c40 <HAL_DMA_IRQHandler+0x420>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d018      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a58      	ldr	r2, [pc, #352]	; (8008c44 <HAL_DMA_IRQHandler+0x424>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d013      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a57      	ldr	r2, [pc, #348]	; (8008c48 <HAL_DMA_IRQHandler+0x428>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d00e      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a55      	ldr	r2, [pc, #340]	; (8008c4c <HAL_DMA_IRQHandler+0x42c>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d009      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4a54      	ldr	r2, [pc, #336]	; (8008c50 <HAL_DMA_IRQHandler+0x430>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d004      	beq.n	8008b0e <HAL_DMA_IRQHandler+0x2ee>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	4a52      	ldr	r2, [pc, #328]	; (8008c54 <HAL_DMA_IRQHandler+0x434>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d10a      	bne.n	8008b24 <HAL_DMA_IRQHandler+0x304>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	695b      	ldr	r3, [r3, #20]
 8008b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	bf14      	ite	ne
 8008b1c:	2301      	movne	r3, #1
 8008b1e:	2300      	moveq	r3, #0
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	e003      	b.n	8008b2c <HAL_DMA_IRQHandler+0x30c>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d00d      	beq.n	8008b4c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b34:	f003 031f 	and.w	r3, r3, #31
 8008b38:	2201      	movs	r2, #1
 8008b3a:	409a      	lsls	r2, r3
 8008b3c:	6a3b      	ldr	r3, [r7, #32]
 8008b3e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b44:	f043 0202 	orr.w	r2, r3, #2
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b50:	f003 031f 	and.w	r3, r3, #31
 8008b54:	2204      	movs	r2, #4
 8008b56:	409a      	lsls	r2, r3
 8008b58:	69bb      	ldr	r3, [r7, #24]
 8008b5a:	4013      	ands	r3, r2
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	f000 808f 	beq.w	8008c80 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a2c      	ldr	r2, [pc, #176]	; (8008c18 <HAL_DMA_IRQHandler+0x3f8>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d04a      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a2a      	ldr	r2, [pc, #168]	; (8008c1c <HAL_DMA_IRQHandler+0x3fc>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d045      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a29      	ldr	r2, [pc, #164]	; (8008c20 <HAL_DMA_IRQHandler+0x400>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d040      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4a27      	ldr	r2, [pc, #156]	; (8008c24 <HAL_DMA_IRQHandler+0x404>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d03b      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a26      	ldr	r2, [pc, #152]	; (8008c28 <HAL_DMA_IRQHandler+0x408>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d036      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a24      	ldr	r2, [pc, #144]	; (8008c2c <HAL_DMA_IRQHandler+0x40c>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d031      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a23      	ldr	r2, [pc, #140]	; (8008c30 <HAL_DMA_IRQHandler+0x410>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d02c      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a21      	ldr	r2, [pc, #132]	; (8008c34 <HAL_DMA_IRQHandler+0x414>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d027      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a20      	ldr	r2, [pc, #128]	; (8008c38 <HAL_DMA_IRQHandler+0x418>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d022      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a1e      	ldr	r2, [pc, #120]	; (8008c3c <HAL_DMA_IRQHandler+0x41c>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d01d      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a1d      	ldr	r2, [pc, #116]	; (8008c40 <HAL_DMA_IRQHandler+0x420>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d018      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a1b      	ldr	r2, [pc, #108]	; (8008c44 <HAL_DMA_IRQHandler+0x424>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d013      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a1a      	ldr	r2, [pc, #104]	; (8008c48 <HAL_DMA_IRQHandler+0x428>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d00e      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a18      	ldr	r2, [pc, #96]	; (8008c4c <HAL_DMA_IRQHandler+0x42c>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d009      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a17      	ldr	r2, [pc, #92]	; (8008c50 <HAL_DMA_IRQHandler+0x430>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d004      	beq.n	8008c02 <HAL_DMA_IRQHandler+0x3e2>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a15      	ldr	r2, [pc, #84]	; (8008c54 <HAL_DMA_IRQHandler+0x434>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d12a      	bne.n	8008c58 <HAL_DMA_IRQHandler+0x438>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f003 0302 	and.w	r3, r3, #2
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	bf14      	ite	ne
 8008c10:	2301      	movne	r3, #1
 8008c12:	2300      	moveq	r3, #0
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	e023      	b.n	8008c60 <HAL_DMA_IRQHandler+0x440>
 8008c18:	40020010 	.word	0x40020010
 8008c1c:	40020028 	.word	0x40020028
 8008c20:	40020040 	.word	0x40020040
 8008c24:	40020058 	.word	0x40020058
 8008c28:	40020070 	.word	0x40020070
 8008c2c:	40020088 	.word	0x40020088
 8008c30:	400200a0 	.word	0x400200a0
 8008c34:	400200b8 	.word	0x400200b8
 8008c38:	40020410 	.word	0x40020410
 8008c3c:	40020428 	.word	0x40020428
 8008c40:	40020440 	.word	0x40020440
 8008c44:	40020458 	.word	0x40020458
 8008c48:	40020470 	.word	0x40020470
 8008c4c:	40020488 	.word	0x40020488
 8008c50:	400204a0 	.word	0x400204a0
 8008c54:	400204b8 	.word	0x400204b8
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2300      	movs	r3, #0
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d00d      	beq.n	8008c80 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c68:	f003 031f 	and.w	r3, r3, #31
 8008c6c:	2204      	movs	r2, #4
 8008c6e:	409a      	lsls	r2, r3
 8008c70:	6a3b      	ldr	r3, [r7, #32]
 8008c72:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c78:	f043 0204 	orr.w	r2, r3, #4
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c84:	f003 031f 	and.w	r3, r3, #31
 8008c88:	2210      	movs	r2, #16
 8008c8a:	409a      	lsls	r2, r3
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	4013      	ands	r3, r2
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	f000 80a6 	beq.w	8008de2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a85      	ldr	r2, [pc, #532]	; (8008eb0 <HAL_DMA_IRQHandler+0x690>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d04a      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a83      	ldr	r2, [pc, #524]	; (8008eb4 <HAL_DMA_IRQHandler+0x694>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d045      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a82      	ldr	r2, [pc, #520]	; (8008eb8 <HAL_DMA_IRQHandler+0x698>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d040      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a80      	ldr	r2, [pc, #512]	; (8008ebc <HAL_DMA_IRQHandler+0x69c>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d03b      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a7f      	ldr	r2, [pc, #508]	; (8008ec0 <HAL_DMA_IRQHandler+0x6a0>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d036      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a7d      	ldr	r2, [pc, #500]	; (8008ec4 <HAL_DMA_IRQHandler+0x6a4>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d031      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a7c      	ldr	r2, [pc, #496]	; (8008ec8 <HAL_DMA_IRQHandler+0x6a8>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d02c      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a7a      	ldr	r2, [pc, #488]	; (8008ecc <HAL_DMA_IRQHandler+0x6ac>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d027      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a79      	ldr	r2, [pc, #484]	; (8008ed0 <HAL_DMA_IRQHandler+0x6b0>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d022      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a77      	ldr	r2, [pc, #476]	; (8008ed4 <HAL_DMA_IRQHandler+0x6b4>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d01d      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a76      	ldr	r2, [pc, #472]	; (8008ed8 <HAL_DMA_IRQHandler+0x6b8>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d018      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a74      	ldr	r2, [pc, #464]	; (8008edc <HAL_DMA_IRQHandler+0x6bc>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d013      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a73      	ldr	r2, [pc, #460]	; (8008ee0 <HAL_DMA_IRQHandler+0x6c0>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d00e      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a71      	ldr	r2, [pc, #452]	; (8008ee4 <HAL_DMA_IRQHandler+0x6c4>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d009      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a70      	ldr	r2, [pc, #448]	; (8008ee8 <HAL_DMA_IRQHandler+0x6c8>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d004      	beq.n	8008d36 <HAL_DMA_IRQHandler+0x516>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a6e      	ldr	r2, [pc, #440]	; (8008eec <HAL_DMA_IRQHandler+0x6cc>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d10a      	bne.n	8008d4c <HAL_DMA_IRQHandler+0x52c>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f003 0308 	and.w	r3, r3, #8
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	bf14      	ite	ne
 8008d44:	2301      	movne	r3, #1
 8008d46:	2300      	moveq	r3, #0
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	e009      	b.n	8008d60 <HAL_DMA_IRQHandler+0x540>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f003 0304 	and.w	r3, r3, #4
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	bf14      	ite	ne
 8008d5a:	2301      	movne	r3, #1
 8008d5c:	2300      	moveq	r3, #0
 8008d5e:	b2db      	uxtb	r3, r3
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d03e      	beq.n	8008de2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d68:	f003 031f 	and.w	r3, r3, #31
 8008d6c:	2210      	movs	r2, #16
 8008d6e:	409a      	lsls	r2, r3
 8008d70:	6a3b      	ldr	r3, [r7, #32]
 8008d72:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d018      	beq.n	8008db4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d108      	bne.n	8008da2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d024      	beq.n	8008de2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	4798      	blx	r3
 8008da0:	e01f      	b.n	8008de2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d01b      	beq.n	8008de2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	4798      	blx	r3
 8008db2:	e016      	b.n	8008de2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d107      	bne.n	8008dd2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f022 0208 	bic.w	r2, r2, #8
 8008dd0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d003      	beq.n	8008de2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008de6:	f003 031f 	and.w	r3, r3, #31
 8008dea:	2220      	movs	r2, #32
 8008dec:	409a      	lsls	r2, r3
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	4013      	ands	r3, r2
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	f000 8110 	beq.w	8009018 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a2c      	ldr	r2, [pc, #176]	; (8008eb0 <HAL_DMA_IRQHandler+0x690>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d04a      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a2b      	ldr	r2, [pc, #172]	; (8008eb4 <HAL_DMA_IRQHandler+0x694>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d045      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a29      	ldr	r2, [pc, #164]	; (8008eb8 <HAL_DMA_IRQHandler+0x698>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d040      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a28      	ldr	r2, [pc, #160]	; (8008ebc <HAL_DMA_IRQHandler+0x69c>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d03b      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a26      	ldr	r2, [pc, #152]	; (8008ec0 <HAL_DMA_IRQHandler+0x6a0>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d036      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a25      	ldr	r2, [pc, #148]	; (8008ec4 <HAL_DMA_IRQHandler+0x6a4>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d031      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a23      	ldr	r2, [pc, #140]	; (8008ec8 <HAL_DMA_IRQHandler+0x6a8>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d02c      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a22      	ldr	r2, [pc, #136]	; (8008ecc <HAL_DMA_IRQHandler+0x6ac>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d027      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a20      	ldr	r2, [pc, #128]	; (8008ed0 <HAL_DMA_IRQHandler+0x6b0>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d022      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a1f      	ldr	r2, [pc, #124]	; (8008ed4 <HAL_DMA_IRQHandler+0x6b4>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d01d      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a1d      	ldr	r2, [pc, #116]	; (8008ed8 <HAL_DMA_IRQHandler+0x6b8>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d018      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a1c      	ldr	r2, [pc, #112]	; (8008edc <HAL_DMA_IRQHandler+0x6bc>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d013      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a1a      	ldr	r2, [pc, #104]	; (8008ee0 <HAL_DMA_IRQHandler+0x6c0>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d00e      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a19      	ldr	r2, [pc, #100]	; (8008ee4 <HAL_DMA_IRQHandler+0x6c4>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d009      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a17      	ldr	r2, [pc, #92]	; (8008ee8 <HAL_DMA_IRQHandler+0x6c8>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d004      	beq.n	8008e98 <HAL_DMA_IRQHandler+0x678>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a16      	ldr	r2, [pc, #88]	; (8008eec <HAL_DMA_IRQHandler+0x6cc>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d12b      	bne.n	8008ef0 <HAL_DMA_IRQHandler+0x6d0>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f003 0310 	and.w	r3, r3, #16
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	bf14      	ite	ne
 8008ea6:	2301      	movne	r3, #1
 8008ea8:	2300      	moveq	r3, #0
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	e02a      	b.n	8008f04 <HAL_DMA_IRQHandler+0x6e4>
 8008eae:	bf00      	nop
 8008eb0:	40020010 	.word	0x40020010
 8008eb4:	40020028 	.word	0x40020028
 8008eb8:	40020040 	.word	0x40020040
 8008ebc:	40020058 	.word	0x40020058
 8008ec0:	40020070 	.word	0x40020070
 8008ec4:	40020088 	.word	0x40020088
 8008ec8:	400200a0 	.word	0x400200a0
 8008ecc:	400200b8 	.word	0x400200b8
 8008ed0:	40020410 	.word	0x40020410
 8008ed4:	40020428 	.word	0x40020428
 8008ed8:	40020440 	.word	0x40020440
 8008edc:	40020458 	.word	0x40020458
 8008ee0:	40020470 	.word	0x40020470
 8008ee4:	40020488 	.word	0x40020488
 8008ee8:	400204a0 	.word	0x400204a0
 8008eec:	400204b8 	.word	0x400204b8
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 0302 	and.w	r3, r3, #2
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	bf14      	ite	ne
 8008efe:	2301      	movne	r3, #1
 8008f00:	2300      	moveq	r3, #0
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	f000 8087 	beq.w	8009018 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f0e:	f003 031f 	and.w	r3, r3, #31
 8008f12:	2220      	movs	r2, #32
 8008f14:	409a      	lsls	r2, r3
 8008f16:	6a3b      	ldr	r3, [r7, #32]
 8008f18:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	2b04      	cmp	r3, #4
 8008f24:	d139      	bne.n	8008f9a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f022 0216 	bic.w	r2, r2, #22
 8008f34:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	695a      	ldr	r2, [r3, #20]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f44:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d103      	bne.n	8008f56 <HAL_DMA_IRQHandler+0x736>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d007      	beq.n	8008f66 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	681a      	ldr	r2, [r3, #0]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f022 0208 	bic.w	r2, r2, #8
 8008f64:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f6a:	f003 031f 	and.w	r3, r3, #31
 8008f6e:	223f      	movs	r2, #63	; 0x3f
 8008f70:	409a      	lsls	r2, r3
 8008f72:	6a3b      	ldr	r3, [r7, #32]
 8008f74:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2201      	movs	r2, #1
 8008f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	f000 834a 	beq.w	8009624 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	4798      	blx	r3
          }
          return;
 8008f98:	e344      	b.n	8009624 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d018      	beq.n	8008fda <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d108      	bne.n	8008fc8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d02c      	beq.n	8009018 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	4798      	blx	r3
 8008fc6:	e027      	b.n	8009018 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d023      	beq.n	8009018 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	4798      	blx	r3
 8008fd8:	e01e      	b.n	8009018 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d10f      	bne.n	8009008 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f022 0210 	bic.w	r2, r2, #16
 8008ff6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2200      	movs	r2, #0
 8009004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800900c:	2b00      	cmp	r3, #0
 800900e:	d003      	beq.n	8009018 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800901c:	2b00      	cmp	r3, #0
 800901e:	f000 8306 	beq.w	800962e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009026:	f003 0301 	and.w	r3, r3, #1
 800902a:	2b00      	cmp	r3, #0
 800902c:	f000 8088 	beq.w	8009140 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2204      	movs	r2, #4
 8009034:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a7a      	ldr	r2, [pc, #488]	; (8009228 <HAL_DMA_IRQHandler+0xa08>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d04a      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a79      	ldr	r2, [pc, #484]	; (800922c <HAL_DMA_IRQHandler+0xa0c>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d045      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a77      	ldr	r2, [pc, #476]	; (8009230 <HAL_DMA_IRQHandler+0xa10>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d040      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a76      	ldr	r2, [pc, #472]	; (8009234 <HAL_DMA_IRQHandler+0xa14>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d03b      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a74      	ldr	r2, [pc, #464]	; (8009238 <HAL_DMA_IRQHandler+0xa18>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d036      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a73      	ldr	r2, [pc, #460]	; (800923c <HAL_DMA_IRQHandler+0xa1c>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d031      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a71      	ldr	r2, [pc, #452]	; (8009240 <HAL_DMA_IRQHandler+0xa20>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d02c      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a70      	ldr	r2, [pc, #448]	; (8009244 <HAL_DMA_IRQHandler+0xa24>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d027      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4a6e      	ldr	r2, [pc, #440]	; (8009248 <HAL_DMA_IRQHandler+0xa28>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d022      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a6d      	ldr	r2, [pc, #436]	; (800924c <HAL_DMA_IRQHandler+0xa2c>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d01d      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a6b      	ldr	r2, [pc, #428]	; (8009250 <HAL_DMA_IRQHandler+0xa30>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d018      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a6a      	ldr	r2, [pc, #424]	; (8009254 <HAL_DMA_IRQHandler+0xa34>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d013      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a68      	ldr	r2, [pc, #416]	; (8009258 <HAL_DMA_IRQHandler+0xa38>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d00e      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a67      	ldr	r2, [pc, #412]	; (800925c <HAL_DMA_IRQHandler+0xa3c>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d009      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a65      	ldr	r2, [pc, #404]	; (8009260 <HAL_DMA_IRQHandler+0xa40>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d004      	beq.n	80090d8 <HAL_DMA_IRQHandler+0x8b8>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a64      	ldr	r2, [pc, #400]	; (8009264 <HAL_DMA_IRQHandler+0xa44>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d108      	bne.n	80090ea <HAL_DMA_IRQHandler+0x8ca>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f022 0201 	bic.w	r2, r2, #1
 80090e6:	601a      	str	r2, [r3, #0]
 80090e8:	e007      	b.n	80090fa <HAL_DMA_IRQHandler+0x8da>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	681a      	ldr	r2, [r3, #0]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f022 0201 	bic.w	r2, r2, #1
 80090f8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	3301      	adds	r3, #1
 80090fe:	60fb      	str	r3, [r7, #12]
 8009100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009102:	429a      	cmp	r2, r3
 8009104:	d307      	bcc.n	8009116 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f003 0301 	and.w	r3, r3, #1
 8009110:	2b00      	cmp	r3, #0
 8009112:	d1f2      	bne.n	80090fa <HAL_DMA_IRQHandler+0x8da>
 8009114:	e000      	b.n	8009118 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009116:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f003 0301 	and.w	r3, r3, #1
 8009122:	2b00      	cmp	r3, #0
 8009124:	d004      	beq.n	8009130 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2203      	movs	r2, #3
 800912a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800912e:	e003      	b.n	8009138 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2201      	movs	r2, #1
 8009134:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009144:	2b00      	cmp	r3, #0
 8009146:	f000 8272 	beq.w	800962e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	4798      	blx	r3
 8009152:	e26c      	b.n	800962e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a43      	ldr	r2, [pc, #268]	; (8009268 <HAL_DMA_IRQHandler+0xa48>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d022      	beq.n	80091a4 <HAL_DMA_IRQHandler+0x984>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	4a42      	ldr	r2, [pc, #264]	; (800926c <HAL_DMA_IRQHandler+0xa4c>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d01d      	beq.n	80091a4 <HAL_DMA_IRQHandler+0x984>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a40      	ldr	r2, [pc, #256]	; (8009270 <HAL_DMA_IRQHandler+0xa50>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d018      	beq.n	80091a4 <HAL_DMA_IRQHandler+0x984>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a3f      	ldr	r2, [pc, #252]	; (8009274 <HAL_DMA_IRQHandler+0xa54>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d013      	beq.n	80091a4 <HAL_DMA_IRQHandler+0x984>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a3d      	ldr	r2, [pc, #244]	; (8009278 <HAL_DMA_IRQHandler+0xa58>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d00e      	beq.n	80091a4 <HAL_DMA_IRQHandler+0x984>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a3c      	ldr	r2, [pc, #240]	; (800927c <HAL_DMA_IRQHandler+0xa5c>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d009      	beq.n	80091a4 <HAL_DMA_IRQHandler+0x984>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	4a3a      	ldr	r2, [pc, #232]	; (8009280 <HAL_DMA_IRQHandler+0xa60>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d004      	beq.n	80091a4 <HAL_DMA_IRQHandler+0x984>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	4a39      	ldr	r2, [pc, #228]	; (8009284 <HAL_DMA_IRQHandler+0xa64>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d101      	bne.n	80091a8 <HAL_DMA_IRQHandler+0x988>
 80091a4:	2301      	movs	r3, #1
 80091a6:	e000      	b.n	80091aa <HAL_DMA_IRQHandler+0x98a>
 80091a8:	2300      	movs	r3, #0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f000 823f 	beq.w	800962e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091bc:	f003 031f 	and.w	r3, r3, #31
 80091c0:	2204      	movs	r2, #4
 80091c2:	409a      	lsls	r2, r3
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	4013      	ands	r3, r2
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	f000 80cd 	beq.w	8009368 <HAL_DMA_IRQHandler+0xb48>
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	f003 0304 	and.w	r3, r3, #4
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	f000 80c7 	beq.w	8009368 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091de:	f003 031f 	and.w	r3, r3, #31
 80091e2:	2204      	movs	r2, #4
 80091e4:	409a      	lsls	r2, r3
 80091e6:	69fb      	ldr	r3, [r7, #28]
 80091e8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d049      	beq.n	8009288 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d109      	bne.n	8009212 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009202:	2b00      	cmp	r3, #0
 8009204:	f000 8210 	beq.w	8009628 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009210:	e20a      	b.n	8009628 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009216:	2b00      	cmp	r3, #0
 8009218:	f000 8206 	beq.w	8009628 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009224:	e200      	b.n	8009628 <HAL_DMA_IRQHandler+0xe08>
 8009226:	bf00      	nop
 8009228:	40020010 	.word	0x40020010
 800922c:	40020028 	.word	0x40020028
 8009230:	40020040 	.word	0x40020040
 8009234:	40020058 	.word	0x40020058
 8009238:	40020070 	.word	0x40020070
 800923c:	40020088 	.word	0x40020088
 8009240:	400200a0 	.word	0x400200a0
 8009244:	400200b8 	.word	0x400200b8
 8009248:	40020410 	.word	0x40020410
 800924c:	40020428 	.word	0x40020428
 8009250:	40020440 	.word	0x40020440
 8009254:	40020458 	.word	0x40020458
 8009258:	40020470 	.word	0x40020470
 800925c:	40020488 	.word	0x40020488
 8009260:	400204a0 	.word	0x400204a0
 8009264:	400204b8 	.word	0x400204b8
 8009268:	58025408 	.word	0x58025408
 800926c:	5802541c 	.word	0x5802541c
 8009270:	58025430 	.word	0x58025430
 8009274:	58025444 	.word	0x58025444
 8009278:	58025458 	.word	0x58025458
 800927c:	5802546c 	.word	0x5802546c
 8009280:	58025480 	.word	0x58025480
 8009284:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	f003 0320 	and.w	r3, r3, #32
 800928e:	2b00      	cmp	r3, #0
 8009290:	d160      	bne.n	8009354 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a7f      	ldr	r2, [pc, #508]	; (8009494 <HAL_DMA_IRQHandler+0xc74>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d04a      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a7d      	ldr	r2, [pc, #500]	; (8009498 <HAL_DMA_IRQHandler+0xc78>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d045      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a7c      	ldr	r2, [pc, #496]	; (800949c <HAL_DMA_IRQHandler+0xc7c>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d040      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a7a      	ldr	r2, [pc, #488]	; (80094a0 <HAL_DMA_IRQHandler+0xc80>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d03b      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a79      	ldr	r2, [pc, #484]	; (80094a4 <HAL_DMA_IRQHandler+0xc84>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d036      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a77      	ldr	r2, [pc, #476]	; (80094a8 <HAL_DMA_IRQHandler+0xc88>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d031      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a76      	ldr	r2, [pc, #472]	; (80094ac <HAL_DMA_IRQHandler+0xc8c>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d02c      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a74      	ldr	r2, [pc, #464]	; (80094b0 <HAL_DMA_IRQHandler+0xc90>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d027      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a73      	ldr	r2, [pc, #460]	; (80094b4 <HAL_DMA_IRQHandler+0xc94>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d022      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a71      	ldr	r2, [pc, #452]	; (80094b8 <HAL_DMA_IRQHandler+0xc98>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d01d      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a70      	ldr	r2, [pc, #448]	; (80094bc <HAL_DMA_IRQHandler+0xc9c>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d018      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4a6e      	ldr	r2, [pc, #440]	; (80094c0 <HAL_DMA_IRQHandler+0xca0>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d013      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4a6d      	ldr	r2, [pc, #436]	; (80094c4 <HAL_DMA_IRQHandler+0xca4>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d00e      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a6b      	ldr	r2, [pc, #428]	; (80094c8 <HAL_DMA_IRQHandler+0xca8>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d009      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4a6a      	ldr	r2, [pc, #424]	; (80094cc <HAL_DMA_IRQHandler+0xcac>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d004      	beq.n	8009332 <HAL_DMA_IRQHandler+0xb12>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a68      	ldr	r2, [pc, #416]	; (80094d0 <HAL_DMA_IRQHandler+0xcb0>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d108      	bne.n	8009344 <HAL_DMA_IRQHandler+0xb24>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f022 0208 	bic.w	r2, r2, #8
 8009340:	601a      	str	r2, [r3, #0]
 8009342:	e007      	b.n	8009354 <HAL_DMA_IRQHandler+0xb34>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f022 0204 	bic.w	r2, r2, #4
 8009352:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009358:	2b00      	cmp	r3, #0
 800935a:	f000 8165 	beq.w	8009628 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009366:	e15f      	b.n	8009628 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800936c:	f003 031f 	and.w	r3, r3, #31
 8009370:	2202      	movs	r2, #2
 8009372:	409a      	lsls	r2, r3
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	4013      	ands	r3, r2
 8009378:	2b00      	cmp	r3, #0
 800937a:	f000 80c5 	beq.w	8009508 <HAL_DMA_IRQHandler+0xce8>
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	f003 0302 	and.w	r3, r3, #2
 8009384:	2b00      	cmp	r3, #0
 8009386:	f000 80bf 	beq.w	8009508 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800938e:	f003 031f 	and.w	r3, r3, #31
 8009392:	2202      	movs	r2, #2
 8009394:	409a      	lsls	r2, r3
 8009396:	69fb      	ldr	r3, [r7, #28]
 8009398:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800939a:	693b      	ldr	r3, [r7, #16]
 800939c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d018      	beq.n	80093d6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d109      	bne.n	80093c2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f000 813a 	beq.w	800962c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093c0:	e134      	b.n	800962c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	f000 8130 	beq.w	800962c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093d4:	e12a      	b.n	800962c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	f003 0320 	and.w	r3, r3, #32
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f040 8089 	bne.w	80094f4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4a2b      	ldr	r2, [pc, #172]	; (8009494 <HAL_DMA_IRQHandler+0xc74>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d04a      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a29      	ldr	r2, [pc, #164]	; (8009498 <HAL_DMA_IRQHandler+0xc78>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d045      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a28      	ldr	r2, [pc, #160]	; (800949c <HAL_DMA_IRQHandler+0xc7c>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d040      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a26      	ldr	r2, [pc, #152]	; (80094a0 <HAL_DMA_IRQHandler+0xc80>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d03b      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a25      	ldr	r2, [pc, #148]	; (80094a4 <HAL_DMA_IRQHandler+0xc84>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d036      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a23      	ldr	r2, [pc, #140]	; (80094a8 <HAL_DMA_IRQHandler+0xc88>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d031      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a22      	ldr	r2, [pc, #136]	; (80094ac <HAL_DMA_IRQHandler+0xc8c>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d02c      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4a20      	ldr	r2, [pc, #128]	; (80094b0 <HAL_DMA_IRQHandler+0xc90>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d027      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a1f      	ldr	r2, [pc, #124]	; (80094b4 <HAL_DMA_IRQHandler+0xc94>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d022      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a1d      	ldr	r2, [pc, #116]	; (80094b8 <HAL_DMA_IRQHandler+0xc98>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d01d      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a1c      	ldr	r2, [pc, #112]	; (80094bc <HAL_DMA_IRQHandler+0xc9c>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d018      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4a1a      	ldr	r2, [pc, #104]	; (80094c0 <HAL_DMA_IRQHandler+0xca0>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d013      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4a19      	ldr	r2, [pc, #100]	; (80094c4 <HAL_DMA_IRQHandler+0xca4>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d00e      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a17      	ldr	r2, [pc, #92]	; (80094c8 <HAL_DMA_IRQHandler+0xca8>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d009      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a16      	ldr	r2, [pc, #88]	; (80094cc <HAL_DMA_IRQHandler+0xcac>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d004      	beq.n	8009482 <HAL_DMA_IRQHandler+0xc62>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a14      	ldr	r2, [pc, #80]	; (80094d0 <HAL_DMA_IRQHandler+0xcb0>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d128      	bne.n	80094d4 <HAL_DMA_IRQHandler+0xcb4>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f022 0214 	bic.w	r2, r2, #20
 8009490:	601a      	str	r2, [r3, #0]
 8009492:	e027      	b.n	80094e4 <HAL_DMA_IRQHandler+0xcc4>
 8009494:	40020010 	.word	0x40020010
 8009498:	40020028 	.word	0x40020028
 800949c:	40020040 	.word	0x40020040
 80094a0:	40020058 	.word	0x40020058
 80094a4:	40020070 	.word	0x40020070
 80094a8:	40020088 	.word	0x40020088
 80094ac:	400200a0 	.word	0x400200a0
 80094b0:	400200b8 	.word	0x400200b8
 80094b4:	40020410 	.word	0x40020410
 80094b8:	40020428 	.word	0x40020428
 80094bc:	40020440 	.word	0x40020440
 80094c0:	40020458 	.word	0x40020458
 80094c4:	40020470 	.word	0x40020470
 80094c8:	40020488 	.word	0x40020488
 80094cc:	400204a0 	.word	0x400204a0
 80094d0:	400204b8 	.word	0x400204b8
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f022 020a 	bic.w	r2, r2, #10
 80094e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2201      	movs	r2, #1
 80094e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f000 8097 	beq.w	800962c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009506:	e091      	b.n	800962c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800950c:	f003 031f 	and.w	r3, r3, #31
 8009510:	2208      	movs	r2, #8
 8009512:	409a      	lsls	r2, r3
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	4013      	ands	r3, r2
 8009518:	2b00      	cmp	r3, #0
 800951a:	f000 8088 	beq.w	800962e <HAL_DMA_IRQHandler+0xe0e>
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	f003 0308 	and.w	r3, r3, #8
 8009524:	2b00      	cmp	r3, #0
 8009526:	f000 8082 	beq.w	800962e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a41      	ldr	r2, [pc, #260]	; (8009634 <HAL_DMA_IRQHandler+0xe14>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d04a      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a3f      	ldr	r2, [pc, #252]	; (8009638 <HAL_DMA_IRQHandler+0xe18>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d045      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a3e      	ldr	r2, [pc, #248]	; (800963c <HAL_DMA_IRQHandler+0xe1c>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d040      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a3c      	ldr	r2, [pc, #240]	; (8009640 <HAL_DMA_IRQHandler+0xe20>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d03b      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a3b      	ldr	r2, [pc, #236]	; (8009644 <HAL_DMA_IRQHandler+0xe24>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d036      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a39      	ldr	r2, [pc, #228]	; (8009648 <HAL_DMA_IRQHandler+0xe28>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d031      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a38      	ldr	r2, [pc, #224]	; (800964c <HAL_DMA_IRQHandler+0xe2c>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d02c      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a36      	ldr	r2, [pc, #216]	; (8009650 <HAL_DMA_IRQHandler+0xe30>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d027      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a35      	ldr	r2, [pc, #212]	; (8009654 <HAL_DMA_IRQHandler+0xe34>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d022      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a33      	ldr	r2, [pc, #204]	; (8009658 <HAL_DMA_IRQHandler+0xe38>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d01d      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	4a32      	ldr	r2, [pc, #200]	; (800965c <HAL_DMA_IRQHandler+0xe3c>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d018      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a30      	ldr	r2, [pc, #192]	; (8009660 <HAL_DMA_IRQHandler+0xe40>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d013      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a2f      	ldr	r2, [pc, #188]	; (8009664 <HAL_DMA_IRQHandler+0xe44>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d00e      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a2d      	ldr	r2, [pc, #180]	; (8009668 <HAL_DMA_IRQHandler+0xe48>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d009      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a2c      	ldr	r2, [pc, #176]	; (800966c <HAL_DMA_IRQHandler+0xe4c>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d004      	beq.n	80095ca <HAL_DMA_IRQHandler+0xdaa>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a2a      	ldr	r2, [pc, #168]	; (8009670 <HAL_DMA_IRQHandler+0xe50>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d108      	bne.n	80095dc <HAL_DMA_IRQHandler+0xdbc>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	681a      	ldr	r2, [r3, #0]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f022 021c 	bic.w	r2, r2, #28
 80095d8:	601a      	str	r2, [r3, #0]
 80095da:	e007      	b.n	80095ec <HAL_DMA_IRQHandler+0xdcc>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f022 020e 	bic.w	r2, r2, #14
 80095ea:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095f0:	f003 031f 	and.w	r3, r3, #31
 80095f4:	2201      	movs	r2, #1
 80095f6:	409a      	lsls	r2, r3
 80095f8:	69fb      	ldr	r3, [r7, #28]
 80095fa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2201      	movs	r2, #1
 8009600:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2201      	movs	r2, #1
 8009606:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009616:	2b00      	cmp	r3, #0
 8009618:	d009      	beq.n	800962e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	4798      	blx	r3
 8009622:	e004      	b.n	800962e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8009624:	bf00      	nop
 8009626:	e002      	b.n	800962e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009628:	bf00      	nop
 800962a:	e000      	b.n	800962e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800962c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800962e:	3728      	adds	r7, #40	; 0x28
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	40020010 	.word	0x40020010
 8009638:	40020028 	.word	0x40020028
 800963c:	40020040 	.word	0x40020040
 8009640:	40020058 	.word	0x40020058
 8009644:	40020070 	.word	0x40020070
 8009648:	40020088 	.word	0x40020088
 800964c:	400200a0 	.word	0x400200a0
 8009650:	400200b8 	.word	0x400200b8
 8009654:	40020410 	.word	0x40020410
 8009658:	40020428 	.word	0x40020428
 800965c:	40020440 	.word	0x40020440
 8009660:	40020458 	.word	0x40020458
 8009664:	40020470 	.word	0x40020470
 8009668:	40020488 	.word	0x40020488
 800966c:	400204a0 	.word	0x400204a0
 8009670:	400204b8 	.word	0x400204b8

08009674 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009674:	b480      	push	{r7}
 8009676:	b087      	sub	sp, #28
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
 8009680:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009686:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800968c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4a7f      	ldr	r2, [pc, #508]	; (8009890 <DMA_SetConfig+0x21c>)
 8009694:	4293      	cmp	r3, r2
 8009696:	d072      	beq.n	800977e <DMA_SetConfig+0x10a>
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4a7d      	ldr	r2, [pc, #500]	; (8009894 <DMA_SetConfig+0x220>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d06d      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a7c      	ldr	r2, [pc, #496]	; (8009898 <DMA_SetConfig+0x224>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d068      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	4a7a      	ldr	r2, [pc, #488]	; (800989c <DMA_SetConfig+0x228>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d063      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a79      	ldr	r2, [pc, #484]	; (80098a0 <DMA_SetConfig+0x22c>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d05e      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4a77      	ldr	r2, [pc, #476]	; (80098a4 <DMA_SetConfig+0x230>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d059      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4a76      	ldr	r2, [pc, #472]	; (80098a8 <DMA_SetConfig+0x234>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d054      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a74      	ldr	r2, [pc, #464]	; (80098ac <DMA_SetConfig+0x238>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d04f      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a73      	ldr	r2, [pc, #460]	; (80098b0 <DMA_SetConfig+0x23c>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d04a      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a71      	ldr	r2, [pc, #452]	; (80098b4 <DMA_SetConfig+0x240>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d045      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a70      	ldr	r2, [pc, #448]	; (80098b8 <DMA_SetConfig+0x244>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d040      	beq.n	800977e <DMA_SetConfig+0x10a>
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a6e      	ldr	r2, [pc, #440]	; (80098bc <DMA_SetConfig+0x248>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d03b      	beq.n	800977e <DMA_SetConfig+0x10a>
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a6d      	ldr	r2, [pc, #436]	; (80098c0 <DMA_SetConfig+0x24c>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d036      	beq.n	800977e <DMA_SetConfig+0x10a>
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a6b      	ldr	r2, [pc, #428]	; (80098c4 <DMA_SetConfig+0x250>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d031      	beq.n	800977e <DMA_SetConfig+0x10a>
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a6a      	ldr	r2, [pc, #424]	; (80098c8 <DMA_SetConfig+0x254>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d02c      	beq.n	800977e <DMA_SetConfig+0x10a>
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a68      	ldr	r2, [pc, #416]	; (80098cc <DMA_SetConfig+0x258>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d027      	beq.n	800977e <DMA_SetConfig+0x10a>
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a67      	ldr	r2, [pc, #412]	; (80098d0 <DMA_SetConfig+0x25c>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d022      	beq.n	800977e <DMA_SetConfig+0x10a>
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a65      	ldr	r2, [pc, #404]	; (80098d4 <DMA_SetConfig+0x260>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d01d      	beq.n	800977e <DMA_SetConfig+0x10a>
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a64      	ldr	r2, [pc, #400]	; (80098d8 <DMA_SetConfig+0x264>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d018      	beq.n	800977e <DMA_SetConfig+0x10a>
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a62      	ldr	r2, [pc, #392]	; (80098dc <DMA_SetConfig+0x268>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d013      	beq.n	800977e <DMA_SetConfig+0x10a>
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a61      	ldr	r2, [pc, #388]	; (80098e0 <DMA_SetConfig+0x26c>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d00e      	beq.n	800977e <DMA_SetConfig+0x10a>
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a5f      	ldr	r2, [pc, #380]	; (80098e4 <DMA_SetConfig+0x270>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d009      	beq.n	800977e <DMA_SetConfig+0x10a>
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	4a5e      	ldr	r2, [pc, #376]	; (80098e8 <DMA_SetConfig+0x274>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d004      	beq.n	800977e <DMA_SetConfig+0x10a>
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4a5c      	ldr	r2, [pc, #368]	; (80098ec <DMA_SetConfig+0x278>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d101      	bne.n	8009782 <DMA_SetConfig+0x10e>
 800977e:	2301      	movs	r3, #1
 8009780:	e000      	b.n	8009784 <DMA_SetConfig+0x110>
 8009782:	2300      	movs	r3, #0
 8009784:	2b00      	cmp	r3, #0
 8009786:	d00d      	beq.n	80097a4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8009790:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009796:	2b00      	cmp	r3, #0
 8009798:	d004      	beq.n	80097a4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800979e:	68fa      	ldr	r2, [r7, #12]
 80097a0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80097a2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a39      	ldr	r2, [pc, #228]	; (8009890 <DMA_SetConfig+0x21c>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d04a      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a38      	ldr	r2, [pc, #224]	; (8009894 <DMA_SetConfig+0x220>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d045      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a36      	ldr	r2, [pc, #216]	; (8009898 <DMA_SetConfig+0x224>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d040      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a35      	ldr	r2, [pc, #212]	; (800989c <DMA_SetConfig+0x228>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d03b      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4a33      	ldr	r2, [pc, #204]	; (80098a0 <DMA_SetConfig+0x22c>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d036      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	4a32      	ldr	r2, [pc, #200]	; (80098a4 <DMA_SetConfig+0x230>)
 80097dc:	4293      	cmp	r3, r2
 80097de:	d031      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a30      	ldr	r2, [pc, #192]	; (80098a8 <DMA_SetConfig+0x234>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d02c      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4a2f      	ldr	r2, [pc, #188]	; (80098ac <DMA_SetConfig+0x238>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d027      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	4a2d      	ldr	r2, [pc, #180]	; (80098b0 <DMA_SetConfig+0x23c>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d022      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4a2c      	ldr	r2, [pc, #176]	; (80098b4 <DMA_SetConfig+0x240>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d01d      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4a2a      	ldr	r2, [pc, #168]	; (80098b8 <DMA_SetConfig+0x244>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d018      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4a29      	ldr	r2, [pc, #164]	; (80098bc <DMA_SetConfig+0x248>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d013      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a27      	ldr	r2, [pc, #156]	; (80098c0 <DMA_SetConfig+0x24c>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d00e      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	4a26      	ldr	r2, [pc, #152]	; (80098c4 <DMA_SetConfig+0x250>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d009      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a24      	ldr	r2, [pc, #144]	; (80098c8 <DMA_SetConfig+0x254>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d004      	beq.n	8009844 <DMA_SetConfig+0x1d0>
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a23      	ldr	r2, [pc, #140]	; (80098cc <DMA_SetConfig+0x258>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d101      	bne.n	8009848 <DMA_SetConfig+0x1d4>
 8009844:	2301      	movs	r3, #1
 8009846:	e000      	b.n	800984a <DMA_SetConfig+0x1d6>
 8009848:	2300      	movs	r3, #0
 800984a:	2b00      	cmp	r3, #0
 800984c:	d059      	beq.n	8009902 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009852:	f003 031f 	and.w	r3, r3, #31
 8009856:	223f      	movs	r2, #63	; 0x3f
 8009858:	409a      	lsls	r2, r3
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800986c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	683a      	ldr	r2, [r7, #0]
 8009874:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	689b      	ldr	r3, [r3, #8]
 800987a:	2b40      	cmp	r3, #64	; 0x40
 800987c:	d138      	bne.n	80098f0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	68ba      	ldr	r2, [r7, #8]
 800988c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800988e:	e086      	b.n	800999e <DMA_SetConfig+0x32a>
 8009890:	40020010 	.word	0x40020010
 8009894:	40020028 	.word	0x40020028
 8009898:	40020040 	.word	0x40020040
 800989c:	40020058 	.word	0x40020058
 80098a0:	40020070 	.word	0x40020070
 80098a4:	40020088 	.word	0x40020088
 80098a8:	400200a0 	.word	0x400200a0
 80098ac:	400200b8 	.word	0x400200b8
 80098b0:	40020410 	.word	0x40020410
 80098b4:	40020428 	.word	0x40020428
 80098b8:	40020440 	.word	0x40020440
 80098bc:	40020458 	.word	0x40020458
 80098c0:	40020470 	.word	0x40020470
 80098c4:	40020488 	.word	0x40020488
 80098c8:	400204a0 	.word	0x400204a0
 80098cc:	400204b8 	.word	0x400204b8
 80098d0:	58025408 	.word	0x58025408
 80098d4:	5802541c 	.word	0x5802541c
 80098d8:	58025430 	.word	0x58025430
 80098dc:	58025444 	.word	0x58025444
 80098e0:	58025458 	.word	0x58025458
 80098e4:	5802546c 	.word	0x5802546c
 80098e8:	58025480 	.word	0x58025480
 80098ec:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	687a      	ldr	r2, [r7, #4]
 80098fe:	60da      	str	r2, [r3, #12]
}
 8009900:	e04d      	b.n	800999e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a29      	ldr	r2, [pc, #164]	; (80099ac <DMA_SetConfig+0x338>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d022      	beq.n	8009952 <DMA_SetConfig+0x2de>
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a27      	ldr	r2, [pc, #156]	; (80099b0 <DMA_SetConfig+0x33c>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d01d      	beq.n	8009952 <DMA_SetConfig+0x2de>
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a26      	ldr	r2, [pc, #152]	; (80099b4 <DMA_SetConfig+0x340>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d018      	beq.n	8009952 <DMA_SetConfig+0x2de>
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a24      	ldr	r2, [pc, #144]	; (80099b8 <DMA_SetConfig+0x344>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d013      	beq.n	8009952 <DMA_SetConfig+0x2de>
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a23      	ldr	r2, [pc, #140]	; (80099bc <DMA_SetConfig+0x348>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d00e      	beq.n	8009952 <DMA_SetConfig+0x2de>
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a21      	ldr	r2, [pc, #132]	; (80099c0 <DMA_SetConfig+0x34c>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d009      	beq.n	8009952 <DMA_SetConfig+0x2de>
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a20      	ldr	r2, [pc, #128]	; (80099c4 <DMA_SetConfig+0x350>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d004      	beq.n	8009952 <DMA_SetConfig+0x2de>
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a1e      	ldr	r2, [pc, #120]	; (80099c8 <DMA_SetConfig+0x354>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d101      	bne.n	8009956 <DMA_SetConfig+0x2e2>
 8009952:	2301      	movs	r3, #1
 8009954:	e000      	b.n	8009958 <DMA_SetConfig+0x2e4>
 8009956:	2300      	movs	r3, #0
 8009958:	2b00      	cmp	r3, #0
 800995a:	d020      	beq.n	800999e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009960:	f003 031f 	and.w	r3, r3, #31
 8009964:	2201      	movs	r2, #1
 8009966:	409a      	lsls	r2, r3
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	683a      	ldr	r2, [r7, #0]
 8009972:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	689b      	ldr	r3, [r3, #8]
 8009978:	2b40      	cmp	r3, #64	; 0x40
 800997a:	d108      	bne.n	800998e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	68ba      	ldr	r2, [r7, #8]
 800998a:	60da      	str	r2, [r3, #12]
}
 800998c:	e007      	b.n	800999e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	68ba      	ldr	r2, [r7, #8]
 8009994:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	60da      	str	r2, [r3, #12]
}
 800999e:	bf00      	nop
 80099a0:	371c      	adds	r7, #28
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr
 80099aa:	bf00      	nop
 80099ac:	58025408 	.word	0x58025408
 80099b0:	5802541c 	.word	0x5802541c
 80099b4:	58025430 	.word	0x58025430
 80099b8:	58025444 	.word	0x58025444
 80099bc:	58025458 	.word	0x58025458
 80099c0:	5802546c 	.word	0x5802546c
 80099c4:	58025480 	.word	0x58025480
 80099c8:	58025494 	.word	0x58025494

080099cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b085      	sub	sp, #20
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a42      	ldr	r2, [pc, #264]	; (8009ae4 <DMA_CalcBaseAndBitshift+0x118>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d04a      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4a41      	ldr	r2, [pc, #260]	; (8009ae8 <DMA_CalcBaseAndBitshift+0x11c>)
 80099e4:	4293      	cmp	r3, r2
 80099e6:	d045      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a3f      	ldr	r2, [pc, #252]	; (8009aec <DMA_CalcBaseAndBitshift+0x120>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d040      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a3e      	ldr	r2, [pc, #248]	; (8009af0 <DMA_CalcBaseAndBitshift+0x124>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d03b      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a3c      	ldr	r2, [pc, #240]	; (8009af4 <DMA_CalcBaseAndBitshift+0x128>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d036      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4a3b      	ldr	r2, [pc, #236]	; (8009af8 <DMA_CalcBaseAndBitshift+0x12c>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d031      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4a39      	ldr	r2, [pc, #228]	; (8009afc <DMA_CalcBaseAndBitshift+0x130>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d02c      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a38      	ldr	r2, [pc, #224]	; (8009b00 <DMA_CalcBaseAndBitshift+0x134>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d027      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a36      	ldr	r2, [pc, #216]	; (8009b04 <DMA_CalcBaseAndBitshift+0x138>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d022      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a35      	ldr	r2, [pc, #212]	; (8009b08 <DMA_CalcBaseAndBitshift+0x13c>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d01d      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a33      	ldr	r2, [pc, #204]	; (8009b0c <DMA_CalcBaseAndBitshift+0x140>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d018      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a32      	ldr	r2, [pc, #200]	; (8009b10 <DMA_CalcBaseAndBitshift+0x144>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d013      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	4a30      	ldr	r2, [pc, #192]	; (8009b14 <DMA_CalcBaseAndBitshift+0x148>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d00e      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a2f      	ldr	r2, [pc, #188]	; (8009b18 <DMA_CalcBaseAndBitshift+0x14c>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d009      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	4a2d      	ldr	r2, [pc, #180]	; (8009b1c <DMA_CalcBaseAndBitshift+0x150>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d004      	beq.n	8009a74 <DMA_CalcBaseAndBitshift+0xa8>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a2c      	ldr	r2, [pc, #176]	; (8009b20 <DMA_CalcBaseAndBitshift+0x154>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d101      	bne.n	8009a78 <DMA_CalcBaseAndBitshift+0xac>
 8009a74:	2301      	movs	r3, #1
 8009a76:	e000      	b.n	8009a7a <DMA_CalcBaseAndBitshift+0xae>
 8009a78:	2300      	movs	r3, #0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d024      	beq.n	8009ac8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	3b10      	subs	r3, #16
 8009a86:	4a27      	ldr	r2, [pc, #156]	; (8009b24 <DMA_CalcBaseAndBitshift+0x158>)
 8009a88:	fba2 2303 	umull	r2, r3, r2, r3
 8009a8c:	091b      	lsrs	r3, r3, #4
 8009a8e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	f003 0307 	and.w	r3, r3, #7
 8009a96:	4a24      	ldr	r2, [pc, #144]	; (8009b28 <DMA_CalcBaseAndBitshift+0x15c>)
 8009a98:	5cd3      	ldrb	r3, [r2, r3]
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2b03      	cmp	r3, #3
 8009aa4:	d908      	bls.n	8009ab8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	461a      	mov	r2, r3
 8009aac:	4b1f      	ldr	r3, [pc, #124]	; (8009b2c <DMA_CalcBaseAndBitshift+0x160>)
 8009aae:	4013      	ands	r3, r2
 8009ab0:	1d1a      	adds	r2, r3, #4
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	659a      	str	r2, [r3, #88]	; 0x58
 8009ab6:	e00d      	b.n	8009ad4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	461a      	mov	r2, r3
 8009abe:	4b1b      	ldr	r3, [pc, #108]	; (8009b2c <DMA_CalcBaseAndBitshift+0x160>)
 8009ac0:	4013      	ands	r3, r2
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	6593      	str	r3, [r2, #88]	; 0x58
 8009ac6:	e005      	b.n	8009ad4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3714      	adds	r7, #20
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr
 8009ae4:	40020010 	.word	0x40020010
 8009ae8:	40020028 	.word	0x40020028
 8009aec:	40020040 	.word	0x40020040
 8009af0:	40020058 	.word	0x40020058
 8009af4:	40020070 	.word	0x40020070
 8009af8:	40020088 	.word	0x40020088
 8009afc:	400200a0 	.word	0x400200a0
 8009b00:	400200b8 	.word	0x400200b8
 8009b04:	40020410 	.word	0x40020410
 8009b08:	40020428 	.word	0x40020428
 8009b0c:	40020440 	.word	0x40020440
 8009b10:	40020458 	.word	0x40020458
 8009b14:	40020470 	.word	0x40020470
 8009b18:	40020488 	.word	0x40020488
 8009b1c:	400204a0 	.word	0x400204a0
 8009b20:	400204b8 	.word	0x400204b8
 8009b24:	aaaaaaab 	.word	0xaaaaaaab
 8009b28:	08014534 	.word	0x08014534
 8009b2c:	fffffc00 	.word	0xfffffc00

08009b30 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009b30:	b480      	push	{r7}
 8009b32:	b085      	sub	sp, #20
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	699b      	ldr	r3, [r3, #24]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d120      	bne.n	8009b86 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b48:	2b03      	cmp	r3, #3
 8009b4a:	d858      	bhi.n	8009bfe <DMA_CheckFifoParam+0xce>
 8009b4c:	a201      	add	r2, pc, #4	; (adr r2, 8009b54 <DMA_CheckFifoParam+0x24>)
 8009b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b52:	bf00      	nop
 8009b54:	08009b65 	.word	0x08009b65
 8009b58:	08009b77 	.word	0x08009b77
 8009b5c:	08009b65 	.word	0x08009b65
 8009b60:	08009bff 	.word	0x08009bff
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d048      	beq.n	8009c02 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009b70:	2301      	movs	r3, #1
 8009b72:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009b74:	e045      	b.n	8009c02 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b7a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009b7e:	d142      	bne.n	8009c06 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009b80:	2301      	movs	r3, #1
 8009b82:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009b84:	e03f      	b.n	8009c06 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	699b      	ldr	r3, [r3, #24]
 8009b8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b8e:	d123      	bne.n	8009bd8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b94:	2b03      	cmp	r3, #3
 8009b96:	d838      	bhi.n	8009c0a <DMA_CheckFifoParam+0xda>
 8009b98:	a201      	add	r2, pc, #4	; (adr r2, 8009ba0 <DMA_CheckFifoParam+0x70>)
 8009b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b9e:	bf00      	nop
 8009ba0:	08009bb1 	.word	0x08009bb1
 8009ba4:	08009bb7 	.word	0x08009bb7
 8009ba8:	08009bb1 	.word	0x08009bb1
 8009bac:	08009bc9 	.word	0x08009bc9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	73fb      	strb	r3, [r7, #15]
        break;
 8009bb4:	e030      	b.n	8009c18 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d025      	beq.n	8009c0e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009bc6:	e022      	b.n	8009c0e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bcc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009bd0:	d11f      	bne.n	8009c12 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009bd6:	e01c      	b.n	8009c12 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bdc:	2b02      	cmp	r3, #2
 8009bde:	d902      	bls.n	8009be6 <DMA_CheckFifoParam+0xb6>
 8009be0:	2b03      	cmp	r3, #3
 8009be2:	d003      	beq.n	8009bec <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009be4:	e018      	b.n	8009c18 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009be6:	2301      	movs	r3, #1
 8009be8:	73fb      	strb	r3, [r7, #15]
        break;
 8009bea:	e015      	b.n	8009c18 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bf0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d00e      	beq.n	8009c16 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	73fb      	strb	r3, [r7, #15]
    break;
 8009bfc:	e00b      	b.n	8009c16 <DMA_CheckFifoParam+0xe6>
        break;
 8009bfe:	bf00      	nop
 8009c00:	e00a      	b.n	8009c18 <DMA_CheckFifoParam+0xe8>
        break;
 8009c02:	bf00      	nop
 8009c04:	e008      	b.n	8009c18 <DMA_CheckFifoParam+0xe8>
        break;
 8009c06:	bf00      	nop
 8009c08:	e006      	b.n	8009c18 <DMA_CheckFifoParam+0xe8>
        break;
 8009c0a:	bf00      	nop
 8009c0c:	e004      	b.n	8009c18 <DMA_CheckFifoParam+0xe8>
        break;
 8009c0e:	bf00      	nop
 8009c10:	e002      	b.n	8009c18 <DMA_CheckFifoParam+0xe8>
        break;
 8009c12:	bf00      	nop
 8009c14:	e000      	b.n	8009c18 <DMA_CheckFifoParam+0xe8>
    break;
 8009c16:	bf00      	nop
    }
  }

  return status;
 8009c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	3714      	adds	r7, #20
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c24:	4770      	bx	lr
 8009c26:	bf00      	nop

08009c28 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b085      	sub	sp, #20
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	4a38      	ldr	r2, [pc, #224]	; (8009d1c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d022      	beq.n	8009c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4a36      	ldr	r2, [pc, #216]	; (8009d20 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d01d      	beq.n	8009c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a35      	ldr	r2, [pc, #212]	; (8009d24 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d018      	beq.n	8009c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4a33      	ldr	r2, [pc, #204]	; (8009d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d013      	beq.n	8009c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	4a32      	ldr	r2, [pc, #200]	; (8009d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d00e      	beq.n	8009c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a30      	ldr	r2, [pc, #192]	; (8009d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d009      	beq.n	8009c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	4a2f      	ldr	r2, [pc, #188]	; (8009d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d004      	beq.n	8009c86 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a2d      	ldr	r2, [pc, #180]	; (8009d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d101      	bne.n	8009c8a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009c86:	2301      	movs	r3, #1
 8009c88:	e000      	b.n	8009c8c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d01a      	beq.n	8009cc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	b2db      	uxtb	r3, r3
 8009c96:	3b08      	subs	r3, #8
 8009c98:	4a28      	ldr	r2, [pc, #160]	; (8009d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8009c9e:	091b      	lsrs	r3, r3, #4
 8009ca0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009ca2:	68fa      	ldr	r2, [r7, #12]
 8009ca4:	4b26      	ldr	r3, [pc, #152]	; (8009d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009ca6:	4413      	add	r3, r2
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	461a      	mov	r2, r3
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	4a24      	ldr	r2, [pc, #144]	; (8009d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009cb4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	f003 031f 	and.w	r3, r3, #31
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	409a      	lsls	r2, r3
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009cc4:	e024      	b.n	8009d10 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	3b10      	subs	r3, #16
 8009cce:	4a1e      	ldr	r2, [pc, #120]	; (8009d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8009cd4:	091b      	lsrs	r3, r3, #4
 8009cd6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	4a1c      	ldr	r2, [pc, #112]	; (8009d4c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d806      	bhi.n	8009cee <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	4a1b      	ldr	r2, [pc, #108]	; (8009d50 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d902      	bls.n	8009cee <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	3308      	adds	r3, #8
 8009cec:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009cee:	68fa      	ldr	r2, [r7, #12]
 8009cf0:	4b18      	ldr	r3, [pc, #96]	; (8009d54 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009cf2:	4413      	add	r3, r2
 8009cf4:	009b      	lsls	r3, r3, #2
 8009cf6:	461a      	mov	r2, r3
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	4a16      	ldr	r2, [pc, #88]	; (8009d58 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009d00:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	f003 031f 	and.w	r3, r3, #31
 8009d08:	2201      	movs	r2, #1
 8009d0a:	409a      	lsls	r2, r3
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009d10:	bf00      	nop
 8009d12:	3714      	adds	r7, #20
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr
 8009d1c:	58025408 	.word	0x58025408
 8009d20:	5802541c 	.word	0x5802541c
 8009d24:	58025430 	.word	0x58025430
 8009d28:	58025444 	.word	0x58025444
 8009d2c:	58025458 	.word	0x58025458
 8009d30:	5802546c 	.word	0x5802546c
 8009d34:	58025480 	.word	0x58025480
 8009d38:	58025494 	.word	0x58025494
 8009d3c:	cccccccd 	.word	0xcccccccd
 8009d40:	16009600 	.word	0x16009600
 8009d44:	58025880 	.word	0x58025880
 8009d48:	aaaaaaab 	.word	0xaaaaaaab
 8009d4c:	400204b8 	.word	0x400204b8
 8009d50:	4002040f 	.word	0x4002040f
 8009d54:	10008200 	.word	0x10008200
 8009d58:	40020880 	.word	0x40020880

08009d5c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b085      	sub	sp, #20
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d04a      	beq.n	8009e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2b08      	cmp	r3, #8
 8009d76:	d847      	bhi.n	8009e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a25      	ldr	r2, [pc, #148]	; (8009e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d022      	beq.n	8009dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4a24      	ldr	r2, [pc, #144]	; (8009e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d01d      	beq.n	8009dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a22      	ldr	r2, [pc, #136]	; (8009e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d018      	beq.n	8009dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a21      	ldr	r2, [pc, #132]	; (8009e20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d013      	beq.n	8009dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4a1f      	ldr	r2, [pc, #124]	; (8009e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d00e      	beq.n	8009dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4a1e      	ldr	r2, [pc, #120]	; (8009e28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d009      	beq.n	8009dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	4a1c      	ldr	r2, [pc, #112]	; (8009e2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d004      	beq.n	8009dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a1b      	ldr	r2, [pc, #108]	; (8009e30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d101      	bne.n	8009dcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	e000      	b.n	8009dce <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009dcc:	2300      	movs	r3, #0
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d00a      	beq.n	8009de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009dd2:	68fa      	ldr	r2, [r7, #12]
 8009dd4:	4b17      	ldr	r3, [pc, #92]	; (8009e34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009dd6:	4413      	add	r3, r2
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	461a      	mov	r2, r3
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a15      	ldr	r2, [pc, #84]	; (8009e38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009de4:	671a      	str	r2, [r3, #112]	; 0x70
 8009de6:	e009      	b.n	8009dfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009de8:	68fa      	ldr	r2, [r7, #12]
 8009dea:	4b14      	ldr	r3, [pc, #80]	; (8009e3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009dec:	4413      	add	r3, r2
 8009dee:	009b      	lsls	r3, r3, #2
 8009df0:	461a      	mov	r2, r3
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	4a11      	ldr	r2, [pc, #68]	; (8009e40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8009dfa:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	3b01      	subs	r3, #1
 8009e00:	2201      	movs	r2, #1
 8009e02:	409a      	lsls	r2, r3
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8009e08:	bf00      	nop
 8009e0a:	3714      	adds	r7, #20
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e12:	4770      	bx	lr
 8009e14:	58025408 	.word	0x58025408
 8009e18:	5802541c 	.word	0x5802541c
 8009e1c:	58025430 	.word	0x58025430
 8009e20:	58025444 	.word	0x58025444
 8009e24:	58025458 	.word	0x58025458
 8009e28:	5802546c 	.word	0x5802546c
 8009e2c:	58025480 	.word	0x58025480
 8009e30:	58025494 	.word	0x58025494
 8009e34:	1600963f 	.word	0x1600963f
 8009e38:	58025940 	.word	0x58025940
 8009e3c:	1000823f 	.word	0x1000823f
 8009e40:	40020940 	.word	0x40020940

08009e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b089      	sub	sp, #36	; 0x24
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
 8009e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8009e52:	4b89      	ldr	r3, [pc, #548]	; (800a078 <HAL_GPIO_Init+0x234>)
 8009e54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009e56:	e194      	b.n	800a182 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	681a      	ldr	r2, [r3, #0]
 8009e5c:	2101      	movs	r1, #1
 8009e5e:	69fb      	ldr	r3, [r7, #28]
 8009e60:	fa01 f303 	lsl.w	r3, r1, r3
 8009e64:	4013      	ands	r3, r2
 8009e66:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	f000 8186 	beq.w	800a17c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	f003 0303 	and.w	r3, r3, #3
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d005      	beq.n	8009e88 <HAL_GPIO_Init+0x44>
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	f003 0303 	and.w	r3, r3, #3
 8009e84:	2b02      	cmp	r3, #2
 8009e86:	d130      	bne.n	8009eea <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009e8e:	69fb      	ldr	r3, [r7, #28]
 8009e90:	005b      	lsls	r3, r3, #1
 8009e92:	2203      	movs	r2, #3
 8009e94:	fa02 f303 	lsl.w	r3, r2, r3
 8009e98:	43db      	mvns	r3, r3
 8009e9a:	69ba      	ldr	r2, [r7, #24]
 8009e9c:	4013      	ands	r3, r2
 8009e9e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	68da      	ldr	r2, [r3, #12]
 8009ea4:	69fb      	ldr	r3, [r7, #28]
 8009ea6:	005b      	lsls	r3, r3, #1
 8009ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8009eac:	69ba      	ldr	r2, [r7, #24]
 8009eae:	4313      	orrs	r3, r2
 8009eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	69ba      	ldr	r2, [r7, #24]
 8009eb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	69fb      	ldr	r3, [r7, #28]
 8009ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ec6:	43db      	mvns	r3, r3
 8009ec8:	69ba      	ldr	r2, [r7, #24]
 8009eca:	4013      	ands	r3, r2
 8009ecc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	091b      	lsrs	r3, r3, #4
 8009ed4:	f003 0201 	and.w	r2, r3, #1
 8009ed8:	69fb      	ldr	r3, [r7, #28]
 8009eda:	fa02 f303 	lsl.w	r3, r2, r3
 8009ede:	69ba      	ldr	r2, [r7, #24]
 8009ee0:	4313      	orrs	r3, r2
 8009ee2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	69ba      	ldr	r2, [r7, #24]
 8009ee8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	f003 0303 	and.w	r3, r3, #3
 8009ef2:	2b03      	cmp	r3, #3
 8009ef4:	d017      	beq.n	8009f26 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	68db      	ldr	r3, [r3, #12]
 8009efa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009efc:	69fb      	ldr	r3, [r7, #28]
 8009efe:	005b      	lsls	r3, r3, #1
 8009f00:	2203      	movs	r2, #3
 8009f02:	fa02 f303 	lsl.w	r3, r2, r3
 8009f06:	43db      	mvns	r3, r3
 8009f08:	69ba      	ldr	r2, [r7, #24]
 8009f0a:	4013      	ands	r3, r2
 8009f0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	689a      	ldr	r2, [r3, #8]
 8009f12:	69fb      	ldr	r3, [r7, #28]
 8009f14:	005b      	lsls	r3, r3, #1
 8009f16:	fa02 f303 	lsl.w	r3, r2, r3
 8009f1a:	69ba      	ldr	r2, [r7, #24]
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	69ba      	ldr	r2, [r7, #24]
 8009f24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	f003 0303 	and.w	r3, r3, #3
 8009f2e:	2b02      	cmp	r3, #2
 8009f30:	d123      	bne.n	8009f7a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009f32:	69fb      	ldr	r3, [r7, #28]
 8009f34:	08da      	lsrs	r2, r3, #3
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	3208      	adds	r2, #8
 8009f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009f40:	69fb      	ldr	r3, [r7, #28]
 8009f42:	f003 0307 	and.w	r3, r3, #7
 8009f46:	009b      	lsls	r3, r3, #2
 8009f48:	220f      	movs	r2, #15
 8009f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f4e:	43db      	mvns	r3, r3
 8009f50:	69ba      	ldr	r2, [r7, #24]
 8009f52:	4013      	ands	r3, r2
 8009f54:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	691a      	ldr	r2, [r3, #16]
 8009f5a:	69fb      	ldr	r3, [r7, #28]
 8009f5c:	f003 0307 	and.w	r3, r3, #7
 8009f60:	009b      	lsls	r3, r3, #2
 8009f62:	fa02 f303 	lsl.w	r3, r2, r3
 8009f66:	69ba      	ldr	r2, [r7, #24]
 8009f68:	4313      	orrs	r3, r2
 8009f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	08da      	lsrs	r2, r3, #3
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	3208      	adds	r2, #8
 8009f74:	69b9      	ldr	r1, [r7, #24]
 8009f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009f80:	69fb      	ldr	r3, [r7, #28]
 8009f82:	005b      	lsls	r3, r3, #1
 8009f84:	2203      	movs	r2, #3
 8009f86:	fa02 f303 	lsl.w	r3, r2, r3
 8009f8a:	43db      	mvns	r3, r3
 8009f8c:	69ba      	ldr	r2, [r7, #24]
 8009f8e:	4013      	ands	r3, r2
 8009f90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	f003 0203 	and.w	r2, r3, #3
 8009f9a:	69fb      	ldr	r3, [r7, #28]
 8009f9c:	005b      	lsls	r3, r3, #1
 8009f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8009fa2:	69ba      	ldr	r2, [r7, #24]
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	69ba      	ldr	r2, [r7, #24]
 8009fac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	f000 80e0 	beq.w	800a17c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009fbc:	4b2f      	ldr	r3, [pc, #188]	; (800a07c <HAL_GPIO_Init+0x238>)
 8009fbe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009fc2:	4a2e      	ldr	r2, [pc, #184]	; (800a07c <HAL_GPIO_Init+0x238>)
 8009fc4:	f043 0302 	orr.w	r3, r3, #2
 8009fc8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8009fcc:	4b2b      	ldr	r3, [pc, #172]	; (800a07c <HAL_GPIO_Init+0x238>)
 8009fce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009fd2:	f003 0302 	and.w	r3, r3, #2
 8009fd6:	60fb      	str	r3, [r7, #12]
 8009fd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009fda:	4a29      	ldr	r2, [pc, #164]	; (800a080 <HAL_GPIO_Init+0x23c>)
 8009fdc:	69fb      	ldr	r3, [r7, #28]
 8009fde:	089b      	lsrs	r3, r3, #2
 8009fe0:	3302      	adds	r3, #2
 8009fe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009fe8:	69fb      	ldr	r3, [r7, #28]
 8009fea:	f003 0303 	and.w	r3, r3, #3
 8009fee:	009b      	lsls	r3, r3, #2
 8009ff0:	220f      	movs	r2, #15
 8009ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ff6:	43db      	mvns	r3, r3
 8009ff8:	69ba      	ldr	r2, [r7, #24]
 8009ffa:	4013      	ands	r3, r2
 8009ffc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	4a20      	ldr	r2, [pc, #128]	; (800a084 <HAL_GPIO_Init+0x240>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d052      	beq.n	800a0ac <HAL_GPIO_Init+0x268>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	4a1f      	ldr	r2, [pc, #124]	; (800a088 <HAL_GPIO_Init+0x244>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d031      	beq.n	800a072 <HAL_GPIO_Init+0x22e>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	4a1e      	ldr	r2, [pc, #120]	; (800a08c <HAL_GPIO_Init+0x248>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d02b      	beq.n	800a06e <HAL_GPIO_Init+0x22a>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	4a1d      	ldr	r2, [pc, #116]	; (800a090 <HAL_GPIO_Init+0x24c>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d025      	beq.n	800a06a <HAL_GPIO_Init+0x226>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	4a1c      	ldr	r2, [pc, #112]	; (800a094 <HAL_GPIO_Init+0x250>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d01f      	beq.n	800a066 <HAL_GPIO_Init+0x222>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	4a1b      	ldr	r2, [pc, #108]	; (800a098 <HAL_GPIO_Init+0x254>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d019      	beq.n	800a062 <HAL_GPIO_Init+0x21e>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	4a1a      	ldr	r2, [pc, #104]	; (800a09c <HAL_GPIO_Init+0x258>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d013      	beq.n	800a05e <HAL_GPIO_Init+0x21a>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	4a19      	ldr	r2, [pc, #100]	; (800a0a0 <HAL_GPIO_Init+0x25c>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d00d      	beq.n	800a05a <HAL_GPIO_Init+0x216>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	4a18      	ldr	r2, [pc, #96]	; (800a0a4 <HAL_GPIO_Init+0x260>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d007      	beq.n	800a056 <HAL_GPIO_Init+0x212>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	4a17      	ldr	r2, [pc, #92]	; (800a0a8 <HAL_GPIO_Init+0x264>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d101      	bne.n	800a052 <HAL_GPIO_Init+0x20e>
 800a04e:	2309      	movs	r3, #9
 800a050:	e02d      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a052:	230a      	movs	r3, #10
 800a054:	e02b      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a056:	2308      	movs	r3, #8
 800a058:	e029      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a05a:	2307      	movs	r3, #7
 800a05c:	e027      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a05e:	2306      	movs	r3, #6
 800a060:	e025      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a062:	2305      	movs	r3, #5
 800a064:	e023      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a066:	2304      	movs	r3, #4
 800a068:	e021      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a06a:	2303      	movs	r3, #3
 800a06c:	e01f      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a06e:	2302      	movs	r3, #2
 800a070:	e01d      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a072:	2301      	movs	r3, #1
 800a074:	e01b      	b.n	800a0ae <HAL_GPIO_Init+0x26a>
 800a076:	bf00      	nop
 800a078:	58000080 	.word	0x58000080
 800a07c:	58024400 	.word	0x58024400
 800a080:	58000400 	.word	0x58000400
 800a084:	58020000 	.word	0x58020000
 800a088:	58020400 	.word	0x58020400
 800a08c:	58020800 	.word	0x58020800
 800a090:	58020c00 	.word	0x58020c00
 800a094:	58021000 	.word	0x58021000
 800a098:	58021400 	.word	0x58021400
 800a09c:	58021800 	.word	0x58021800
 800a0a0:	58021c00 	.word	0x58021c00
 800a0a4:	58022000 	.word	0x58022000
 800a0a8:	58022400 	.word	0x58022400
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	69fa      	ldr	r2, [r7, #28]
 800a0b0:	f002 0203 	and.w	r2, r2, #3
 800a0b4:	0092      	lsls	r2, r2, #2
 800a0b6:	4093      	lsls	r3, r2
 800a0b8:	69ba      	ldr	r2, [r7, #24]
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a0be:	4938      	ldr	r1, [pc, #224]	; (800a1a0 <HAL_GPIO_Init+0x35c>)
 800a0c0:	69fb      	ldr	r3, [r7, #28]
 800a0c2:	089b      	lsrs	r3, r3, #2
 800a0c4:	3302      	adds	r3, #2
 800a0c6:	69ba      	ldr	r2, [r7, #24]
 800a0c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a0cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	43db      	mvns	r3, r3
 800a0d8:	69ba      	ldr	r2, [r7, #24]
 800a0da:	4013      	ands	r3, r2
 800a0dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	685b      	ldr	r3, [r3, #4]
 800a0e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d003      	beq.n	800a0f2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a0ea:	69ba      	ldr	r2, [r7, #24]
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a0f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a0f6:	69bb      	ldr	r3, [r7, #24]
 800a0f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a0fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	43db      	mvns	r3, r3
 800a106:	69ba      	ldr	r2, [r7, #24]
 800a108:	4013      	ands	r3, r2
 800a10a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a114:	2b00      	cmp	r3, #0
 800a116:	d003      	beq.n	800a120 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800a118:	69ba      	ldr	r2, [r7, #24]
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	4313      	orrs	r3, r2
 800a11e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a120:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a124:	69bb      	ldr	r3, [r7, #24]
 800a126:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	43db      	mvns	r3, r3
 800a132:	69ba      	ldr	r2, [r7, #24]
 800a134:	4013      	ands	r3, r2
 800a136:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	685b      	ldr	r3, [r3, #4]
 800a13c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a140:	2b00      	cmp	r3, #0
 800a142:	d003      	beq.n	800a14c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800a144:	69ba      	ldr	r2, [r7, #24]
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	4313      	orrs	r3, r2
 800a14a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	69ba      	ldr	r2, [r7, #24]
 800a150:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	43db      	mvns	r3, r3
 800a15c:	69ba      	ldr	r2, [r7, #24]
 800a15e:	4013      	ands	r3, r2
 800a160:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d003      	beq.n	800a176 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800a16e:	69ba      	ldr	r2, [r7, #24]
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	4313      	orrs	r3, r2
 800a174:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	69ba      	ldr	r2, [r7, #24]
 800a17a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	3301      	adds	r3, #1
 800a180:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	681a      	ldr	r2, [r3, #0]
 800a186:	69fb      	ldr	r3, [r7, #28]
 800a188:	fa22 f303 	lsr.w	r3, r2, r3
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	f47f ae63 	bne.w	8009e58 <HAL_GPIO_Init+0x14>
  }
}
 800a192:	bf00      	nop
 800a194:	bf00      	nop
 800a196:	3724      	adds	r7, #36	; 0x24
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr
 800a1a0:	58000400 	.word	0x58000400

0800a1a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	807b      	strh	r3, [r7, #2]
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a1b4:	787b      	ldrb	r3, [r7, #1]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d003      	beq.n	800a1c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a1ba:	887a      	ldrh	r2, [r7, #2]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800a1c0:	e003      	b.n	800a1ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a1c2:	887b      	ldrh	r3, [r7, #2]
 800a1c4:	041a      	lsls	r2, r3, #16
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	619a      	str	r2, [r3, #24]
}
 800a1ca:	bf00      	nop
 800a1cc:	370c      	adds	r7, #12
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr

0800a1d6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b082      	sub	sp, #8
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	4603      	mov	r3, r0
 800a1de:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800a1e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a1e4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800a1e8:	88fb      	ldrh	r3, [r7, #6]
 800a1ea:	4013      	ands	r3, r2
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d008      	beq.n	800a202 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a1f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a1f4:	88fb      	ldrh	r3, [r7, #6]
 800a1f6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a1fa:	88fb      	ldrh	r3, [r7, #6]
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	f7fa fcdb 	bl	8004bb8 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800a202:	bf00      	nop
 800a204:	3708      	adds	r7, #8
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}
	...

0800a20c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b084      	sub	sp, #16
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a214:	4b19      	ldr	r3, [pc, #100]	; (800a27c <HAL_PWREx_ConfigSupply+0x70>)
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	f003 0304 	and.w	r3, r3, #4
 800a21c:	2b04      	cmp	r3, #4
 800a21e:	d00a      	beq.n	800a236 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a220:	4b16      	ldr	r3, [pc, #88]	; (800a27c <HAL_PWREx_ConfigSupply+0x70>)
 800a222:	68db      	ldr	r3, [r3, #12]
 800a224:	f003 0307 	and.w	r3, r3, #7
 800a228:	687a      	ldr	r2, [r7, #4]
 800a22a:	429a      	cmp	r2, r3
 800a22c:	d001      	beq.n	800a232 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a22e:	2301      	movs	r3, #1
 800a230:	e01f      	b.n	800a272 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a232:	2300      	movs	r3, #0
 800a234:	e01d      	b.n	800a272 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a236:	4b11      	ldr	r3, [pc, #68]	; (800a27c <HAL_PWREx_ConfigSupply+0x70>)
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	f023 0207 	bic.w	r2, r3, #7
 800a23e:	490f      	ldr	r1, [pc, #60]	; (800a27c <HAL_PWREx_ConfigSupply+0x70>)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	4313      	orrs	r3, r2
 800a244:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a246:	f7fc fc6b 	bl	8006b20 <HAL_GetTick>
 800a24a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a24c:	e009      	b.n	800a262 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a24e:	f7fc fc67 	bl	8006b20 <HAL_GetTick>
 800a252:	4602      	mov	r2, r0
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	1ad3      	subs	r3, r2, r3
 800a258:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a25c:	d901      	bls.n	800a262 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a25e:	2301      	movs	r3, #1
 800a260:	e007      	b.n	800a272 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a262:	4b06      	ldr	r3, [pc, #24]	; (800a27c <HAL_PWREx_ConfigSupply+0x70>)
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a26a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a26e:	d1ee      	bne.n	800a24e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a270:	2300      	movs	r3, #0
}
 800a272:	4618      	mov	r0, r3
 800a274:	3710      	adds	r7, #16
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
 800a27a:	bf00      	nop
 800a27c:	58024800 	.word	0x58024800

0800a280 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b08c      	sub	sp, #48	; 0x30
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d102      	bne.n	800a294 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a28e:	2301      	movs	r3, #1
 800a290:	f000 bc1d 	b.w	800aace <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f003 0301 	and.w	r3, r3, #1
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	f000 8087 	beq.w	800a3b0 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a2a2:	4b99      	ldr	r3, [pc, #612]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a2a4:	691b      	ldr	r3, [r3, #16]
 800a2a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a2aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a2ac:	4b96      	ldr	r3, [pc, #600]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a2ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2b0:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a2b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2b4:	2b10      	cmp	r3, #16
 800a2b6:	d007      	beq.n	800a2c8 <HAL_RCC_OscConfig+0x48>
 800a2b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2ba:	2b18      	cmp	r3, #24
 800a2bc:	d110      	bne.n	800a2e0 <HAL_RCC_OscConfig+0x60>
 800a2be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c0:	f003 0303 	and.w	r3, r3, #3
 800a2c4:	2b02      	cmp	r3, #2
 800a2c6:	d10b      	bne.n	800a2e0 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a2c8:	4b8f      	ldr	r3, [pc, #572]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d06c      	beq.n	800a3ae <HAL_RCC_OscConfig+0x12e>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d168      	bne.n	800a3ae <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 800a2dc:	2301      	movs	r3, #1
 800a2de:	e3f6      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2e8:	d106      	bne.n	800a2f8 <HAL_RCC_OscConfig+0x78>
 800a2ea:	4b87      	ldr	r3, [pc, #540]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a86      	ldr	r2, [pc, #536]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a2f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a2f4:	6013      	str	r3, [r2, #0]
 800a2f6:	e02e      	b.n	800a356 <HAL_RCC_OscConfig+0xd6>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d10c      	bne.n	800a31a <HAL_RCC_OscConfig+0x9a>
 800a300:	4b81      	ldr	r3, [pc, #516]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a80      	ldr	r2, [pc, #512]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a30a:	6013      	str	r3, [r2, #0]
 800a30c:	4b7e      	ldr	r3, [pc, #504]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4a7d      	ldr	r2, [pc, #500]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a312:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a316:	6013      	str	r3, [r2, #0]
 800a318:	e01d      	b.n	800a356 <HAL_RCC_OscConfig+0xd6>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	685b      	ldr	r3, [r3, #4]
 800a31e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a322:	d10c      	bne.n	800a33e <HAL_RCC_OscConfig+0xbe>
 800a324:	4b78      	ldr	r3, [pc, #480]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4a77      	ldr	r2, [pc, #476]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a32a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a32e:	6013      	str	r3, [r2, #0]
 800a330:	4b75      	ldr	r3, [pc, #468]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4a74      	ldr	r2, [pc, #464]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a33a:	6013      	str	r3, [r2, #0]
 800a33c:	e00b      	b.n	800a356 <HAL_RCC_OscConfig+0xd6>
 800a33e:	4b72      	ldr	r3, [pc, #456]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	4a71      	ldr	r2, [pc, #452]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a344:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a348:	6013      	str	r3, [r2, #0]
 800a34a:	4b6f      	ldr	r3, [pc, #444]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4a6e      	ldr	r2, [pc, #440]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a350:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a354:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d013      	beq.n	800a386 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a35e:	f7fc fbdf 	bl	8006b20 <HAL_GetTick>
 800a362:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a364:	e008      	b.n	800a378 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a366:	f7fc fbdb 	bl	8006b20 <HAL_GetTick>
 800a36a:	4602      	mov	r2, r0
 800a36c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a36e:	1ad3      	subs	r3, r2, r3
 800a370:	2b64      	cmp	r3, #100	; 0x64
 800a372:	d901      	bls.n	800a378 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 800a374:	2303      	movs	r3, #3
 800a376:	e3aa      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a378:	4b63      	ldr	r3, [pc, #396]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a380:	2b00      	cmp	r3, #0
 800a382:	d0f0      	beq.n	800a366 <HAL_RCC_OscConfig+0xe6>
 800a384:	e014      	b.n	800a3b0 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a386:	f7fc fbcb 	bl	8006b20 <HAL_GetTick>
 800a38a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a38c:	e008      	b.n	800a3a0 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a38e:	f7fc fbc7 	bl	8006b20 <HAL_GetTick>
 800a392:	4602      	mov	r2, r0
 800a394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a396:	1ad3      	subs	r3, r2, r3
 800a398:	2b64      	cmp	r3, #100	; 0x64
 800a39a:	d901      	bls.n	800a3a0 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 800a39c:	2303      	movs	r3, #3
 800a39e:	e396      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a3a0:	4b59      	ldr	r3, [pc, #356]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d1f0      	bne.n	800a38e <HAL_RCC_OscConfig+0x10e>
 800a3ac:	e000      	b.n	800a3b0 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a3ae:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f003 0302 	and.w	r3, r3, #2
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	f000 80cb 	beq.w	800a554 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a3be:	4b52      	ldr	r3, [pc, #328]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a3c0:	691b      	ldr	r3, [r3, #16]
 800a3c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a3c6:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a3c8:	4b4f      	ldr	r3, [pc, #316]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a3ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3cc:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a3ce:	6a3b      	ldr	r3, [r7, #32]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d007      	beq.n	800a3e4 <HAL_RCC_OscConfig+0x164>
 800a3d4:	6a3b      	ldr	r3, [r7, #32]
 800a3d6:	2b18      	cmp	r3, #24
 800a3d8:	d156      	bne.n	800a488 <HAL_RCC_OscConfig+0x208>
 800a3da:	69fb      	ldr	r3, [r7, #28]
 800a3dc:	f003 0303 	and.w	r3, r3, #3
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d151      	bne.n	800a488 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a3e4:	4b48      	ldr	r3, [pc, #288]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f003 0304 	and.w	r3, r3, #4
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d005      	beq.n	800a3fc <HAL_RCC_OscConfig+0x17c>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	68db      	ldr	r3, [r3, #12]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d101      	bne.n	800a3fc <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	e368      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a3fc:	4b42      	ldr	r3, [pc, #264]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f023 0219 	bic.w	r2, r3, #25
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	493f      	ldr	r1, [pc, #252]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a40a:	4313      	orrs	r3, r2
 800a40c:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a40e:	f7fc fb87 	bl	8006b20 <HAL_GetTick>
 800a412:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a414:	e008      	b.n	800a428 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a416:	f7fc fb83 	bl	8006b20 <HAL_GetTick>
 800a41a:	4602      	mov	r2, r0
 800a41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a41e:	1ad3      	subs	r3, r2, r3
 800a420:	2b02      	cmp	r3, #2
 800a422:	d901      	bls.n	800a428 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 800a424:	2303      	movs	r3, #3
 800a426:	e352      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a428:	4b37      	ldr	r3, [pc, #220]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f003 0304 	and.w	r3, r3, #4
 800a430:	2b00      	cmp	r3, #0
 800a432:	d0f0      	beq.n	800a416 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a434:	f7fc fba4 	bl	8006b80 <HAL_GetREVID>
 800a438:	4603      	mov	r3, r0
 800a43a:	f241 0203 	movw	r2, #4099	; 0x1003
 800a43e:	4293      	cmp	r3, r2
 800a440:	d817      	bhi.n	800a472 <HAL_RCC_OscConfig+0x1f2>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	691b      	ldr	r3, [r3, #16]
 800a446:	2b40      	cmp	r3, #64	; 0x40
 800a448:	d108      	bne.n	800a45c <HAL_RCC_OscConfig+0x1dc>
 800a44a:	4b2f      	ldr	r3, [pc, #188]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a44c:	685b      	ldr	r3, [r3, #4]
 800a44e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a452:	4a2d      	ldr	r2, [pc, #180]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a454:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a458:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a45a:	e07b      	b.n	800a554 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a45c:	4b2a      	ldr	r3, [pc, #168]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	691b      	ldr	r3, [r3, #16]
 800a468:	031b      	lsls	r3, r3, #12
 800a46a:	4927      	ldr	r1, [pc, #156]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a46c:	4313      	orrs	r3, r2
 800a46e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a470:	e070      	b.n	800a554 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a472:	4b25      	ldr	r3, [pc, #148]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	691b      	ldr	r3, [r3, #16]
 800a47e:	061b      	lsls	r3, r3, #24
 800a480:	4921      	ldr	r1, [pc, #132]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a482:	4313      	orrs	r3, r2
 800a484:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a486:	e065      	b.n	800a554 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	68db      	ldr	r3, [r3, #12]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d048      	beq.n	800a522 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a490:	4b1d      	ldr	r3, [pc, #116]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f023 0219 	bic.w	r2, r3, #25
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	68db      	ldr	r3, [r3, #12]
 800a49c:	491a      	ldr	r1, [pc, #104]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a49e:	4313      	orrs	r3, r2
 800a4a0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4a2:	f7fc fb3d 	bl	8006b20 <HAL_GetTick>
 800a4a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a4a8:	e008      	b.n	800a4bc <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a4aa:	f7fc fb39 	bl	8006b20 <HAL_GetTick>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4b2:	1ad3      	subs	r3, r2, r3
 800a4b4:	2b02      	cmp	r3, #2
 800a4b6:	d901      	bls.n	800a4bc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 800a4b8:	2303      	movs	r3, #3
 800a4ba:	e308      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a4bc:	4b12      	ldr	r3, [pc, #72]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f003 0304 	and.w	r3, r3, #4
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d0f0      	beq.n	800a4aa <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4c8:	f7fc fb5a 	bl	8006b80 <HAL_GetREVID>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	f241 0203 	movw	r2, #4099	; 0x1003
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d81a      	bhi.n	800a50c <HAL_RCC_OscConfig+0x28c>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	691b      	ldr	r3, [r3, #16]
 800a4da:	2b40      	cmp	r3, #64	; 0x40
 800a4dc:	d108      	bne.n	800a4f0 <HAL_RCC_OscConfig+0x270>
 800a4de:	4b0a      	ldr	r3, [pc, #40]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a4e0:	685b      	ldr	r3, [r3, #4]
 800a4e2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a4e6:	4a08      	ldr	r2, [pc, #32]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a4e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a4ec:	6053      	str	r3, [r2, #4]
 800a4ee:	e031      	b.n	800a554 <HAL_RCC_OscConfig+0x2d4>
 800a4f0:	4b05      	ldr	r3, [pc, #20]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	691b      	ldr	r3, [r3, #16]
 800a4fc:	031b      	lsls	r3, r3, #12
 800a4fe:	4902      	ldr	r1, [pc, #8]	; (800a508 <HAL_RCC_OscConfig+0x288>)
 800a500:	4313      	orrs	r3, r2
 800a502:	604b      	str	r3, [r1, #4]
 800a504:	e026      	b.n	800a554 <HAL_RCC_OscConfig+0x2d4>
 800a506:	bf00      	nop
 800a508:	58024400 	.word	0x58024400
 800a50c:	4b9a      	ldr	r3, [pc, #616]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	691b      	ldr	r3, [r3, #16]
 800a518:	061b      	lsls	r3, r3, #24
 800a51a:	4997      	ldr	r1, [pc, #604]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a51c:	4313      	orrs	r3, r2
 800a51e:	604b      	str	r3, [r1, #4]
 800a520:	e018      	b.n	800a554 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a522:	4b95      	ldr	r3, [pc, #596]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a94      	ldr	r2, [pc, #592]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a528:	f023 0301 	bic.w	r3, r3, #1
 800a52c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a52e:	f7fc faf7 	bl	8006b20 <HAL_GetTick>
 800a532:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a534:	e008      	b.n	800a548 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a536:	f7fc faf3 	bl	8006b20 <HAL_GetTick>
 800a53a:	4602      	mov	r2, r0
 800a53c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a53e:	1ad3      	subs	r3, r2, r3
 800a540:	2b02      	cmp	r3, #2
 800a542:	d901      	bls.n	800a548 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a544:	2303      	movs	r3, #3
 800a546:	e2c2      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a548:	4b8b      	ldr	r3, [pc, #556]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f003 0304 	and.w	r3, r3, #4
 800a550:	2b00      	cmp	r3, #0
 800a552:	d1f0      	bne.n	800a536 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f003 0310 	and.w	r3, r3, #16
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	f000 80a9 	beq.w	800a6b4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a562:	4b85      	ldr	r3, [pc, #532]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a564:	691b      	ldr	r3, [r3, #16]
 800a566:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a56a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a56c:	4b82      	ldr	r3, [pc, #520]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a56e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a570:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a572:	69bb      	ldr	r3, [r7, #24]
 800a574:	2b08      	cmp	r3, #8
 800a576:	d007      	beq.n	800a588 <HAL_RCC_OscConfig+0x308>
 800a578:	69bb      	ldr	r3, [r7, #24]
 800a57a:	2b18      	cmp	r3, #24
 800a57c:	d13a      	bne.n	800a5f4 <HAL_RCC_OscConfig+0x374>
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	f003 0303 	and.w	r3, r3, #3
 800a584:	2b01      	cmp	r3, #1
 800a586:	d135      	bne.n	800a5f4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a588:	4b7b      	ldr	r3, [pc, #492]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a590:	2b00      	cmp	r3, #0
 800a592:	d005      	beq.n	800a5a0 <HAL_RCC_OscConfig+0x320>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	69db      	ldr	r3, [r3, #28]
 800a598:	2b80      	cmp	r3, #128	; 0x80
 800a59a:	d001      	beq.n	800a5a0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a59c:	2301      	movs	r3, #1
 800a59e:	e296      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a5a0:	f7fc faee 	bl	8006b80 <HAL_GetREVID>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	f241 0203 	movw	r2, #4099	; 0x1003
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d817      	bhi.n	800a5de <HAL_RCC_OscConfig+0x35e>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6a1b      	ldr	r3, [r3, #32]
 800a5b2:	2b20      	cmp	r3, #32
 800a5b4:	d108      	bne.n	800a5c8 <HAL_RCC_OscConfig+0x348>
 800a5b6:	4b70      	ldr	r3, [pc, #448]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a5be:	4a6e      	ldr	r2, [pc, #440]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a5c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a5c4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a5c6:	e075      	b.n	800a6b4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a5c8:	4b6b      	ldr	r3, [pc, #428]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	6a1b      	ldr	r3, [r3, #32]
 800a5d4:	069b      	lsls	r3, r3, #26
 800a5d6:	4968      	ldr	r1, [pc, #416]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a5dc:	e06a      	b.n	800a6b4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a5de:	4b66      	ldr	r3, [pc, #408]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a5e0:	68db      	ldr	r3, [r3, #12]
 800a5e2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6a1b      	ldr	r3, [r3, #32]
 800a5ea:	061b      	lsls	r3, r3, #24
 800a5ec:	4962      	ldr	r1, [pc, #392]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a5f2:	e05f      	b.n	800a6b4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	69db      	ldr	r3, [r3, #28]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d042      	beq.n	800a682 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a5fc:	4b5e      	ldr	r3, [pc, #376]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a5d      	ldr	r2, [pc, #372]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a608:	f7fc fa8a 	bl	8006b20 <HAL_GetTick>
 800a60c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a60e:	e008      	b.n	800a622 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800a610:	f7fc fa86 	bl	8006b20 <HAL_GetTick>
 800a614:	4602      	mov	r2, r0
 800a616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a618:	1ad3      	subs	r3, r2, r3
 800a61a:	2b02      	cmp	r3, #2
 800a61c:	d901      	bls.n	800a622 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a61e:	2303      	movs	r3, #3
 800a620:	e255      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a622:	4b55      	ldr	r3, [pc, #340]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d0f0      	beq.n	800a610 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a62e:	f7fc faa7 	bl	8006b80 <HAL_GetREVID>
 800a632:	4603      	mov	r3, r0
 800a634:	f241 0203 	movw	r2, #4099	; 0x1003
 800a638:	4293      	cmp	r3, r2
 800a63a:	d817      	bhi.n	800a66c <HAL_RCC_OscConfig+0x3ec>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6a1b      	ldr	r3, [r3, #32]
 800a640:	2b20      	cmp	r3, #32
 800a642:	d108      	bne.n	800a656 <HAL_RCC_OscConfig+0x3d6>
 800a644:	4b4c      	ldr	r3, [pc, #304]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a64c:	4a4a      	ldr	r2, [pc, #296]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a64e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a652:	6053      	str	r3, [r2, #4]
 800a654:	e02e      	b.n	800a6b4 <HAL_RCC_OscConfig+0x434>
 800a656:	4b48      	ldr	r3, [pc, #288]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6a1b      	ldr	r3, [r3, #32]
 800a662:	069b      	lsls	r3, r3, #26
 800a664:	4944      	ldr	r1, [pc, #272]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a666:	4313      	orrs	r3, r2
 800a668:	604b      	str	r3, [r1, #4]
 800a66a:	e023      	b.n	800a6b4 <HAL_RCC_OscConfig+0x434>
 800a66c:	4b42      	ldr	r3, [pc, #264]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a66e:	68db      	ldr	r3, [r3, #12]
 800a670:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6a1b      	ldr	r3, [r3, #32]
 800a678:	061b      	lsls	r3, r3, #24
 800a67a:	493f      	ldr	r1, [pc, #252]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a67c:	4313      	orrs	r3, r2
 800a67e:	60cb      	str	r3, [r1, #12]
 800a680:	e018      	b.n	800a6b4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a682:	4b3d      	ldr	r3, [pc, #244]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	4a3c      	ldr	r2, [pc, #240]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a688:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a68c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a68e:	f7fc fa47 	bl	8006b20 <HAL_GetTick>
 800a692:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a694:	e008      	b.n	800a6a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800a696:	f7fc fa43 	bl	8006b20 <HAL_GetTick>
 800a69a:	4602      	mov	r2, r0
 800a69c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a69e:	1ad3      	subs	r3, r2, r3
 800a6a0:	2b02      	cmp	r3, #2
 800a6a2:	d901      	bls.n	800a6a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a6a4:	2303      	movs	r3, #3
 800a6a6:	e212      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a6a8:	4b33      	ldr	r3, [pc, #204]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d1f0      	bne.n	800a696 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f003 0308 	and.w	r3, r3, #8
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d036      	beq.n	800a72e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	695b      	ldr	r3, [r3, #20]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d019      	beq.n	800a6fc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a6c8:	4b2b      	ldr	r3, [pc, #172]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a6ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a6cc:	4a2a      	ldr	r2, [pc, #168]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a6ce:	f043 0301 	orr.w	r3, r3, #1
 800a6d2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6d4:	f7fc fa24 	bl	8006b20 <HAL_GetTick>
 800a6d8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a6da:	e008      	b.n	800a6ee <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a6dc:	f7fc fa20 	bl	8006b20 <HAL_GetTick>
 800a6e0:	4602      	mov	r2, r0
 800a6e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6e4:	1ad3      	subs	r3, r2, r3
 800a6e6:	2b02      	cmp	r3, #2
 800a6e8:	d901      	bls.n	800a6ee <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a6ea:	2303      	movs	r3, #3
 800a6ec:	e1ef      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a6ee:	4b22      	ldr	r3, [pc, #136]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a6f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a6f2:	f003 0302 	and.w	r3, r3, #2
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d0f0      	beq.n	800a6dc <HAL_RCC_OscConfig+0x45c>
 800a6fa:	e018      	b.n	800a72e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a6fc:	4b1e      	ldr	r3, [pc, #120]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a6fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a700:	4a1d      	ldr	r2, [pc, #116]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a702:	f023 0301 	bic.w	r3, r3, #1
 800a706:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a708:	f7fc fa0a 	bl	8006b20 <HAL_GetTick>
 800a70c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a70e:	e008      	b.n	800a722 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a710:	f7fc fa06 	bl	8006b20 <HAL_GetTick>
 800a714:	4602      	mov	r2, r0
 800a716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a718:	1ad3      	subs	r3, r2, r3
 800a71a:	2b02      	cmp	r3, #2
 800a71c:	d901      	bls.n	800a722 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a71e:	2303      	movs	r3, #3
 800a720:	e1d5      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a722:	4b15      	ldr	r3, [pc, #84]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a724:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a726:	f003 0302 	and.w	r3, r3, #2
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d1f0      	bne.n	800a710 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	f003 0320 	and.w	r3, r3, #32
 800a736:	2b00      	cmp	r3, #0
 800a738:	d039      	beq.n	800a7ae <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	699b      	ldr	r3, [r3, #24]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d01c      	beq.n	800a77c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a742:	4b0d      	ldr	r3, [pc, #52]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a0c      	ldr	r2, [pc, #48]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a748:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a74c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a74e:	f7fc f9e7 	bl	8006b20 <HAL_GetTick>
 800a752:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a754:	e008      	b.n	800a768 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800a756:	f7fc f9e3 	bl	8006b20 <HAL_GetTick>
 800a75a:	4602      	mov	r2, r0
 800a75c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a75e:	1ad3      	subs	r3, r2, r3
 800a760:	2b02      	cmp	r3, #2
 800a762:	d901      	bls.n	800a768 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a764:	2303      	movs	r3, #3
 800a766:	e1b2      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a768:	4b03      	ldr	r3, [pc, #12]	; (800a778 <HAL_RCC_OscConfig+0x4f8>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a770:	2b00      	cmp	r3, #0
 800a772:	d0f0      	beq.n	800a756 <HAL_RCC_OscConfig+0x4d6>
 800a774:	e01b      	b.n	800a7ae <HAL_RCC_OscConfig+0x52e>
 800a776:	bf00      	nop
 800a778:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a77c:	4b9b      	ldr	r3, [pc, #620]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a9a      	ldr	r2, [pc, #616]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a782:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a786:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a788:	f7fc f9ca 	bl	8006b20 <HAL_GetTick>
 800a78c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a78e:	e008      	b.n	800a7a2 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800a790:	f7fc f9c6 	bl	8006b20 <HAL_GetTick>
 800a794:	4602      	mov	r2, r0
 800a796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a798:	1ad3      	subs	r3, r2, r3
 800a79a:	2b02      	cmp	r3, #2
 800a79c:	d901      	bls.n	800a7a2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a79e:	2303      	movs	r3, #3
 800a7a0:	e195      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a7a2:	4b92      	ldr	r3, [pc, #584]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d1f0      	bne.n	800a790 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f003 0304 	and.w	r3, r3, #4
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	f000 8081 	beq.w	800a8be <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a7bc:	4b8c      	ldr	r3, [pc, #560]	; (800a9f0 <HAL_RCC_OscConfig+0x770>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a8b      	ldr	r2, [pc, #556]	; (800a9f0 <HAL_RCC_OscConfig+0x770>)
 800a7c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a7c8:	f7fc f9aa 	bl	8006b20 <HAL_GetTick>
 800a7cc:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a7ce:	e008      	b.n	800a7e2 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a7d0:	f7fc f9a6 	bl	8006b20 <HAL_GetTick>
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7d8:	1ad3      	subs	r3, r2, r3
 800a7da:	2b64      	cmp	r3, #100	; 0x64
 800a7dc:	d901      	bls.n	800a7e2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a7de:	2303      	movs	r3, #3
 800a7e0:	e175      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a7e2:	4b83      	ldr	r3, [pc, #524]	; (800a9f0 <HAL_RCC_OscConfig+0x770>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d0f0      	beq.n	800a7d0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	689b      	ldr	r3, [r3, #8]
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d106      	bne.n	800a804 <HAL_RCC_OscConfig+0x584>
 800a7f6:	4b7d      	ldr	r3, [pc, #500]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a7f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7fa:	4a7c      	ldr	r2, [pc, #496]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a7fc:	f043 0301 	orr.w	r3, r3, #1
 800a800:	6713      	str	r3, [r2, #112]	; 0x70
 800a802:	e02d      	b.n	800a860 <HAL_RCC_OscConfig+0x5e0>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	689b      	ldr	r3, [r3, #8]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d10c      	bne.n	800a826 <HAL_RCC_OscConfig+0x5a6>
 800a80c:	4b77      	ldr	r3, [pc, #476]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a80e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a810:	4a76      	ldr	r2, [pc, #472]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a812:	f023 0301 	bic.w	r3, r3, #1
 800a816:	6713      	str	r3, [r2, #112]	; 0x70
 800a818:	4b74      	ldr	r3, [pc, #464]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a81a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a81c:	4a73      	ldr	r2, [pc, #460]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a81e:	f023 0304 	bic.w	r3, r3, #4
 800a822:	6713      	str	r3, [r2, #112]	; 0x70
 800a824:	e01c      	b.n	800a860 <HAL_RCC_OscConfig+0x5e0>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	2b05      	cmp	r3, #5
 800a82c:	d10c      	bne.n	800a848 <HAL_RCC_OscConfig+0x5c8>
 800a82e:	4b6f      	ldr	r3, [pc, #444]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a832:	4a6e      	ldr	r2, [pc, #440]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a834:	f043 0304 	orr.w	r3, r3, #4
 800a838:	6713      	str	r3, [r2, #112]	; 0x70
 800a83a:	4b6c      	ldr	r3, [pc, #432]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a83c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a83e:	4a6b      	ldr	r2, [pc, #428]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a840:	f043 0301 	orr.w	r3, r3, #1
 800a844:	6713      	str	r3, [r2, #112]	; 0x70
 800a846:	e00b      	b.n	800a860 <HAL_RCC_OscConfig+0x5e0>
 800a848:	4b68      	ldr	r3, [pc, #416]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a84a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a84c:	4a67      	ldr	r2, [pc, #412]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a84e:	f023 0301 	bic.w	r3, r3, #1
 800a852:	6713      	str	r3, [r2, #112]	; 0x70
 800a854:	4b65      	ldr	r3, [pc, #404]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a858:	4a64      	ldr	r2, [pc, #400]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a85a:	f023 0304 	bic.w	r3, r3, #4
 800a85e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d015      	beq.n	800a894 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a868:	f7fc f95a 	bl	8006b20 <HAL_GetTick>
 800a86c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a86e:	e00a      	b.n	800a886 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a870:	f7fc f956 	bl	8006b20 <HAL_GetTick>
 800a874:	4602      	mov	r2, r0
 800a876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a878:	1ad3      	subs	r3, r2, r3
 800a87a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a87e:	4293      	cmp	r3, r2
 800a880:	d901      	bls.n	800a886 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a882:	2303      	movs	r3, #3
 800a884:	e123      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a886:	4b59      	ldr	r3, [pc, #356]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a88a:	f003 0302 	and.w	r3, r3, #2
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d0ee      	beq.n	800a870 <HAL_RCC_OscConfig+0x5f0>
 800a892:	e014      	b.n	800a8be <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a894:	f7fc f944 	bl	8006b20 <HAL_GetTick>
 800a898:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a89a:	e00a      	b.n	800a8b2 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a89c:	f7fc f940 	bl	8006b20 <HAL_GetTick>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8a4:	1ad3      	subs	r3, r2, r3
 800a8a6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d901      	bls.n	800a8b2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a8ae:	2303      	movs	r3, #3
 800a8b0:	e10d      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a8b2:	4b4e      	ldr	r3, [pc, #312]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a8b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8b6:	f003 0302 	and.w	r3, r3, #2
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d1ee      	bne.n	800a89c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	f000 8102 	beq.w	800aacc <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a8c8:	4b48      	ldr	r3, [pc, #288]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a8ca:	691b      	ldr	r3, [r3, #16]
 800a8cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a8d0:	2b18      	cmp	r3, #24
 800a8d2:	f000 80bd 	beq.w	800aa50 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8da:	2b02      	cmp	r3, #2
 800a8dc:	f040 809e 	bne.w	800aa1c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a8e0:	4b42      	ldr	r3, [pc, #264]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	4a41      	ldr	r2, [pc, #260]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a8e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a8ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8ec:	f7fc f918 	bl	8006b20 <HAL_GetTick>
 800a8f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a8f2:	e008      	b.n	800a906 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a8f4:	f7fc f914 	bl	8006b20 <HAL_GetTick>
 800a8f8:	4602      	mov	r2, r0
 800a8fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8fc:	1ad3      	subs	r3, r2, r3
 800a8fe:	2b02      	cmp	r3, #2
 800a900:	d901      	bls.n	800a906 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a902:	2303      	movs	r3, #3
 800a904:	e0e3      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a906:	4b39      	ldr	r3, [pc, #228]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d1f0      	bne.n	800a8f4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a912:	4b36      	ldr	r3, [pc, #216]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a914:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a916:	4b37      	ldr	r3, [pc, #220]	; (800a9f4 <HAL_RCC_OscConfig+0x774>)
 800a918:	4013      	ands	r3, r2
 800a91a:	687a      	ldr	r2, [r7, #4]
 800a91c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a922:	0112      	lsls	r2, r2, #4
 800a924:	430a      	orrs	r2, r1
 800a926:	4931      	ldr	r1, [pc, #196]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a928:	4313      	orrs	r3, r2
 800a92a:	628b      	str	r3, [r1, #40]	; 0x28
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a930:	3b01      	subs	r3, #1
 800a932:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a93a:	3b01      	subs	r3, #1
 800a93c:	025b      	lsls	r3, r3, #9
 800a93e:	b29b      	uxth	r3, r3
 800a940:	431a      	orrs	r2, r3
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a946:	3b01      	subs	r3, #1
 800a948:	041b      	lsls	r3, r3, #16
 800a94a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a94e:	431a      	orrs	r2, r3
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a954:	3b01      	subs	r3, #1
 800a956:	061b      	lsls	r3, r3, #24
 800a958:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a95c:	4923      	ldr	r1, [pc, #140]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a95e:	4313      	orrs	r3, r2
 800a960:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800a962:	4b22      	ldr	r3, [pc, #136]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a966:	4a21      	ldr	r2, [pc, #132]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a968:	f023 0301 	bic.w	r3, r3, #1
 800a96c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a96e:	4b1f      	ldr	r3, [pc, #124]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a970:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a972:	4b21      	ldr	r3, [pc, #132]	; (800a9f8 <HAL_RCC_OscConfig+0x778>)
 800a974:	4013      	ands	r3, r2
 800a976:	687a      	ldr	r2, [r7, #4]
 800a978:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a97a:	00d2      	lsls	r2, r2, #3
 800a97c:	491b      	ldr	r1, [pc, #108]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a97e:	4313      	orrs	r3, r2
 800a980:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a982:	4b1a      	ldr	r3, [pc, #104]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a986:	f023 020c 	bic.w	r2, r3, #12
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a98e:	4917      	ldr	r1, [pc, #92]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a990:	4313      	orrs	r3, r2
 800a992:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a994:	4b15      	ldr	r3, [pc, #84]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a998:	f023 0202 	bic.w	r2, r3, #2
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9a0:	4912      	ldr	r1, [pc, #72]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a9a6:	4b11      	ldr	r3, [pc, #68]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9aa:	4a10      	ldr	r2, [pc, #64]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a9b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9b2:	4b0e      	ldr	r3, [pc, #56]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9b6:	4a0d      	ldr	r2, [pc, #52]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9bc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a9be:	4b0b      	ldr	r3, [pc, #44]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9c2:	4a0a      	ldr	r2, [pc, #40]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a9c8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800a9ca:	4b08      	ldr	r3, [pc, #32]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9ce:	4a07      	ldr	r2, [pc, #28]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9d0:	f043 0301 	orr.w	r3, r3, #1
 800a9d4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a9d6:	4b05      	ldr	r3, [pc, #20]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a04      	ldr	r2, [pc, #16]	; (800a9ec <HAL_RCC_OscConfig+0x76c>)
 800a9dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a9e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9e2:	f7fc f89d 	bl	8006b20 <HAL_GetTick>
 800a9e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a9e8:	e011      	b.n	800aa0e <HAL_RCC_OscConfig+0x78e>
 800a9ea:	bf00      	nop
 800a9ec:	58024400 	.word	0x58024400
 800a9f0:	58024800 	.word	0x58024800
 800a9f4:	fffffc0c 	.word	0xfffffc0c
 800a9f8:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9fc:	f7fc f890 	bl	8006b20 <HAL_GetTick>
 800aa00:	4602      	mov	r2, r0
 800aa02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa04:	1ad3      	subs	r3, r2, r3
 800aa06:	2b02      	cmp	r3, #2
 800aa08:	d901      	bls.n	800aa0e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800aa0a:	2303      	movs	r3, #3
 800aa0c:	e05f      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800aa0e:	4b32      	ldr	r3, [pc, #200]	; (800aad8 <HAL_RCC_OscConfig+0x858>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d0f0      	beq.n	800a9fc <HAL_RCC_OscConfig+0x77c>
 800aa1a:	e057      	b.n	800aacc <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa1c:	4b2e      	ldr	r3, [pc, #184]	; (800aad8 <HAL_RCC_OscConfig+0x858>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	4a2d      	ldr	r2, [pc, #180]	; (800aad8 <HAL_RCC_OscConfig+0x858>)
 800aa22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aa26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa28:	f7fc f87a 	bl	8006b20 <HAL_GetTick>
 800aa2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aa2e:	e008      	b.n	800aa42 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa30:	f7fc f876 	bl	8006b20 <HAL_GetTick>
 800aa34:	4602      	mov	r2, r0
 800aa36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa38:	1ad3      	subs	r3, r2, r3
 800aa3a:	2b02      	cmp	r3, #2
 800aa3c:	d901      	bls.n	800aa42 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800aa3e:	2303      	movs	r3, #3
 800aa40:	e045      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aa42:	4b25      	ldr	r3, [pc, #148]	; (800aad8 <HAL_RCC_OscConfig+0x858>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d1f0      	bne.n	800aa30 <HAL_RCC_OscConfig+0x7b0>
 800aa4e:	e03d      	b.n	800aacc <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800aa50:	4b21      	ldr	r3, [pc, #132]	; (800aad8 <HAL_RCC_OscConfig+0x858>)
 800aa52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa54:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800aa56:	4b20      	ldr	r3, [pc, #128]	; (800aad8 <HAL_RCC_OscConfig+0x858>)
 800aa58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa5a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d031      	beq.n	800aac8 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	f003 0203 	and.w	r2, r3, #3
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d12a      	bne.n	800aac8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	091b      	lsrs	r3, r3, #4
 800aa76:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d122      	bne.n	800aac8 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa8c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa8e:	429a      	cmp	r2, r3
 800aa90:	d11a      	bne.n	800aac8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	0a5b      	lsrs	r3, r3, #9
 800aa96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa9e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d111      	bne.n	800aac8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	0c1b      	lsrs	r3, r3, #16
 800aaa8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aab0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d108      	bne.n	800aac8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	0e1b      	lsrs	r3, r3, #24
 800aaba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aac2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d001      	beq.n	800aacc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800aac8:	2301      	movs	r3, #1
 800aaca:	e000      	b.n	800aace <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 800aacc:	2300      	movs	r3, #0
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3730      	adds	r7, #48	; 0x30
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	58024400 	.word	0x58024400

0800aadc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b086      	sub	sp, #24
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d101      	bne.n	800aaf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aaec:	2301      	movs	r3, #1
 800aaee:	e19c      	b.n	800ae2a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800aaf0:	4b8a      	ldr	r3, [pc, #552]	; (800ad1c <HAL_RCC_ClockConfig+0x240>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f003 030f 	and.w	r3, r3, #15
 800aaf8:	683a      	ldr	r2, [r7, #0]
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d910      	bls.n	800ab20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aafe:	4b87      	ldr	r3, [pc, #540]	; (800ad1c <HAL_RCC_ClockConfig+0x240>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f023 020f 	bic.w	r2, r3, #15
 800ab06:	4985      	ldr	r1, [pc, #532]	; (800ad1c <HAL_RCC_ClockConfig+0x240>)
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab0e:	4b83      	ldr	r3, [pc, #524]	; (800ad1c <HAL_RCC_ClockConfig+0x240>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f003 030f 	and.w	r3, r3, #15
 800ab16:	683a      	ldr	r2, [r7, #0]
 800ab18:	429a      	cmp	r2, r3
 800ab1a:	d001      	beq.n	800ab20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	e184      	b.n	800ae2a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	f003 0304 	and.w	r3, r3, #4
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d010      	beq.n	800ab4e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	691a      	ldr	r2, [r3, #16]
 800ab30:	4b7b      	ldr	r3, [pc, #492]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ab32:	699b      	ldr	r3, [r3, #24]
 800ab34:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d908      	bls.n	800ab4e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ab3c:	4b78      	ldr	r3, [pc, #480]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ab3e:	699b      	ldr	r3, [r3, #24]
 800ab40:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	691b      	ldr	r3, [r3, #16]
 800ab48:	4975      	ldr	r1, [pc, #468]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ab4a:	4313      	orrs	r3, r2
 800ab4c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f003 0308 	and.w	r3, r3, #8
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d010      	beq.n	800ab7c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	695a      	ldr	r2, [r3, #20]
 800ab5e:	4b70      	ldr	r3, [pc, #448]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ab60:	69db      	ldr	r3, [r3, #28]
 800ab62:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ab66:	429a      	cmp	r2, r3
 800ab68:	d908      	bls.n	800ab7c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ab6a:	4b6d      	ldr	r3, [pc, #436]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ab6c:	69db      	ldr	r3, [r3, #28]
 800ab6e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	695b      	ldr	r3, [r3, #20]
 800ab76:	496a      	ldr	r1, [pc, #424]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ab78:	4313      	orrs	r3, r2
 800ab7a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f003 0310 	and.w	r3, r3, #16
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d010      	beq.n	800abaa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	699a      	ldr	r2, [r3, #24]
 800ab8c:	4b64      	ldr	r3, [pc, #400]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ab8e:	69db      	ldr	r3, [r3, #28]
 800ab90:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d908      	bls.n	800abaa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ab98:	4b61      	ldr	r3, [pc, #388]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ab9a:	69db      	ldr	r3, [r3, #28]
 800ab9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	699b      	ldr	r3, [r3, #24]
 800aba4:	495e      	ldr	r1, [pc, #376]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800aba6:	4313      	orrs	r3, r2
 800aba8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f003 0320 	and.w	r3, r3, #32
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d010      	beq.n	800abd8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	69da      	ldr	r2, [r3, #28]
 800abba:	4b59      	ldr	r3, [pc, #356]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800abbc:	6a1b      	ldr	r3, [r3, #32]
 800abbe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d908      	bls.n	800abd8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800abc6:	4b56      	ldr	r3, [pc, #344]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800abc8:	6a1b      	ldr	r3, [r3, #32]
 800abca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	69db      	ldr	r3, [r3, #28]
 800abd2:	4953      	ldr	r1, [pc, #332]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800abd4:	4313      	orrs	r3, r2
 800abd6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f003 0302 	and.w	r3, r3, #2
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d010      	beq.n	800ac06 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	68da      	ldr	r2, [r3, #12]
 800abe8:	4b4d      	ldr	r3, [pc, #308]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800abea:	699b      	ldr	r3, [r3, #24]
 800abec:	f003 030f 	and.w	r3, r3, #15
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d908      	bls.n	800ac06 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800abf4:	4b4a      	ldr	r3, [pc, #296]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800abf6:	699b      	ldr	r3, [r3, #24]
 800abf8:	f023 020f 	bic.w	r2, r3, #15
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	68db      	ldr	r3, [r3, #12]
 800ac00:	4947      	ldr	r1, [pc, #284]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ac02:	4313      	orrs	r3, r2
 800ac04:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f003 0301 	and.w	r3, r3, #1
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d055      	beq.n	800acbe <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ac12:	4b43      	ldr	r3, [pc, #268]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ac14:	699b      	ldr	r3, [r3, #24]
 800ac16:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	689b      	ldr	r3, [r3, #8]
 800ac1e:	4940      	ldr	r1, [pc, #256]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ac20:	4313      	orrs	r3, r2
 800ac22:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	2b02      	cmp	r3, #2
 800ac2a:	d107      	bne.n	800ac3c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ac2c:	4b3c      	ldr	r3, [pc, #240]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d121      	bne.n	800ac7c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800ac38:	2301      	movs	r3, #1
 800ac3a:	e0f6      	b.n	800ae2a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	2b03      	cmp	r3, #3
 800ac42:	d107      	bne.n	800ac54 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ac44:	4b36      	ldr	r3, [pc, #216]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d115      	bne.n	800ac7c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800ac50:	2301      	movs	r3, #1
 800ac52:	e0ea      	b.n	800ae2a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	d107      	bne.n	800ac6c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ac5c:	4b30      	ldr	r3, [pc, #192]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d109      	bne.n	800ac7c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800ac68:	2301      	movs	r3, #1
 800ac6a:	e0de      	b.n	800ae2a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ac6c:	4b2c      	ldr	r3, [pc, #176]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f003 0304 	and.w	r3, r3, #4
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d101      	bne.n	800ac7c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	e0d6      	b.n	800ae2a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ac7c:	4b28      	ldr	r3, [pc, #160]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ac7e:	691b      	ldr	r3, [r3, #16]
 800ac80:	f023 0207 	bic.w	r2, r3, #7
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	685b      	ldr	r3, [r3, #4]
 800ac88:	4925      	ldr	r1, [pc, #148]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac8e:	f7fb ff47 	bl	8006b20 <HAL_GetTick>
 800ac92:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac94:	e00a      	b.n	800acac <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac96:	f7fb ff43 	bl	8006b20 <HAL_GetTick>
 800ac9a:	4602      	mov	r2, r0
 800ac9c:	697b      	ldr	r3, [r7, #20]
 800ac9e:	1ad3      	subs	r3, r2, r3
 800aca0:	f241 3288 	movw	r2, #5000	; 0x1388
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d901      	bls.n	800acac <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800aca8:	2303      	movs	r3, #3
 800acaa:	e0be      	b.n	800ae2a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acac:	4b1c      	ldr	r3, [pc, #112]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800acae:	691b      	ldr	r3, [r3, #16]
 800acb0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	685b      	ldr	r3, [r3, #4]
 800acb8:	00db      	lsls	r3, r3, #3
 800acba:	429a      	cmp	r2, r3
 800acbc:	d1eb      	bne.n	800ac96 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f003 0302 	and.w	r3, r3, #2
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d010      	beq.n	800acec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	68da      	ldr	r2, [r3, #12]
 800acce:	4b14      	ldr	r3, [pc, #80]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800acd0:	699b      	ldr	r3, [r3, #24]
 800acd2:	f003 030f 	and.w	r3, r3, #15
 800acd6:	429a      	cmp	r2, r3
 800acd8:	d208      	bcs.n	800acec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800acda:	4b11      	ldr	r3, [pc, #68]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800acdc:	699b      	ldr	r3, [r3, #24]
 800acde:	f023 020f 	bic.w	r2, r3, #15
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	68db      	ldr	r3, [r3, #12]
 800ace6:	490e      	ldr	r1, [pc, #56]	; (800ad20 <HAL_RCC_ClockConfig+0x244>)
 800ace8:	4313      	orrs	r3, r2
 800acea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800acec:	4b0b      	ldr	r3, [pc, #44]	; (800ad1c <HAL_RCC_ClockConfig+0x240>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f003 030f 	and.w	r3, r3, #15
 800acf4:	683a      	ldr	r2, [r7, #0]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d214      	bcs.n	800ad24 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acfa:	4b08      	ldr	r3, [pc, #32]	; (800ad1c <HAL_RCC_ClockConfig+0x240>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f023 020f 	bic.w	r2, r3, #15
 800ad02:	4906      	ldr	r1, [pc, #24]	; (800ad1c <HAL_RCC_ClockConfig+0x240>)
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	4313      	orrs	r3, r2
 800ad08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad0a:	4b04      	ldr	r3, [pc, #16]	; (800ad1c <HAL_RCC_ClockConfig+0x240>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f003 030f 	and.w	r3, r3, #15
 800ad12:	683a      	ldr	r2, [r7, #0]
 800ad14:	429a      	cmp	r2, r3
 800ad16:	d005      	beq.n	800ad24 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e086      	b.n	800ae2a <HAL_RCC_ClockConfig+0x34e>
 800ad1c:	52002000 	.word	0x52002000
 800ad20:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f003 0304 	and.w	r3, r3, #4
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d010      	beq.n	800ad52 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	691a      	ldr	r2, [r3, #16]
 800ad34:	4b3f      	ldr	r3, [pc, #252]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800ad36:	699b      	ldr	r3, [r3, #24]
 800ad38:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d208      	bcs.n	800ad52 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ad40:	4b3c      	ldr	r3, [pc, #240]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800ad42:	699b      	ldr	r3, [r3, #24]
 800ad44:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	691b      	ldr	r3, [r3, #16]
 800ad4c:	4939      	ldr	r1, [pc, #228]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f003 0308 	and.w	r3, r3, #8
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d010      	beq.n	800ad80 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	695a      	ldr	r2, [r3, #20]
 800ad62:	4b34      	ldr	r3, [pc, #208]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800ad64:	69db      	ldr	r3, [r3, #28]
 800ad66:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d208      	bcs.n	800ad80 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ad6e:	4b31      	ldr	r3, [pc, #196]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800ad70:	69db      	ldr	r3, [r3, #28]
 800ad72:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	695b      	ldr	r3, [r3, #20]
 800ad7a:	492e      	ldr	r1, [pc, #184]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800ad7c:	4313      	orrs	r3, r2
 800ad7e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f003 0310 	and.w	r3, r3, #16
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d010      	beq.n	800adae <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	699a      	ldr	r2, [r3, #24]
 800ad90:	4b28      	ldr	r3, [pc, #160]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800ad92:	69db      	ldr	r3, [r3, #28]
 800ad94:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d208      	bcs.n	800adae <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ad9c:	4b25      	ldr	r3, [pc, #148]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800ad9e:	69db      	ldr	r3, [r3, #28]
 800ada0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	699b      	ldr	r3, [r3, #24]
 800ada8:	4922      	ldr	r1, [pc, #136]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800adaa:	4313      	orrs	r3, r2
 800adac:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f003 0320 	and.w	r3, r3, #32
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d010      	beq.n	800addc <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	69da      	ldr	r2, [r3, #28]
 800adbe:	4b1d      	ldr	r3, [pc, #116]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800adc0:	6a1b      	ldr	r3, [r3, #32]
 800adc2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d208      	bcs.n	800addc <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800adca:	4b1a      	ldr	r3, [pc, #104]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800adcc:	6a1b      	ldr	r3, [r3, #32]
 800adce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	69db      	ldr	r3, [r3, #28]
 800add6:	4917      	ldr	r1, [pc, #92]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800add8:	4313      	orrs	r3, r2
 800adda:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800addc:	f000 f834 	bl	800ae48 <HAL_RCC_GetSysClockFreq>
 800ade0:	4602      	mov	r2, r0
 800ade2:	4b14      	ldr	r3, [pc, #80]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800ade4:	699b      	ldr	r3, [r3, #24]
 800ade6:	0a1b      	lsrs	r3, r3, #8
 800ade8:	f003 030f 	and.w	r3, r3, #15
 800adec:	4912      	ldr	r1, [pc, #72]	; (800ae38 <HAL_RCC_ClockConfig+0x35c>)
 800adee:	5ccb      	ldrb	r3, [r1, r3]
 800adf0:	f003 031f 	and.w	r3, r3, #31
 800adf4:	fa22 f303 	lsr.w	r3, r2, r3
 800adf8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800adfa:	4b0e      	ldr	r3, [pc, #56]	; (800ae34 <HAL_RCC_ClockConfig+0x358>)
 800adfc:	699b      	ldr	r3, [r3, #24]
 800adfe:	f003 030f 	and.w	r3, r3, #15
 800ae02:	4a0d      	ldr	r2, [pc, #52]	; (800ae38 <HAL_RCC_ClockConfig+0x35c>)
 800ae04:	5cd3      	ldrb	r3, [r2, r3]
 800ae06:	f003 031f 	and.w	r3, r3, #31
 800ae0a:	693a      	ldr	r2, [r7, #16]
 800ae0c:	fa22 f303 	lsr.w	r3, r2, r3
 800ae10:	4a0a      	ldr	r2, [pc, #40]	; (800ae3c <HAL_RCC_ClockConfig+0x360>)
 800ae12:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ae14:	4a0a      	ldr	r2, [pc, #40]	; (800ae40 <HAL_RCC_ClockConfig+0x364>)
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800ae1a:	4b0a      	ldr	r3, [pc, #40]	; (800ae44 <HAL_RCC_ClockConfig+0x368>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	4618      	mov	r0, r3
 800ae20:	f7fb fe34 	bl	8006a8c <HAL_InitTick>
 800ae24:	4603      	mov	r3, r0
 800ae26:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800ae28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3718      	adds	r7, #24
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
 800ae32:	bf00      	nop
 800ae34:	58024400 	.word	0x58024400
 800ae38:	08014524 	.word	0x08014524
 800ae3c:	24000234 	.word	0x24000234
 800ae40:	24000230 	.word	0x24000230
 800ae44:	24000238 	.word	0x24000238

0800ae48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ae48:	b480      	push	{r7}
 800ae4a:	b089      	sub	sp, #36	; 0x24
 800ae4c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ae4e:	4bb3      	ldr	r3, [pc, #716]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ae50:	691b      	ldr	r3, [r3, #16]
 800ae52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ae56:	2b18      	cmp	r3, #24
 800ae58:	f200 8155 	bhi.w	800b106 <HAL_RCC_GetSysClockFreq+0x2be>
 800ae5c:	a201      	add	r2, pc, #4	; (adr r2, 800ae64 <HAL_RCC_GetSysClockFreq+0x1c>)
 800ae5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae62:	bf00      	nop
 800ae64:	0800aec9 	.word	0x0800aec9
 800ae68:	0800b107 	.word	0x0800b107
 800ae6c:	0800b107 	.word	0x0800b107
 800ae70:	0800b107 	.word	0x0800b107
 800ae74:	0800b107 	.word	0x0800b107
 800ae78:	0800b107 	.word	0x0800b107
 800ae7c:	0800b107 	.word	0x0800b107
 800ae80:	0800b107 	.word	0x0800b107
 800ae84:	0800aeef 	.word	0x0800aeef
 800ae88:	0800b107 	.word	0x0800b107
 800ae8c:	0800b107 	.word	0x0800b107
 800ae90:	0800b107 	.word	0x0800b107
 800ae94:	0800b107 	.word	0x0800b107
 800ae98:	0800b107 	.word	0x0800b107
 800ae9c:	0800b107 	.word	0x0800b107
 800aea0:	0800b107 	.word	0x0800b107
 800aea4:	0800aef5 	.word	0x0800aef5
 800aea8:	0800b107 	.word	0x0800b107
 800aeac:	0800b107 	.word	0x0800b107
 800aeb0:	0800b107 	.word	0x0800b107
 800aeb4:	0800b107 	.word	0x0800b107
 800aeb8:	0800b107 	.word	0x0800b107
 800aebc:	0800b107 	.word	0x0800b107
 800aec0:	0800b107 	.word	0x0800b107
 800aec4:	0800aefb 	.word	0x0800aefb
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aec8:	4b94      	ldr	r3, [pc, #592]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f003 0320 	and.w	r3, r3, #32
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d009      	beq.n	800aee8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aed4:	4b91      	ldr	r3, [pc, #580]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	08db      	lsrs	r3, r3, #3
 800aeda:	f003 0303 	and.w	r3, r3, #3
 800aede:	4a90      	ldr	r2, [pc, #576]	; (800b120 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aee0:	fa22 f303 	lsr.w	r3, r2, r3
 800aee4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800aee6:	e111      	b.n	800b10c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800aee8:	4b8d      	ldr	r3, [pc, #564]	; (800b120 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aeea:	61bb      	str	r3, [r7, #24]
    break;
 800aeec:	e10e      	b.n	800b10c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800aeee:	4b8d      	ldr	r3, [pc, #564]	; (800b124 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800aef0:	61bb      	str	r3, [r7, #24]
    break;
 800aef2:	e10b      	b.n	800b10c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800aef4:	4b8c      	ldr	r3, [pc, #560]	; (800b128 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800aef6:	61bb      	str	r3, [r7, #24]
    break;
 800aef8:	e108      	b.n	800b10c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800aefa:	4b88      	ldr	r3, [pc, #544]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aefc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aefe:	f003 0303 	and.w	r3, r3, #3
 800af02:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800af04:	4b85      	ldr	r3, [pc, #532]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af08:	091b      	lsrs	r3, r3, #4
 800af0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800af0e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800af10:	4b82      	ldr	r3, [pc, #520]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af14:	f003 0301 	and.w	r3, r3, #1
 800af18:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800af1a:	4b80      	ldr	r3, [pc, #512]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af1e:	08db      	lsrs	r3, r3, #3
 800af20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800af24:	68fa      	ldr	r2, [r7, #12]
 800af26:	fb02 f303 	mul.w	r3, r2, r3
 800af2a:	ee07 3a90 	vmov	s15, r3
 800af2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af32:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	f000 80e1 	beq.w	800b100 <HAL_RCC_GetSysClockFreq+0x2b8>
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	2b02      	cmp	r3, #2
 800af42:	f000 8083 	beq.w	800b04c <HAL_RCC_GetSysClockFreq+0x204>
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	2b02      	cmp	r3, #2
 800af4a:	f200 80a1 	bhi.w	800b090 <HAL_RCC_GetSysClockFreq+0x248>
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d003      	beq.n	800af5c <HAL_RCC_GetSysClockFreq+0x114>
 800af54:	697b      	ldr	r3, [r7, #20]
 800af56:	2b01      	cmp	r3, #1
 800af58:	d056      	beq.n	800b008 <HAL_RCC_GetSysClockFreq+0x1c0>
 800af5a:	e099      	b.n	800b090 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af5c:	4b6f      	ldr	r3, [pc, #444]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f003 0320 	and.w	r3, r3, #32
 800af64:	2b00      	cmp	r3, #0
 800af66:	d02d      	beq.n	800afc4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800af68:	4b6c      	ldr	r3, [pc, #432]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	08db      	lsrs	r3, r3, #3
 800af6e:	f003 0303 	and.w	r3, r3, #3
 800af72:	4a6b      	ldr	r2, [pc, #428]	; (800b120 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800af74:	fa22 f303 	lsr.w	r3, r2, r3
 800af78:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	ee07 3a90 	vmov	s15, r3
 800af80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af84:	693b      	ldr	r3, [r7, #16]
 800af86:	ee07 3a90 	vmov	s15, r3
 800af8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af92:	4b62      	ldr	r3, [pc, #392]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af9a:	ee07 3a90 	vmov	s15, r3
 800af9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afa2:	ed97 6a02 	vldr	s12, [r7, #8]
 800afa6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800b12c <HAL_RCC_GetSysClockFreq+0x2e4>
 800afaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800afb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afbe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800afc2:	e087      	b.n	800b0d4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800afc4:	693b      	ldr	r3, [r7, #16]
 800afc6:	ee07 3a90 	vmov	s15, r3
 800afca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afce:	eddf 6a58 	vldr	s13, [pc, #352]	; 800b130 <HAL_RCC_GetSysClockFreq+0x2e8>
 800afd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afd6:	4b51      	ldr	r3, [pc, #324]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afde:	ee07 3a90 	vmov	s15, r3
 800afe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afe6:	ed97 6a02 	vldr	s12, [r7, #8]
 800afea:	eddf 5a50 	vldr	s11, [pc, #320]	; 800b12c <HAL_RCC_GetSysClockFreq+0x2e4>
 800afee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aff2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aff6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800affa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800affe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b002:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b006:	e065      	b.n	800b0d4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	ee07 3a90 	vmov	s15, r3
 800b00e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b012:	eddf 6a48 	vldr	s13, [pc, #288]	; 800b134 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b01a:	4b40      	ldr	r3, [pc, #256]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b01c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b01e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b022:	ee07 3a90 	vmov	s15, r3
 800b026:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b02a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b02e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800b12c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b032:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b036:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b03a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b03e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b042:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b046:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b04a:	e043      	b.n	800b0d4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	ee07 3a90 	vmov	s15, r3
 800b052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b056:	eddf 6a38 	vldr	s13, [pc, #224]	; 800b138 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b05a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b05e:	4b2f      	ldr	r3, [pc, #188]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b066:	ee07 3a90 	vmov	s15, r3
 800b06a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b06e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b072:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800b12c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b07a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b07e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b08a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b08e:	e021      	b.n	800b0d4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b090:	693b      	ldr	r3, [r7, #16]
 800b092:	ee07 3a90 	vmov	s15, r3
 800b096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b09a:	eddf 6a26 	vldr	s13, [pc, #152]	; 800b134 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b09e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0a2:	4b1e      	ldr	r3, [pc, #120]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0aa:	ee07 3a90 	vmov	s15, r3
 800b0ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0b2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b0b6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b12c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b0ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b0c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0d2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800b0d4:	4b11      	ldr	r3, [pc, #68]	; (800b11c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0d8:	0a5b      	lsrs	r3, r3, #9
 800b0da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b0de:	3301      	adds	r3, #1
 800b0e0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	ee07 3a90 	vmov	s15, r3
 800b0e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b0ec:	edd7 6a07 	vldr	s13, [r7, #28]
 800b0f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0f8:	ee17 3a90 	vmov	r3, s15
 800b0fc:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800b0fe:	e005      	b.n	800b10c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800b100:	2300      	movs	r3, #0
 800b102:	61bb      	str	r3, [r7, #24]
    break;
 800b104:	e002      	b.n	800b10c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800b106:	4b07      	ldr	r3, [pc, #28]	; (800b124 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b108:	61bb      	str	r3, [r7, #24]
    break;
 800b10a:	bf00      	nop
  }

  return sysclockfreq;
 800b10c:	69bb      	ldr	r3, [r7, #24]
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3724      	adds	r7, #36	; 0x24
 800b112:	46bd      	mov	sp, r7
 800b114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b118:	4770      	bx	lr
 800b11a:	bf00      	nop
 800b11c:	58024400 	.word	0x58024400
 800b120:	03d09000 	.word	0x03d09000
 800b124:	003d0900 	.word	0x003d0900
 800b128:	02dc6c00 	.word	0x02dc6c00
 800b12c:	46000000 	.word	0x46000000
 800b130:	4c742400 	.word	0x4c742400
 800b134:	4a742400 	.word	0x4a742400
 800b138:	4c371b00 	.word	0x4c371b00

0800b13c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b082      	sub	sp, #8
 800b140:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b142:	f7ff fe81 	bl	800ae48 <HAL_RCC_GetSysClockFreq>
 800b146:	4602      	mov	r2, r0
 800b148:	4b10      	ldr	r3, [pc, #64]	; (800b18c <HAL_RCC_GetHCLKFreq+0x50>)
 800b14a:	699b      	ldr	r3, [r3, #24]
 800b14c:	0a1b      	lsrs	r3, r3, #8
 800b14e:	f003 030f 	and.w	r3, r3, #15
 800b152:	490f      	ldr	r1, [pc, #60]	; (800b190 <HAL_RCC_GetHCLKFreq+0x54>)
 800b154:	5ccb      	ldrb	r3, [r1, r3]
 800b156:	f003 031f 	and.w	r3, r3, #31
 800b15a:	fa22 f303 	lsr.w	r3, r2, r3
 800b15e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b160:	4b0a      	ldr	r3, [pc, #40]	; (800b18c <HAL_RCC_GetHCLKFreq+0x50>)
 800b162:	699b      	ldr	r3, [r3, #24]
 800b164:	f003 030f 	and.w	r3, r3, #15
 800b168:	4a09      	ldr	r2, [pc, #36]	; (800b190 <HAL_RCC_GetHCLKFreq+0x54>)
 800b16a:	5cd3      	ldrb	r3, [r2, r3]
 800b16c:	f003 031f 	and.w	r3, r3, #31
 800b170:	687a      	ldr	r2, [r7, #4]
 800b172:	fa22 f303 	lsr.w	r3, r2, r3
 800b176:	4a07      	ldr	r2, [pc, #28]	; (800b194 <HAL_RCC_GetHCLKFreq+0x58>)
 800b178:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b17a:	4a07      	ldr	r2, [pc, #28]	; (800b198 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b180:	4b04      	ldr	r3, [pc, #16]	; (800b194 <HAL_RCC_GetHCLKFreq+0x58>)
 800b182:	681b      	ldr	r3, [r3, #0]
}
 800b184:	4618      	mov	r0, r3
 800b186:	3708      	adds	r7, #8
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd80      	pop	{r7, pc}
 800b18c:	58024400 	.word	0x58024400
 800b190:	08014524 	.word	0x08014524
 800b194:	24000234 	.word	0x24000234
 800b198:	24000230 	.word	0x24000230

0800b19c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b1a0:	f7ff ffcc 	bl	800b13c <HAL_RCC_GetHCLKFreq>
 800b1a4:	4602      	mov	r2, r0
 800b1a6:	4b06      	ldr	r3, [pc, #24]	; (800b1c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b1a8:	69db      	ldr	r3, [r3, #28]
 800b1aa:	091b      	lsrs	r3, r3, #4
 800b1ac:	f003 0307 	and.w	r3, r3, #7
 800b1b0:	4904      	ldr	r1, [pc, #16]	; (800b1c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b1b2:	5ccb      	ldrb	r3, [r1, r3]
 800b1b4:	f003 031f 	and.w	r3, r3, #31
 800b1b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	bd80      	pop	{r7, pc}
 800b1c0:	58024400 	.word	0x58024400
 800b1c4:	08014524 	.word	0x08014524

0800b1c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b1cc:	f7ff ffb6 	bl	800b13c <HAL_RCC_GetHCLKFreq>
 800b1d0:	4602      	mov	r2, r0
 800b1d2:	4b06      	ldr	r3, [pc, #24]	; (800b1ec <HAL_RCC_GetPCLK2Freq+0x24>)
 800b1d4:	69db      	ldr	r3, [r3, #28]
 800b1d6:	0a1b      	lsrs	r3, r3, #8
 800b1d8:	f003 0307 	and.w	r3, r3, #7
 800b1dc:	4904      	ldr	r1, [pc, #16]	; (800b1f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b1de:	5ccb      	ldrb	r3, [r1, r3]
 800b1e0:	f003 031f 	and.w	r3, r3, #31
 800b1e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	bd80      	pop	{r7, pc}
 800b1ec:	58024400 	.word	0x58024400
 800b1f0:	08014524 	.word	0x08014524

0800b1f4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b086      	sub	sp, #24
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b200:	2300      	movs	r3, #0
 800b202:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d03f      	beq.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b214:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b218:	d02a      	beq.n	800b270 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800b21a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b21e:	d824      	bhi.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b220:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b224:	d018      	beq.n	800b258 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b226:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b22a:	d81e      	bhi.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d003      	beq.n	800b238 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b230:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b234:	d007      	beq.n	800b246 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800b236:	e018      	b.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b238:	4ba3      	ldr	r3, [pc, #652]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b23a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b23c:	4aa2      	ldr	r2, [pc, #648]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b23e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b242:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800b244:	e015      	b.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	3304      	adds	r3, #4
 800b24a:	2102      	movs	r1, #2
 800b24c:	4618      	mov	r0, r3
 800b24e:	f001 f9d5 	bl	800c5fc <RCCEx_PLL2_Config>
 800b252:	4603      	mov	r3, r0
 800b254:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800b256:	e00c      	b.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	3324      	adds	r3, #36	; 0x24
 800b25c:	2102      	movs	r1, #2
 800b25e:	4618      	mov	r0, r3
 800b260:	f001 fa7e 	bl	800c760 <RCCEx_PLL3_Config>
 800b264:	4603      	mov	r3, r0
 800b266:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800b268:	e003      	b.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b26a:	2301      	movs	r3, #1
 800b26c:	75fb      	strb	r3, [r7, #23]
      break;
 800b26e:	e000      	b.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800b270:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b272:	7dfb      	ldrb	r3, [r7, #23]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d109      	bne.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b278:	4b93      	ldr	r3, [pc, #588]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b27a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b27c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b284:	4990      	ldr	r1, [pc, #576]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b286:	4313      	orrs	r3, r2
 800b288:	650b      	str	r3, [r1, #80]	; 0x50
 800b28a:	e001      	b.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b28c:	7dfb      	ldrb	r3, [r7, #23]
 800b28e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d03d      	beq.n	800b318 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b2a0:	2b04      	cmp	r3, #4
 800b2a2:	d826      	bhi.n	800b2f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800b2a4:	a201      	add	r2, pc, #4	; (adr r2, 800b2ac <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800b2a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2aa:	bf00      	nop
 800b2ac:	0800b2c1 	.word	0x0800b2c1
 800b2b0:	0800b2cf 	.word	0x0800b2cf
 800b2b4:	0800b2e1 	.word	0x0800b2e1
 800b2b8:	0800b2f9 	.word	0x0800b2f9
 800b2bc:	0800b2f9 	.word	0x0800b2f9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2c0:	4b81      	ldr	r3, [pc, #516]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b2c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2c4:	4a80      	ldr	r2, [pc, #512]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b2c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b2ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b2cc:	e015      	b.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	3304      	adds	r3, #4
 800b2d2:	2100      	movs	r1, #0
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	f001 f991 	bl	800c5fc <RCCEx_PLL2_Config>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b2de:	e00c      	b.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	3324      	adds	r3, #36	; 0x24
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f001 fa3a 	bl	800c760 <RCCEx_PLL3_Config>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b2f0:	e003      	b.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	75fb      	strb	r3, [r7, #23]
      break;
 800b2f6:	e000      	b.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800b2f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b2fa:	7dfb      	ldrb	r3, [r7, #23]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d109      	bne.n	800b314 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b300:	4b71      	ldr	r3, [pc, #452]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b302:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b304:	f023 0207 	bic.w	r2, r3, #7
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b30c:	496e      	ldr	r1, [pc, #440]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b30e:	4313      	orrs	r3, r2
 800b310:	650b      	str	r3, [r1, #80]	; 0x50
 800b312:	e001      	b.n	800b318 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b314:	7dfb      	ldrb	r3, [r7, #23]
 800b316:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b320:	2b00      	cmp	r3, #0
 800b322:	d042      	beq.n	800b3aa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b32c:	d02b      	beq.n	800b386 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800b32e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b332:	d825      	bhi.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800b334:	2bc0      	cmp	r3, #192	; 0xc0
 800b336:	d028      	beq.n	800b38a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b338:	2bc0      	cmp	r3, #192	; 0xc0
 800b33a:	d821      	bhi.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800b33c:	2b80      	cmp	r3, #128	; 0x80
 800b33e:	d016      	beq.n	800b36e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800b340:	2b80      	cmp	r3, #128	; 0x80
 800b342:	d81d      	bhi.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800b344:	2b00      	cmp	r3, #0
 800b346:	d002      	beq.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800b348:	2b40      	cmp	r3, #64	; 0x40
 800b34a:	d007      	beq.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b34c:	e018      	b.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b34e:	4b5e      	ldr	r3, [pc, #376]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b352:	4a5d      	ldr	r2, [pc, #372]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b358:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800b35a:	e017      	b.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	3304      	adds	r3, #4
 800b360:	2100      	movs	r1, #0
 800b362:	4618      	mov	r0, r3
 800b364:	f001 f94a 	bl	800c5fc <RCCEx_PLL2_Config>
 800b368:	4603      	mov	r3, r0
 800b36a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800b36c:	e00e      	b.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	3324      	adds	r3, #36	; 0x24
 800b372:	2100      	movs	r1, #0
 800b374:	4618      	mov	r0, r3
 800b376:	f001 f9f3 	bl	800c760 <RCCEx_PLL3_Config>
 800b37a:	4603      	mov	r3, r0
 800b37c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800b37e:	e005      	b.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b380:	2301      	movs	r3, #1
 800b382:	75fb      	strb	r3, [r7, #23]
      break;
 800b384:	e002      	b.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800b386:	bf00      	nop
 800b388:	e000      	b.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800b38a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b38c:	7dfb      	ldrb	r3, [r7, #23]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d109      	bne.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b392:	4b4d      	ldr	r3, [pc, #308]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b396:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b39e:	494a      	ldr	r1, [pc, #296]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b3a0:	4313      	orrs	r3, r2
 800b3a2:	650b      	str	r3, [r1, #80]	; 0x50
 800b3a4:	e001      	b.n	800b3aa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3a6:	7dfb      	ldrb	r3, [r7, #23]
 800b3a8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d049      	beq.n	800b44a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b3bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b3c0:	d030      	beq.n	800b424 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800b3c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b3c6:	d82a      	bhi.n	800b41e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b3c8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b3cc:	d02c      	beq.n	800b428 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800b3ce:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b3d2:	d824      	bhi.n	800b41e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b3d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b3d8:	d018      	beq.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800b3da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b3de:	d81e      	bhi.n	800b41e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d003      	beq.n	800b3ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800b3e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b3e8:	d007      	beq.n	800b3fa <HAL_RCCEx_PeriphCLKConfig+0x206>
 800b3ea:	e018      	b.n	800b41e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3ec:	4b36      	ldr	r3, [pc, #216]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b3ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3f0:	4a35      	ldr	r2, [pc, #212]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b3f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b3f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b3f8:	e017      	b.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	3304      	adds	r3, #4
 800b3fe:	2100      	movs	r1, #0
 800b400:	4618      	mov	r0, r3
 800b402:	f001 f8fb 	bl	800c5fc <RCCEx_PLL2_Config>
 800b406:	4603      	mov	r3, r0
 800b408:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800b40a:	e00e      	b.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	3324      	adds	r3, #36	; 0x24
 800b410:	2100      	movs	r1, #0
 800b412:	4618      	mov	r0, r3
 800b414:	f001 f9a4 	bl	800c760 <RCCEx_PLL3_Config>
 800b418:	4603      	mov	r3, r0
 800b41a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b41c:	e005      	b.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800b41e:	2301      	movs	r3, #1
 800b420:	75fb      	strb	r3, [r7, #23]
      break;
 800b422:	e002      	b.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800b424:	bf00      	nop
 800b426:	e000      	b.n	800b42a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800b428:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b42a:	7dfb      	ldrb	r3, [r7, #23]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d10a      	bne.n	800b446 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b430:	4b25      	ldr	r3, [pc, #148]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b434:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b43e:	4922      	ldr	r1, [pc, #136]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b440:	4313      	orrs	r3, r2
 800b442:	658b      	str	r3, [r1, #88]	; 0x58
 800b444:	e001      	b.n	800b44a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b446:	7dfb      	ldrb	r3, [r7, #23]
 800b448:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b452:	2b00      	cmp	r3, #0
 800b454:	d04b      	beq.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b45c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b460:	d030      	beq.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800b462:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b466:	d82a      	bhi.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b468:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b46c:	d02e      	beq.n	800b4cc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800b46e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b472:	d824      	bhi.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b474:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b478:	d018      	beq.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800b47a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b47e:	d81e      	bhi.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b480:	2b00      	cmp	r3, #0
 800b482:	d003      	beq.n	800b48c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800b484:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b488:	d007      	beq.n	800b49a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800b48a:	e018      	b.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b48c:	4b0e      	ldr	r3, [pc, #56]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b48e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b490:	4a0d      	ldr	r2, [pc, #52]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b492:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b496:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b498:	e019      	b.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	3304      	adds	r3, #4
 800b49e:	2100      	movs	r1, #0
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f001 f8ab 	bl	800c5fc <RCCEx_PLL2_Config>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800b4aa:	e010      	b.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	3324      	adds	r3, #36	; 0x24
 800b4b0:	2100      	movs	r1, #0
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f001 f954 	bl	800c760 <RCCEx_PLL3_Config>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b4bc:	e007      	b.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	75fb      	strb	r3, [r7, #23]
      break;
 800b4c2:	e004      	b.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 800b4c4:	bf00      	nop
 800b4c6:	e002      	b.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b4c8:	58024400 	.word	0x58024400
      break;
 800b4cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b4ce:	7dfb      	ldrb	r3, [r7, #23]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d10a      	bne.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b4d4:	4b99      	ldr	r3, [pc, #612]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b4d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4d8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b4e2:	4996      	ldr	r1, [pc, #600]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	658b      	str	r3, [r1, #88]	; 0x58
 800b4e8:	e001      	b.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4ea:	7dfb      	ldrb	r3, [r7, #23]
 800b4ec:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d032      	beq.n	800b560 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b4fe:	2b30      	cmp	r3, #48	; 0x30
 800b500:	d01c      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x348>
 800b502:	2b30      	cmp	r3, #48	; 0x30
 800b504:	d817      	bhi.n	800b536 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800b506:	2b20      	cmp	r3, #32
 800b508:	d00c      	beq.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800b50a:	2b20      	cmp	r3, #32
 800b50c:	d813      	bhi.n	800b536 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d016      	beq.n	800b540 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800b512:	2b10      	cmp	r3, #16
 800b514:	d10f      	bne.n	800b536 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b516:	4b89      	ldr	r3, [pc, #548]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b51a:	4a88      	ldr	r2, [pc, #544]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b51c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b520:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800b522:	e00e      	b.n	800b542 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	3304      	adds	r3, #4
 800b528:	2102      	movs	r1, #2
 800b52a:	4618      	mov	r0, r3
 800b52c:	f001 f866 	bl	800c5fc <RCCEx_PLL2_Config>
 800b530:	4603      	mov	r3, r0
 800b532:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800b534:	e005      	b.n	800b542 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800b536:	2301      	movs	r3, #1
 800b538:	75fb      	strb	r3, [r7, #23]
      break;
 800b53a:	e002      	b.n	800b542 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800b53c:	bf00      	nop
 800b53e:	e000      	b.n	800b542 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800b540:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b542:	7dfb      	ldrb	r3, [r7, #23]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d109      	bne.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b548:	4b7c      	ldr	r3, [pc, #496]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b54a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b54c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b554:	4979      	ldr	r1, [pc, #484]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b556:	4313      	orrs	r3, r2
 800b558:	64cb      	str	r3, [r1, #76]	; 0x4c
 800b55a:	e001      	b.n	800b560 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b55c:	7dfb      	ldrb	r3, [r7, #23]
 800b55e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d047      	beq.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b570:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b574:	d030      	beq.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b576:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b57a:	d82a      	bhi.n	800b5d2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b57c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b580:	d02c      	beq.n	800b5dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800b582:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b586:	d824      	bhi.n	800b5d2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b588:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b58c:	d018      	beq.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800b58e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b592:	d81e      	bhi.n	800b5d2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b594:	2b00      	cmp	r3, #0
 800b596:	d003      	beq.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800b598:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b59c:	d007      	beq.n	800b5ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800b59e:	e018      	b.n	800b5d2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5a0:	4b66      	ldr	r3, [pc, #408]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b5a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5a4:	4a65      	ldr	r2, [pc, #404]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b5a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b5aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b5ac:	e017      	b.n	800b5de <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	3304      	adds	r3, #4
 800b5b2:	2100      	movs	r1, #0
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f001 f821 	bl	800c5fc <RCCEx_PLL2_Config>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b5be:	e00e      	b.n	800b5de <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	3324      	adds	r3, #36	; 0x24
 800b5c4:	2100      	movs	r1, #0
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f001 f8ca 	bl	800c760 <RCCEx_PLL3_Config>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b5d0:	e005      	b.n	800b5de <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b5d2:	2301      	movs	r3, #1
 800b5d4:	75fb      	strb	r3, [r7, #23]
      break;
 800b5d6:	e002      	b.n	800b5de <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800b5d8:	bf00      	nop
 800b5da:	e000      	b.n	800b5de <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800b5dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b5de:	7dfb      	ldrb	r3, [r7, #23]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d109      	bne.n	800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b5e4:	4b55      	ldr	r3, [pc, #340]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b5e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b5e8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5f0:	4952      	ldr	r1, [pc, #328]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	650b      	str	r3, [r1, #80]	; 0x50
 800b5f6:	e001      	b.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5f8:	7dfb      	ldrb	r3, [r7, #23]
 800b5fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b604:	2b00      	cmp	r3, #0
 800b606:	d049      	beq.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b60c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b610:	d02e      	beq.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800b612:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b616:	d828      	bhi.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b618:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b61c:	d02a      	beq.n	800b674 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800b61e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b622:	d822      	bhi.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b624:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b628:	d026      	beq.n	800b678 <HAL_RCCEx_PeriphCLKConfig+0x484>
 800b62a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b62e:	d81c      	bhi.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b630:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b634:	d010      	beq.n	800b658 <HAL_RCCEx_PeriphCLKConfig+0x464>
 800b636:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b63a:	d816      	bhi.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d01d      	beq.n	800b67c <HAL_RCCEx_PeriphCLKConfig+0x488>
 800b640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b644:	d111      	bne.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	3304      	adds	r3, #4
 800b64a:	2101      	movs	r1, #1
 800b64c:	4618      	mov	r0, r3
 800b64e:	f000 ffd5 	bl	800c5fc <RCCEx_PLL2_Config>
 800b652:	4603      	mov	r3, r0
 800b654:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800b656:	e012      	b.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	3324      	adds	r3, #36	; 0x24
 800b65c:	2101      	movs	r1, #1
 800b65e:	4618      	mov	r0, r3
 800b660:	f001 f87e 	bl	800c760 <RCCEx_PLL3_Config>
 800b664:	4603      	mov	r3, r0
 800b666:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800b668:	e009      	b.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b66a:	2301      	movs	r3, #1
 800b66c:	75fb      	strb	r3, [r7, #23]
      break;
 800b66e:	e006      	b.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b670:	bf00      	nop
 800b672:	e004      	b.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b674:	bf00      	nop
 800b676:	e002      	b.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b678:	bf00      	nop
 800b67a:	e000      	b.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b67c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b67e:	7dfb      	ldrb	r3, [r7, #23]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d109      	bne.n	800b698 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b684:	4b2d      	ldr	r3, [pc, #180]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b686:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b688:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b690:	492a      	ldr	r1, [pc, #168]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b692:	4313      	orrs	r3, r2
 800b694:	650b      	str	r3, [r1, #80]	; 0x50
 800b696:	e001      	b.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b698:	7dfb      	ldrb	r3, [r7, #23]
 800b69a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d04d      	beq.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b6ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b6b2:	d02e      	beq.n	800b712 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800b6b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b6b8:	d828      	bhi.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b6ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b6be:	d02a      	beq.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800b6c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b6c4:	d822      	bhi.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b6c6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b6ca:	d026      	beq.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0x526>
 800b6cc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b6d0:	d81c      	bhi.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b6d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b6d6:	d010      	beq.n	800b6fa <HAL_RCCEx_PeriphCLKConfig+0x506>
 800b6d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b6dc:	d816      	bhi.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d01d      	beq.n	800b71e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800b6e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b6e6:	d111      	bne.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	3304      	adds	r3, #4
 800b6ec:	2101      	movs	r1, #1
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f000 ff84 	bl	800c5fc <RCCEx_PLL2_Config>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800b6f8:	e012      	b.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	3324      	adds	r3, #36	; 0x24
 800b6fe:	2101      	movs	r1, #1
 800b700:	4618      	mov	r0, r3
 800b702:	f001 f82d 	bl	800c760 <RCCEx_PLL3_Config>
 800b706:	4603      	mov	r3, r0
 800b708:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800b70a:	e009      	b.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800b70c:	2301      	movs	r3, #1
 800b70e:	75fb      	strb	r3, [r7, #23]
      break;
 800b710:	e006      	b.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b712:	bf00      	nop
 800b714:	e004      	b.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b716:	bf00      	nop
 800b718:	e002      	b.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b71a:	bf00      	nop
 800b71c:	e000      	b.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800b71e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b720:	7dfb      	ldrb	r3, [r7, #23]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d10c      	bne.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b726:	4b05      	ldr	r3, [pc, #20]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b72a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b734:	4901      	ldr	r1, [pc, #4]	; (800b73c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b736:	4313      	orrs	r3, r2
 800b738:	658b      	str	r3, [r1, #88]	; 0x58
 800b73a:	e003      	b.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x550>
 800b73c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b740:	7dfb      	ldrb	r3, [r7, #23]
 800b742:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d02f      	beq.n	800b7b0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b754:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b758:	d00e      	beq.n	800b778 <HAL_RCCEx_PeriphCLKConfig+0x584>
 800b75a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b75e:	d814      	bhi.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0x596>
 800b760:	2b00      	cmp	r3, #0
 800b762:	d015      	beq.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 800b764:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b768:	d10f      	bne.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b76a:	4baf      	ldr	r3, [pc, #700]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b76c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b76e:	4aae      	ldr	r2, [pc, #696]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b774:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800b776:	e00c      	b.n	800b792 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	3304      	adds	r3, #4
 800b77c:	2101      	movs	r1, #1
 800b77e:	4618      	mov	r0, r3
 800b780:	f000 ff3c 	bl	800c5fc <RCCEx_PLL2_Config>
 800b784:	4603      	mov	r3, r0
 800b786:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800b788:	e003      	b.n	800b792 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b78a:	2301      	movs	r3, #1
 800b78c:	75fb      	strb	r3, [r7, #23]
      break;
 800b78e:	e000      	b.n	800b792 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 800b790:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b792:	7dfb      	ldrb	r3, [r7, #23]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d109      	bne.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b798:	4ba3      	ldr	r3, [pc, #652]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b79a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b79c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b7a4:	49a0      	ldr	r1, [pc, #640]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b7a6:	4313      	orrs	r3, r2
 800b7a8:	650b      	str	r3, [r1, #80]	; 0x50
 800b7aa:	e001      	b.n	800b7b0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7ac:	7dfb      	ldrb	r3, [r7, #23]
 800b7ae:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d032      	beq.n	800b822 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7c0:	2b03      	cmp	r3, #3
 800b7c2:	d81b      	bhi.n	800b7fc <HAL_RCCEx_PeriphCLKConfig+0x608>
 800b7c4:	a201      	add	r2, pc, #4	; (adr r2, 800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800b7c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ca:	bf00      	nop
 800b7cc:	0800b803 	.word	0x0800b803
 800b7d0:	0800b7dd 	.word	0x0800b7dd
 800b7d4:	0800b7eb 	.word	0x0800b7eb
 800b7d8:	0800b803 	.word	0x0800b803
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b7dc:	4b92      	ldr	r3, [pc, #584]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b7de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7e0:	4a91      	ldr	r2, [pc, #580]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b7e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b7e6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800b7e8:	e00c      	b.n	800b804 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	3304      	adds	r3, #4
 800b7ee:	2102      	movs	r1, #2
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	f000 ff03 	bl	800c5fc <RCCEx_PLL2_Config>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800b7fa:	e003      	b.n	800b804 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	75fb      	strb	r3, [r7, #23]
      break;
 800b800:	e000      	b.n	800b804 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800b802:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b804:	7dfb      	ldrb	r3, [r7, #23]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d109      	bne.n	800b81e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b80a:	4b87      	ldr	r3, [pc, #540]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b80c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b80e:	f023 0203 	bic.w	r2, r3, #3
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b816:	4984      	ldr	r1, [pc, #528]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b818:	4313      	orrs	r3, r2
 800b81a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800b81c:	e001      	b.n	800b822 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b81e:	7dfb      	ldrb	r3, [r7, #23]
 800b820:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	f000 8086 	beq.w	800b93c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b830:	4b7e      	ldr	r3, [pc, #504]	; (800ba2c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	4a7d      	ldr	r2, [pc, #500]	; (800ba2c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800b836:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b83a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b83c:	f7fb f970 	bl	8006b20 <HAL_GetTick>
 800b840:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b842:	e009      	b.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b844:	f7fb f96c 	bl	8006b20 <HAL_GetTick>
 800b848:	4602      	mov	r2, r0
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	1ad3      	subs	r3, r2, r3
 800b84e:	2b64      	cmp	r3, #100	; 0x64
 800b850:	d902      	bls.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800b852:	2303      	movs	r3, #3
 800b854:	75fb      	strb	r3, [r7, #23]
        break;
 800b856:	e005      	b.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b858:	4b74      	ldr	r3, [pc, #464]	; (800ba2c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b860:	2b00      	cmp	r3, #0
 800b862:	d0ef      	beq.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800b864:	7dfb      	ldrb	r3, [r7, #23]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d166      	bne.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b86a:	4b6f      	ldr	r3, [pc, #444]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b86c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b874:	4053      	eors	r3, r2
 800b876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d013      	beq.n	800b8a6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b87e:	4b6a      	ldr	r3, [pc, #424]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b886:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b888:	4b67      	ldr	r3, [pc, #412]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b88a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b88c:	4a66      	ldr	r2, [pc, #408]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b88e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b892:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b894:	4b64      	ldr	r3, [pc, #400]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b898:	4a63      	ldr	r2, [pc, #396]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b89a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b89e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b8a0:	4a61      	ldr	r2, [pc, #388]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b8ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b8b0:	d115      	bne.n	800b8de <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8b2:	f7fb f935 	bl	8006b20 <HAL_GetTick>
 800b8b6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b8b8:	e00b      	b.n	800b8d2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b8ba:	f7fb f931 	bl	8006b20 <HAL_GetTick>
 800b8be:	4602      	mov	r2, r0
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	1ad3      	subs	r3, r2, r3
 800b8c4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8c8:	4293      	cmp	r3, r2
 800b8ca:	d902      	bls.n	800b8d2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800b8cc:	2303      	movs	r3, #3
 800b8ce:	75fb      	strb	r3, [r7, #23]
            break;
 800b8d0:	e005      	b.n	800b8de <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b8d2:	4b55      	ldr	r3, [pc, #340]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b8d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b8d6:	f003 0302 	and.w	r3, r3, #2
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d0ed      	beq.n	800b8ba <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800b8de:	7dfb      	ldrb	r3, [r7, #23]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d126      	bne.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b8ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b8ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b8f2:	d10d      	bne.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800b8f4:	4b4c      	ldr	r3, [pc, #304]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b8f6:	691b      	ldr	r3, [r3, #16]
 800b8f8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b902:	0919      	lsrs	r1, r3, #4
 800b904:	4b4a      	ldr	r3, [pc, #296]	; (800ba30 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 800b906:	400b      	ands	r3, r1
 800b908:	4947      	ldr	r1, [pc, #284]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b90a:	4313      	orrs	r3, r2
 800b90c:	610b      	str	r3, [r1, #16]
 800b90e:	e005      	b.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0x728>
 800b910:	4b45      	ldr	r3, [pc, #276]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b912:	691b      	ldr	r3, [r3, #16]
 800b914:	4a44      	ldr	r2, [pc, #272]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b916:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b91a:	6113      	str	r3, [r2, #16]
 800b91c:	4b42      	ldr	r3, [pc, #264]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b91e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b926:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b92a:	493f      	ldr	r1, [pc, #252]	; (800ba28 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800b92c:	4313      	orrs	r3, r2
 800b92e:	670b      	str	r3, [r1, #112]	; 0x70
 800b930:	e004      	b.n	800b93c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b932:	7dfb      	ldrb	r3, [r7, #23]
 800b934:	75bb      	strb	r3, [r7, #22]
 800b936:	e001      	b.n	800b93c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b938:	7dfb      	ldrb	r3, [r7, #23]
 800b93a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f003 0301 	and.w	r3, r3, #1
 800b944:	2b00      	cmp	r3, #0
 800b946:	f000 8085 	beq.w	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b94e:	2b28      	cmp	r3, #40	; 0x28
 800b950:	d866      	bhi.n	800ba20 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800b952:	a201      	add	r2, pc, #4	; (adr r2, 800b958 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800b954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b958:	0800ba35 	.word	0x0800ba35
 800b95c:	0800ba21 	.word	0x0800ba21
 800b960:	0800ba21 	.word	0x0800ba21
 800b964:	0800ba21 	.word	0x0800ba21
 800b968:	0800ba21 	.word	0x0800ba21
 800b96c:	0800ba21 	.word	0x0800ba21
 800b970:	0800ba21 	.word	0x0800ba21
 800b974:	0800ba21 	.word	0x0800ba21
 800b978:	0800b9fd 	.word	0x0800b9fd
 800b97c:	0800ba21 	.word	0x0800ba21
 800b980:	0800ba21 	.word	0x0800ba21
 800b984:	0800ba21 	.word	0x0800ba21
 800b988:	0800ba21 	.word	0x0800ba21
 800b98c:	0800ba21 	.word	0x0800ba21
 800b990:	0800ba21 	.word	0x0800ba21
 800b994:	0800ba21 	.word	0x0800ba21
 800b998:	0800ba0f 	.word	0x0800ba0f
 800b99c:	0800ba21 	.word	0x0800ba21
 800b9a0:	0800ba21 	.word	0x0800ba21
 800b9a4:	0800ba21 	.word	0x0800ba21
 800b9a8:	0800ba21 	.word	0x0800ba21
 800b9ac:	0800ba21 	.word	0x0800ba21
 800b9b0:	0800ba21 	.word	0x0800ba21
 800b9b4:	0800ba21 	.word	0x0800ba21
 800b9b8:	0800ba35 	.word	0x0800ba35
 800b9bc:	0800ba21 	.word	0x0800ba21
 800b9c0:	0800ba21 	.word	0x0800ba21
 800b9c4:	0800ba21 	.word	0x0800ba21
 800b9c8:	0800ba21 	.word	0x0800ba21
 800b9cc:	0800ba21 	.word	0x0800ba21
 800b9d0:	0800ba21 	.word	0x0800ba21
 800b9d4:	0800ba21 	.word	0x0800ba21
 800b9d8:	0800ba35 	.word	0x0800ba35
 800b9dc:	0800ba21 	.word	0x0800ba21
 800b9e0:	0800ba21 	.word	0x0800ba21
 800b9e4:	0800ba21 	.word	0x0800ba21
 800b9e8:	0800ba21 	.word	0x0800ba21
 800b9ec:	0800ba21 	.word	0x0800ba21
 800b9f0:	0800ba21 	.word	0x0800ba21
 800b9f4:	0800ba21 	.word	0x0800ba21
 800b9f8:	0800ba35 	.word	0x0800ba35
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	3304      	adds	r3, #4
 800ba00:	2101      	movs	r1, #1
 800ba02:	4618      	mov	r0, r3
 800ba04:	f000 fdfa 	bl	800c5fc <RCCEx_PLL2_Config>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800ba0c:	e013      	b.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	3324      	adds	r3, #36	; 0x24
 800ba12:	2101      	movs	r1, #1
 800ba14:	4618      	mov	r0, r3
 800ba16:	f000 fea3 	bl	800c760 <RCCEx_PLL3_Config>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800ba1e:	e00a      	b.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ba20:	2301      	movs	r3, #1
 800ba22:	75fb      	strb	r3, [r7, #23]
      break;
 800ba24:	e007      	b.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800ba26:	bf00      	nop
 800ba28:	58024400 	.word	0x58024400
 800ba2c:	58024800 	.word	0x58024800
 800ba30:	00ffffcf 	.word	0x00ffffcf
      break;
 800ba34:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ba36:	7dfb      	ldrb	r3, [r7, #23]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d109      	bne.n	800ba50 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ba3c:	4b96      	ldr	r3, [pc, #600]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800ba3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba40:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ba48:	4993      	ldr	r1, [pc, #588]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	654b      	str	r3, [r1, #84]	; 0x54
 800ba4e:	e001      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba50:	7dfb      	ldrb	r3, [r7, #23]
 800ba52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	f003 0302 	and.w	r3, r3, #2
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d038      	beq.n	800bad2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ba64:	2b05      	cmp	r3, #5
 800ba66:	d821      	bhi.n	800baac <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800ba68:	a201      	add	r2, pc, #4	; (adr r2, 800ba70 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800ba6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba6e:	bf00      	nop
 800ba70:	0800bab3 	.word	0x0800bab3
 800ba74:	0800ba89 	.word	0x0800ba89
 800ba78:	0800ba9b 	.word	0x0800ba9b
 800ba7c:	0800bab3 	.word	0x0800bab3
 800ba80:	0800bab3 	.word	0x0800bab3
 800ba84:	0800bab3 	.word	0x0800bab3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	3304      	adds	r3, #4
 800ba8c:	2101      	movs	r1, #1
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f000 fdb4 	bl	800c5fc <RCCEx_PLL2_Config>
 800ba94:	4603      	mov	r3, r0
 800ba96:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800ba98:	e00c      	b.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	3324      	adds	r3, #36	; 0x24
 800ba9e:	2101      	movs	r1, #1
 800baa0:	4618      	mov	r0, r3
 800baa2:	f000 fe5d 	bl	800c760 <RCCEx_PLL3_Config>
 800baa6:	4603      	mov	r3, r0
 800baa8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800baaa:	e003      	b.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800baac:	2301      	movs	r3, #1
 800baae:	75fb      	strb	r3, [r7, #23]
      break;
 800bab0:	e000      	b.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 800bab2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bab4:	7dfb      	ldrb	r3, [r7, #23]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d109      	bne.n	800bace <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800baba:	4b77      	ldr	r3, [pc, #476]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800babc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800babe:	f023 0207 	bic.w	r2, r3, #7
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bac6:	4974      	ldr	r1, [pc, #464]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bac8:	4313      	orrs	r3, r2
 800baca:	654b      	str	r3, [r1, #84]	; 0x54
 800bacc:	e001      	b.n	800bad2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bace:	7dfb      	ldrb	r3, [r7, #23]
 800bad0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f003 0304 	and.w	r3, r3, #4
 800bada:	2b00      	cmp	r3, #0
 800badc:	d03a      	beq.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bae4:	2b05      	cmp	r3, #5
 800bae6:	d821      	bhi.n	800bb2c <HAL_RCCEx_PeriphCLKConfig+0x938>
 800bae8:	a201      	add	r2, pc, #4	; (adr r2, 800baf0 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 800baea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baee:	bf00      	nop
 800baf0:	0800bb33 	.word	0x0800bb33
 800baf4:	0800bb09 	.word	0x0800bb09
 800baf8:	0800bb1b 	.word	0x0800bb1b
 800bafc:	0800bb33 	.word	0x0800bb33
 800bb00:	0800bb33 	.word	0x0800bb33
 800bb04:	0800bb33 	.word	0x0800bb33
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	3304      	adds	r3, #4
 800bb0c:	2101      	movs	r1, #1
 800bb0e:	4618      	mov	r0, r3
 800bb10:	f000 fd74 	bl	800c5fc <RCCEx_PLL2_Config>
 800bb14:	4603      	mov	r3, r0
 800bb16:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800bb18:	e00c      	b.n	800bb34 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	3324      	adds	r3, #36	; 0x24
 800bb1e:	2101      	movs	r1, #1
 800bb20:	4618      	mov	r0, r3
 800bb22:	f000 fe1d 	bl	800c760 <RCCEx_PLL3_Config>
 800bb26:	4603      	mov	r3, r0
 800bb28:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800bb2a:	e003      	b.n	800bb34 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	75fb      	strb	r3, [r7, #23]
      break;
 800bb30:	e000      	b.n	800bb34 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 800bb32:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bb34:	7dfb      	ldrb	r3, [r7, #23]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d10a      	bne.n	800bb50 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bb3a:	4b57      	ldr	r3, [pc, #348]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bb3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb3e:	f023 0207 	bic.w	r2, r3, #7
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb48:	4953      	ldr	r1, [pc, #332]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bb4a:	4313      	orrs	r3, r2
 800bb4c:	658b      	str	r3, [r1, #88]	; 0x58
 800bb4e:	e001      	b.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb50:	7dfb      	ldrb	r3, [r7, #23]
 800bb52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f003 0320 	and.w	r3, r3, #32
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d04b      	beq.n	800bbf8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bb6a:	d02e      	beq.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800bb6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bb70:	d828      	bhi.n	800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800bb72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb76:	d02a      	beq.n	800bbce <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800bb78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb7c:	d822      	bhi.n	800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800bb7e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bb82:	d026      	beq.n	800bbd2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800bb84:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bb88:	d81c      	bhi.n	800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800bb8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bb8e:	d010      	beq.n	800bbb2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 800bb90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bb94:	d816      	bhi.n	800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d01d      	beq.n	800bbd6 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 800bb9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb9e:	d111      	bne.n	800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	3304      	adds	r3, #4
 800bba4:	2100      	movs	r1, #0
 800bba6:	4618      	mov	r0, r3
 800bba8:	f000 fd28 	bl	800c5fc <RCCEx_PLL2_Config>
 800bbac:	4603      	mov	r3, r0
 800bbae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800bbb0:	e012      	b.n	800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	3324      	adds	r3, #36	; 0x24
 800bbb6:	2102      	movs	r1, #2
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f000 fdd1 	bl	800c760 <RCCEx_PLL3_Config>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800bbc2:	e009      	b.n	800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bbc4:	2301      	movs	r3, #1
 800bbc6:	75fb      	strb	r3, [r7, #23]
      break;
 800bbc8:	e006      	b.n	800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800bbca:	bf00      	nop
 800bbcc:	e004      	b.n	800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800bbce:	bf00      	nop
 800bbd0:	e002      	b.n	800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800bbd2:	bf00      	nop
 800bbd4:	e000      	b.n	800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800bbd6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bbd8:	7dfb      	ldrb	r3, [r7, #23]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d10a      	bne.n	800bbf4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bbde:	4b2e      	ldr	r3, [pc, #184]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bbe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbe2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bbec:	492a      	ldr	r1, [pc, #168]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	654b      	str	r3, [r1, #84]	; 0x54
 800bbf2:	e001      	b.n	800bbf8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbf4:	7dfb      	ldrb	r3, [r7, #23]
 800bbf6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d04d      	beq.n	800bca0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bc0a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800bc0e:	d02e      	beq.n	800bc6e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800bc10:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800bc14:	d828      	bhi.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800bc16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bc1a:	d02a      	beq.n	800bc72 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800bc1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bc20:	d822      	bhi.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800bc22:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bc26:	d026      	beq.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800bc28:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bc2c:	d81c      	bhi.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800bc2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bc32:	d010      	beq.n	800bc56 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 800bc34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bc38:	d816      	bhi.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d01d      	beq.n	800bc7a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 800bc3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc42:	d111      	bne.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	3304      	adds	r3, #4
 800bc48:	2100      	movs	r1, #0
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	f000 fcd6 	bl	800c5fc <RCCEx_PLL2_Config>
 800bc50:	4603      	mov	r3, r0
 800bc52:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800bc54:	e012      	b.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	3324      	adds	r3, #36	; 0x24
 800bc5a:	2102      	movs	r1, #2
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	f000 fd7f 	bl	800c760 <RCCEx_PLL3_Config>
 800bc62:	4603      	mov	r3, r0
 800bc64:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800bc66:	e009      	b.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	75fb      	strb	r3, [r7, #23]
      break;
 800bc6c:	e006      	b.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800bc6e:	bf00      	nop
 800bc70:	e004      	b.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800bc72:	bf00      	nop
 800bc74:	e002      	b.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800bc76:	bf00      	nop
 800bc78:	e000      	b.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800bc7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bc7c:	7dfb      	ldrb	r3, [r7, #23]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d10c      	bne.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bc82:	4b05      	ldr	r3, [pc, #20]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bc84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc86:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bc90:	4901      	ldr	r1, [pc, #4]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bc92:	4313      	orrs	r3, r2
 800bc94:	658b      	str	r3, [r1, #88]	; 0x58
 800bc96:	e003      	b.n	800bca0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 800bc98:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc9c:	7dfb      	ldrb	r3, [r7, #23]
 800bc9e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d04b      	beq.n	800bd44 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bcb2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800bcb6:	d02e      	beq.n	800bd16 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800bcb8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800bcbc:	d828      	bhi.n	800bd10 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800bcbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bcc2:	d02a      	beq.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800bcc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bcc8:	d822      	bhi.n	800bd10 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800bcca:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800bcce:	d026      	beq.n	800bd1e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 800bcd0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800bcd4:	d81c      	bhi.n	800bd10 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800bcd6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bcda:	d010      	beq.n	800bcfe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800bcdc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bce0:	d816      	bhi.n	800bd10 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d01d      	beq.n	800bd22 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800bce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bcea:	d111      	bne.n	800bd10 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	3304      	adds	r3, #4
 800bcf0:	2100      	movs	r1, #0
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f000 fc82 	bl	800c5fc <RCCEx_PLL2_Config>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800bcfc:	e012      	b.n	800bd24 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	3324      	adds	r3, #36	; 0x24
 800bd02:	2102      	movs	r1, #2
 800bd04:	4618      	mov	r0, r3
 800bd06:	f000 fd2b 	bl	800c760 <RCCEx_PLL3_Config>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800bd0e:	e009      	b.n	800bd24 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bd10:	2301      	movs	r3, #1
 800bd12:	75fb      	strb	r3, [r7, #23]
      break;
 800bd14:	e006      	b.n	800bd24 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800bd16:	bf00      	nop
 800bd18:	e004      	b.n	800bd24 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800bd1a:	bf00      	nop
 800bd1c:	e002      	b.n	800bd24 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800bd1e:	bf00      	nop
 800bd20:	e000      	b.n	800bd24 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800bd22:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bd24:	7dfb      	ldrb	r3, [r7, #23]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d10a      	bne.n	800bd40 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800bd2a:	4b9d      	ldr	r3, [pc, #628]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bd2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bd38:	4999      	ldr	r1, [pc, #612]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bd3a:	4313      	orrs	r3, r2
 800bd3c:	658b      	str	r3, [r1, #88]	; 0x58
 800bd3e:	e001      	b.n	800bd44 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd40:	7dfb      	ldrb	r3, [r7, #23]
 800bd42:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	f003 0308 	and.w	r3, r3, #8
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d01a      	beq.n	800bd86 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bd56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd5a:	d10a      	bne.n	800bd72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	3324      	adds	r3, #36	; 0x24
 800bd60:	2102      	movs	r1, #2
 800bd62:	4618      	mov	r0, r3
 800bd64:	f000 fcfc 	bl	800c760 <RCCEx_PLL3_Config>
 800bd68:	4603      	mov	r3, r0
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d001      	beq.n	800bd72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 800bd6e:	2301      	movs	r3, #1
 800bd70:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bd72:	4b8b      	ldr	r3, [pc, #556]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bd74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd76:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bd80:	4987      	ldr	r1, [pc, #540]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bd82:	4313      	orrs	r3, r2
 800bd84:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f003 0310 	and.w	r3, r3, #16
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d01a      	beq.n	800bdc8 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bd98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd9c:	d10a      	bne.n	800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	3324      	adds	r3, #36	; 0x24
 800bda2:	2102      	movs	r1, #2
 800bda4:	4618      	mov	r0, r3
 800bda6:	f000 fcdb 	bl	800c760 <RCCEx_PLL3_Config>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d001      	beq.n	800bdb4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bdb4:	4b7a      	ldr	r3, [pc, #488]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bdb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdb8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bdc2:	4977      	ldr	r1, [pc, #476]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bdc4:	4313      	orrs	r3, r2
 800bdc6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d034      	beq.n	800be3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800bdda:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bdde:	d01d      	beq.n	800be1c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800bde0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bde4:	d817      	bhi.n	800be16 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d003      	beq.n	800bdf2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800bdea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bdee:	d009      	beq.n	800be04 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 800bdf0:	e011      	b.n	800be16 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	3304      	adds	r3, #4
 800bdf6:	2100      	movs	r1, #0
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f000 fbff 	bl	800c5fc <RCCEx_PLL2_Config>
 800bdfe:	4603      	mov	r3, r0
 800be00:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800be02:	e00c      	b.n	800be1e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	3324      	adds	r3, #36	; 0x24
 800be08:	2102      	movs	r1, #2
 800be0a:	4618      	mov	r0, r3
 800be0c:	f000 fca8 	bl	800c760 <RCCEx_PLL3_Config>
 800be10:	4603      	mov	r3, r0
 800be12:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800be14:	e003      	b.n	800be1e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800be16:	2301      	movs	r3, #1
 800be18:	75fb      	strb	r3, [r7, #23]
      break;
 800be1a:	e000      	b.n	800be1e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 800be1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800be1e:	7dfb      	ldrb	r3, [r7, #23]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d10a      	bne.n	800be3a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800be24:	4b5e      	ldr	r3, [pc, #376]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800be26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800be32:	495b      	ldr	r1, [pc, #364]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800be34:	4313      	orrs	r3, r2
 800be36:	658b      	str	r3, [r1, #88]	; 0x58
 800be38:	e001      	b.n	800be3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be3a:	7dfb      	ldrb	r3, [r7, #23]
 800be3c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800be46:	2b00      	cmp	r3, #0
 800be48:	d033      	beq.n	800beb2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800be50:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800be54:	d01c      	beq.n	800be90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800be56:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800be5a:	d816      	bhi.n	800be8a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 800be5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800be60:	d003      	beq.n	800be6a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800be62:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800be66:	d007      	beq.n	800be78 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 800be68:	e00f      	b.n	800be8a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be6a:	4b4d      	ldr	r3, [pc, #308]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800be6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be6e:	4a4c      	ldr	r2, [pc, #304]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800be70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800be74:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800be76:	e00c      	b.n	800be92 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	3324      	adds	r3, #36	; 0x24
 800be7c:	2101      	movs	r1, #1
 800be7e:	4618      	mov	r0, r3
 800be80:	f000 fc6e 	bl	800c760 <RCCEx_PLL3_Config>
 800be84:	4603      	mov	r3, r0
 800be86:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800be88:	e003      	b.n	800be92 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800be8a:	2301      	movs	r3, #1
 800be8c:	75fb      	strb	r3, [r7, #23]
      break;
 800be8e:	e000      	b.n	800be92 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 800be90:	bf00      	nop
    }

    if(ret == HAL_OK)
 800be92:	7dfb      	ldrb	r3, [r7, #23]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d10a      	bne.n	800beae <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800be98:	4b41      	ldr	r3, [pc, #260]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800be9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be9c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bea6:	493e      	ldr	r1, [pc, #248]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bea8:	4313      	orrs	r3, r2
 800beaa:	654b      	str	r3, [r1, #84]	; 0x54
 800beac:	e001      	b.n	800beb2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800beae:	7dfb      	ldrb	r3, [r7, #23]
 800beb0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d029      	beq.n	800bf12 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d003      	beq.n	800bece <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800bec6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800beca:	d007      	beq.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800becc:	e00f      	b.n	800beee <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bece:	4b34      	ldr	r3, [pc, #208]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bed2:	4a33      	ldr	r2, [pc, #204]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bed4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bed8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800beda:	e00b      	b.n	800bef4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	3304      	adds	r3, #4
 800bee0:	2102      	movs	r1, #2
 800bee2:	4618      	mov	r0, r3
 800bee4:	f000 fb8a 	bl	800c5fc <RCCEx_PLL2_Config>
 800bee8:	4603      	mov	r3, r0
 800beea:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800beec:	e002      	b.n	800bef4 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800beee:	2301      	movs	r3, #1
 800bef0:	75fb      	strb	r3, [r7, #23]
      break;
 800bef2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bef4:	7dfb      	ldrb	r3, [r7, #23]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d109      	bne.n	800bf0e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800befa:	4b29      	ldr	r3, [pc, #164]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800befc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800befe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf06:	4926      	ldr	r1, [pc, #152]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800bf0c:	e001      	b.n	800bf12 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf0e:	7dfb      	ldrb	r3, [r7, #23]
 800bf10:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d00a      	beq.n	800bf34 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	3324      	adds	r3, #36	; 0x24
 800bf22:	2102      	movs	r1, #2
 800bf24:	4618      	mov	r0, r3
 800bf26:	f000 fc1b 	bl	800c760 <RCCEx_PLL3_Config>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d001      	beq.n	800bf34 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 800bf30:	2301      	movs	r3, #1
 800bf32:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d033      	beq.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bf48:	d017      	beq.n	800bf7a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800bf4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bf4e:	d811      	bhi.n	800bf74 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800bf50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf54:	d013      	beq.n	800bf7e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800bf56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf5a:	d80b      	bhi.n	800bf74 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d010      	beq.n	800bf82 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 800bf60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf64:	d106      	bne.n	800bf74 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf66:	4b0e      	ldr	r3, [pc, #56]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bf68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf6a:	4a0d      	ldr	r2, [pc, #52]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bf6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bf70:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800bf72:	e007      	b.n	800bf84 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bf74:	2301      	movs	r3, #1
 800bf76:	75fb      	strb	r3, [r7, #23]
      break;
 800bf78:	e004      	b.n	800bf84 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800bf7a:	bf00      	nop
 800bf7c:	e002      	b.n	800bf84 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800bf7e:	bf00      	nop
 800bf80:	e000      	b.n	800bf84 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800bf82:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bf84:	7dfb      	ldrb	r3, [r7, #23]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d10c      	bne.n	800bfa4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bf8a:	4b05      	ldr	r3, [pc, #20]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bf8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf8e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf96:	4902      	ldr	r1, [pc, #8]	; (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800bf98:	4313      	orrs	r3, r2
 800bf9a:	654b      	str	r3, [r1, #84]	; 0x54
 800bf9c:	e004      	b.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 800bf9e:	bf00      	nop
 800bfa0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfa4:	7dfb      	ldrb	r3, [r7, #23]
 800bfa6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d008      	beq.n	800bfc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bfb4:	4b31      	ldr	r3, [pc, #196]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bfb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfb8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfc0:	492e      	ldr	r1, [pc, #184]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bfc2:	4313      	orrs	r3, r2
 800bfc4:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d009      	beq.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800bfd2:	4b2a      	ldr	r3, [pc, #168]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bfd4:	691b      	ldr	r3, [r3, #16]
 800bfd6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800bfe0:	4926      	ldr	r1, [pc, #152]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bfe2:	4313      	orrs	r3, r2
 800bfe4:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d008      	beq.n	800c004 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bff2:	4b22      	ldr	r3, [pc, #136]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800bff4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bff6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bffe:	491f      	ldr	r1, [pc, #124]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c000:	4313      	orrs	r3, r2
 800c002:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d00d      	beq.n	800c02c <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c010:	4b1a      	ldr	r3, [pc, #104]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c012:	691b      	ldr	r3, [r3, #16]
 800c014:	4a19      	ldr	r2, [pc, #100]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c016:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c01a:	6113      	str	r3, [r2, #16]
 800c01c:	4b17      	ldr	r3, [pc, #92]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c01e:	691a      	ldr	r2, [r3, #16]
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c026:	4915      	ldr	r1, [pc, #84]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c028:	4313      	orrs	r3, r2
 800c02a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	2b00      	cmp	r3, #0
 800c032:	da08      	bge.n	800c046 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c034:	4b11      	ldr	r3, [pc, #68]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c036:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c038:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c040:	490e      	ldr	r1, [pc, #56]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c042:	4313      	orrs	r3, r2
 800c044:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d009      	beq.n	800c066 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c052:	4b0a      	ldr	r3, [pc, #40]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c056:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c060:	4906      	ldr	r1, [pc, #24]	; (800c07c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c062:	4313      	orrs	r3, r2
 800c064:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800c066:	7dbb      	ldrb	r3, [r7, #22]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d101      	bne.n	800c070 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 800c06c:	2300      	movs	r3, #0
 800c06e:	e000      	b.n	800c072 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 800c070:	2301      	movs	r3, #1
}
 800c072:	4618      	mov	r0, r3
 800c074:	3718      	adds	r7, #24
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}
 800c07a:	bf00      	nop
 800c07c:	58024400 	.word	0x58024400

0800c080 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c084:	f7ff f85a 	bl	800b13c <HAL_RCC_GetHCLKFreq>
 800c088:	4602      	mov	r2, r0
 800c08a:	4b06      	ldr	r3, [pc, #24]	; (800c0a4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c08c:	6a1b      	ldr	r3, [r3, #32]
 800c08e:	091b      	lsrs	r3, r3, #4
 800c090:	f003 0307 	and.w	r3, r3, #7
 800c094:	4904      	ldr	r1, [pc, #16]	; (800c0a8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c096:	5ccb      	ldrb	r3, [r1, r3]
 800c098:	f003 031f 	and.w	r3, r3, #31
 800c09c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	bd80      	pop	{r7, pc}
 800c0a4:	58024400 	.word	0x58024400
 800c0a8:	08014524 	.word	0x08014524

0800c0ac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800c0ac:	b480      	push	{r7}
 800c0ae:	b089      	sub	sp, #36	; 0x24
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c0b4:	4ba1      	ldr	r3, [pc, #644]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0b8:	f003 0303 	and.w	r3, r3, #3
 800c0bc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800c0be:	4b9f      	ldr	r3, [pc, #636]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0c2:	0b1b      	lsrs	r3, r3, #12
 800c0c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c0c8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c0ca:	4b9c      	ldr	r3, [pc, #624]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ce:	091b      	lsrs	r3, r3, #4
 800c0d0:	f003 0301 	and.w	r3, r3, #1
 800c0d4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800c0d6:	4b99      	ldr	r3, [pc, #612]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0da:	08db      	lsrs	r3, r3, #3
 800c0dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c0e0:	693a      	ldr	r2, [r7, #16]
 800c0e2:	fb02 f303 	mul.w	r3, r2, r3
 800c0e6:	ee07 3a90 	vmov	s15, r3
 800c0ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c0f2:	697b      	ldr	r3, [r7, #20]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	f000 8111 	beq.w	800c31c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c0fa:	69bb      	ldr	r3, [r7, #24]
 800c0fc:	2b02      	cmp	r3, #2
 800c0fe:	f000 8083 	beq.w	800c208 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c102:	69bb      	ldr	r3, [r7, #24]
 800c104:	2b02      	cmp	r3, #2
 800c106:	f200 80a1 	bhi.w	800c24c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c10a:	69bb      	ldr	r3, [r7, #24]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d003      	beq.n	800c118 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c110:	69bb      	ldr	r3, [r7, #24]
 800c112:	2b01      	cmp	r3, #1
 800c114:	d056      	beq.n	800c1c4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c116:	e099      	b.n	800c24c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c118:	4b88      	ldr	r3, [pc, #544]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f003 0320 	and.w	r3, r3, #32
 800c120:	2b00      	cmp	r3, #0
 800c122:	d02d      	beq.n	800c180 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800c124:	4b85      	ldr	r3, [pc, #532]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	08db      	lsrs	r3, r3, #3
 800c12a:	f003 0303 	and.w	r3, r3, #3
 800c12e:	4a84      	ldr	r2, [pc, #528]	; (800c340 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c130:	fa22 f303 	lsr.w	r3, r2, r3
 800c134:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	ee07 3a90 	vmov	s15, r3
 800c13c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c140:	697b      	ldr	r3, [r7, #20]
 800c142:	ee07 3a90 	vmov	s15, r3
 800c146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c14a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c14e:	4b7b      	ldr	r3, [pc, #492]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c156:	ee07 3a90 	vmov	s15, r3
 800c15a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c15e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c162:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c16a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c16e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c17a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800c17e:	e087      	b.n	800c290 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c180:	697b      	ldr	r3, [r7, #20]
 800c182:	ee07 3a90 	vmov	s15, r3
 800c186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c18a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c348 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c18e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c192:	4b6a      	ldr	r3, [pc, #424]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c19a:	ee07 3a90 	vmov	s15, r3
 800c19e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1a6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c1aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c1b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c1c2:	e065      	b.n	800c290 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	ee07 3a90 	vmov	s15, r3
 800c1ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1ce:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c34c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c1d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1d6:	4b59      	ldr	r3, [pc, #356]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c1d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1de:	ee07 3a90 	vmov	s15, r3
 800c1e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1e6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1ea:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c1ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c1fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c202:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c206:	e043      	b.n	800c290 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	ee07 3a90 	vmov	s15, r3
 800c20e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c212:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c350 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c21a:	4b48      	ldr	r3, [pc, #288]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c21c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c21e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c222:	ee07 3a90 	vmov	s15, r3
 800c226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c22a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c22e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c23a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c23e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c242:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c246:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c24a:	e021      	b.n	800c290 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c24c:	697b      	ldr	r3, [r7, #20]
 800c24e:	ee07 3a90 	vmov	s15, r3
 800c252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c256:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c34c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c25a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c25e:	4b37      	ldr	r3, [pc, #220]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c266:	ee07 3a90 	vmov	s15, r3
 800c26a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c26e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c272:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c344 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c27a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c27e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c28a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c28e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800c290:	4b2a      	ldr	r3, [pc, #168]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c294:	0a5b      	lsrs	r3, r3, #9
 800c296:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c29a:	ee07 3a90 	vmov	s15, r3
 800c29e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c2a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c2a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c2aa:	edd7 6a07 	vldr	s13, [r7, #28]
 800c2ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c2b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c2b6:	ee17 2a90 	vmov	r2, s15
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800c2be:	4b1f      	ldr	r3, [pc, #124]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c2c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2c2:	0c1b      	lsrs	r3, r3, #16
 800c2c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c2c8:	ee07 3a90 	vmov	s15, r3
 800c2cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c2d0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c2d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c2d8:	edd7 6a07 	vldr	s13, [r7, #28]
 800c2dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c2e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c2e4:	ee17 2a90 	vmov	r2, s15
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800c2ec:	4b13      	ldr	r3, [pc, #76]	; (800c33c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c2ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2f0:	0e1b      	lsrs	r3, r3, #24
 800c2f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c2f6:	ee07 3a90 	vmov	s15, r3
 800c2fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c2fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c302:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c306:	edd7 6a07 	vldr	s13, [r7, #28]
 800c30a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c30e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c312:	ee17 2a90 	vmov	r2, s15
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c31a:	e008      	b.n	800c32e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2200      	movs	r2, #0
 800c320:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2200      	movs	r2, #0
 800c326:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2200      	movs	r2, #0
 800c32c:	609a      	str	r2, [r3, #8]
}
 800c32e:	bf00      	nop
 800c330:	3724      	adds	r7, #36	; 0x24
 800c332:	46bd      	mov	sp, r7
 800c334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c338:	4770      	bx	lr
 800c33a:	bf00      	nop
 800c33c:	58024400 	.word	0x58024400
 800c340:	03d09000 	.word	0x03d09000
 800c344:	46000000 	.word	0x46000000
 800c348:	4c742400 	.word	0x4c742400
 800c34c:	4a742400 	.word	0x4a742400
 800c350:	4c371b00 	.word	0x4c371b00

0800c354 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800c354:	b480      	push	{r7}
 800c356:	b089      	sub	sp, #36	; 0x24
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c35c:	4ba1      	ldr	r3, [pc, #644]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c35e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c360:	f003 0303 	and.w	r3, r3, #3
 800c364:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800c366:	4b9f      	ldr	r3, [pc, #636]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c36a:	0d1b      	lsrs	r3, r3, #20
 800c36c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c370:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c372:	4b9c      	ldr	r3, [pc, #624]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c376:	0a1b      	lsrs	r3, r3, #8
 800c378:	f003 0301 	and.w	r3, r3, #1
 800c37c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800c37e:	4b99      	ldr	r3, [pc, #612]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c382:	08db      	lsrs	r3, r3, #3
 800c384:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c388:	693a      	ldr	r2, [r7, #16]
 800c38a:	fb02 f303 	mul.w	r3, r2, r3
 800c38e:	ee07 3a90 	vmov	s15, r3
 800c392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c396:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c39a:	697b      	ldr	r3, [r7, #20]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	f000 8111 	beq.w	800c5c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c3a2:	69bb      	ldr	r3, [r7, #24]
 800c3a4:	2b02      	cmp	r3, #2
 800c3a6:	f000 8083 	beq.w	800c4b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c3aa:	69bb      	ldr	r3, [r7, #24]
 800c3ac:	2b02      	cmp	r3, #2
 800c3ae:	f200 80a1 	bhi.w	800c4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c3b2:	69bb      	ldr	r3, [r7, #24]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d003      	beq.n	800c3c0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c3b8:	69bb      	ldr	r3, [r7, #24]
 800c3ba:	2b01      	cmp	r3, #1
 800c3bc:	d056      	beq.n	800c46c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c3be:	e099      	b.n	800c4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c3c0:	4b88      	ldr	r3, [pc, #544]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f003 0320 	and.w	r3, r3, #32
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d02d      	beq.n	800c428 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800c3cc:	4b85      	ldr	r3, [pc, #532]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	08db      	lsrs	r3, r3, #3
 800c3d2:	f003 0303 	and.w	r3, r3, #3
 800c3d6:	4a84      	ldr	r2, [pc, #528]	; (800c5e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c3d8:	fa22 f303 	lsr.w	r3, r2, r3
 800c3dc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	ee07 3a90 	vmov	s15, r3
 800c3e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3e8:	697b      	ldr	r3, [r7, #20]
 800c3ea:	ee07 3a90 	vmov	s15, r3
 800c3ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3f6:	4b7b      	ldr	r3, [pc, #492]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c3f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3fe:	ee07 3a90 	vmov	s15, r3
 800c402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c406:	ed97 6a03 	vldr	s12, [r7, #12]
 800c40a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c40e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c416:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c41a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c41e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c422:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800c426:	e087      	b.n	800c538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c428:	697b      	ldr	r3, [r7, #20]
 800c42a:	ee07 3a90 	vmov	s15, r3
 800c42e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c432:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c5f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c43a:	4b6a      	ldr	r3, [pc, #424]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c43c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c43e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c442:	ee07 3a90 	vmov	s15, r3
 800c446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c44a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c44e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c45a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c45e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c462:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c466:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c46a:	e065      	b.n	800c538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c46c:	697b      	ldr	r3, [r7, #20]
 800c46e:	ee07 3a90 	vmov	s15, r3
 800c472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c476:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c5f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c47a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c47e:	4b59      	ldr	r3, [pc, #356]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c486:	ee07 3a90 	vmov	s15, r3
 800c48a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c48e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c492:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c496:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c49a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c49e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c4a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4aa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c4ae:	e043      	b.n	800c538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c4b0:	697b      	ldr	r3, [r7, #20]
 800c4b2:	ee07 3a90 	vmov	s15, r3
 800c4b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ba:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c5f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c4be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4c2:	4b48      	ldr	r3, [pc, #288]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c4c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4ca:	ee07 3a90 	vmov	s15, r3
 800c4ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c4d6:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c4da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c4e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c4f2:	e021      	b.n	800c538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c4f4:	697b      	ldr	r3, [r7, #20]
 800c4f6:	ee07 3a90 	vmov	s15, r3
 800c4fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4fe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c5f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c506:	4b37      	ldr	r3, [pc, #220]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c50a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c50e:	ee07 3a90 	vmov	s15, r3
 800c512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c516:	ed97 6a03 	vldr	s12, [r7, #12]
 800c51a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c5ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c51e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c526:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c52a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c52e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c532:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c536:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800c538:	4b2a      	ldr	r3, [pc, #168]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c53a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c53c:	0a5b      	lsrs	r3, r3, #9
 800c53e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c542:	ee07 3a90 	vmov	s15, r3
 800c546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c54a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c54e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c552:	edd7 6a07 	vldr	s13, [r7, #28]
 800c556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c55a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c55e:	ee17 2a90 	vmov	r2, s15
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800c566:	4b1f      	ldr	r3, [pc, #124]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c56a:	0c1b      	lsrs	r3, r3, #16
 800c56c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c570:	ee07 3a90 	vmov	s15, r3
 800c574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c578:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c57c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c580:	edd7 6a07 	vldr	s13, [r7, #28]
 800c584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c58c:	ee17 2a90 	vmov	r2, s15
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800c594:	4b13      	ldr	r3, [pc, #76]	; (800c5e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c598:	0e1b      	lsrs	r3, r3, #24
 800c59a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c59e:	ee07 3a90 	vmov	s15, r3
 800c5a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c5aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c5ae:	edd7 6a07 	vldr	s13, [r7, #28]
 800c5b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c5b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c5ba:	ee17 2a90 	vmov	r2, s15
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c5c2:	e008      	b.n	800c5d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	609a      	str	r2, [r3, #8]
}
 800c5d6:	bf00      	nop
 800c5d8:	3724      	adds	r7, #36	; 0x24
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e0:	4770      	bx	lr
 800c5e2:	bf00      	nop
 800c5e4:	58024400 	.word	0x58024400
 800c5e8:	03d09000 	.word	0x03d09000
 800c5ec:	46000000 	.word	0x46000000
 800c5f0:	4c742400 	.word	0x4c742400
 800c5f4:	4a742400 	.word	0x4a742400
 800c5f8:	4c371b00 	.word	0x4c371b00

0800c5fc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b084      	sub	sp, #16
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
 800c604:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c606:	2300      	movs	r3, #0
 800c608:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c60a:	4b53      	ldr	r3, [pc, #332]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c60c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c60e:	f003 0303 	and.w	r3, r3, #3
 800c612:	2b03      	cmp	r3, #3
 800c614:	d101      	bne.n	800c61a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c616:	2301      	movs	r3, #1
 800c618:	e099      	b.n	800c74e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c61a:	4b4f      	ldr	r3, [pc, #316]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	4a4e      	ldr	r2, [pc, #312]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c620:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c624:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c626:	f7fa fa7b 	bl	8006b20 <HAL_GetTick>
 800c62a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c62c:	e008      	b.n	800c640 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800c62e:	f7fa fa77 	bl	8006b20 <HAL_GetTick>
 800c632:	4602      	mov	r2, r0
 800c634:	68bb      	ldr	r3, [r7, #8]
 800c636:	1ad3      	subs	r3, r2, r3
 800c638:	2b02      	cmp	r3, #2
 800c63a:	d901      	bls.n	800c640 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c63c:	2303      	movs	r3, #3
 800c63e:	e086      	b.n	800c74e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c640:	4b45      	ldr	r3, [pc, #276]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d1f0      	bne.n	800c62e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c64c:	4b42      	ldr	r3, [pc, #264]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c64e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c650:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	031b      	lsls	r3, r3, #12
 800c65a:	493f      	ldr	r1, [pc, #252]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c65c:	4313      	orrs	r3, r2
 800c65e:	628b      	str	r3, [r1, #40]	; 0x28
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	685b      	ldr	r3, [r3, #4]
 800c664:	3b01      	subs	r3, #1
 800c666:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	689b      	ldr	r3, [r3, #8]
 800c66e:	3b01      	subs	r3, #1
 800c670:	025b      	lsls	r3, r3, #9
 800c672:	b29b      	uxth	r3, r3
 800c674:	431a      	orrs	r2, r3
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	68db      	ldr	r3, [r3, #12]
 800c67a:	3b01      	subs	r3, #1
 800c67c:	041b      	lsls	r3, r3, #16
 800c67e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800c682:	431a      	orrs	r2, r3
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	691b      	ldr	r3, [r3, #16]
 800c688:	3b01      	subs	r3, #1
 800c68a:	061b      	lsls	r3, r3, #24
 800c68c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800c690:	4931      	ldr	r1, [pc, #196]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c692:	4313      	orrs	r3, r2
 800c694:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c696:	4b30      	ldr	r3, [pc, #192]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c69a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	695b      	ldr	r3, [r3, #20]
 800c6a2:	492d      	ldr	r1, [pc, #180]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c6a8:	4b2b      	ldr	r3, [pc, #172]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6ac:	f023 0220 	bic.w	r2, r3, #32
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	699b      	ldr	r3, [r3, #24]
 800c6b4:	4928      	ldr	r1, [pc, #160]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6b6:	4313      	orrs	r3, r2
 800c6b8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c6ba:	4b27      	ldr	r3, [pc, #156]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6be:	4a26      	ldr	r2, [pc, #152]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6c0:	f023 0310 	bic.w	r3, r3, #16
 800c6c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c6c6:	4b24      	ldr	r3, [pc, #144]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c6ca:	4b24      	ldr	r3, [pc, #144]	; (800c75c <RCCEx_PLL2_Config+0x160>)
 800c6cc:	4013      	ands	r3, r2
 800c6ce:	687a      	ldr	r2, [r7, #4]
 800c6d0:	69d2      	ldr	r2, [r2, #28]
 800c6d2:	00d2      	lsls	r2, r2, #3
 800c6d4:	4920      	ldr	r1, [pc, #128]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6d6:	4313      	orrs	r3, r2
 800c6d8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c6da:	4b1f      	ldr	r3, [pc, #124]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6de:	4a1e      	ldr	r2, [pc, #120]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6e0:	f043 0310 	orr.w	r3, r3, #16
 800c6e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d106      	bne.n	800c6fa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c6ec:	4b1a      	ldr	r3, [pc, #104]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6f0:	4a19      	ldr	r2, [pc, #100]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c6f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c6f6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c6f8:	e00f      	b.n	800c71a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	2b01      	cmp	r3, #1
 800c6fe:	d106      	bne.n	800c70e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c700:	4b15      	ldr	r3, [pc, #84]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c704:	4a14      	ldr	r2, [pc, #80]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c706:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c70a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c70c:	e005      	b.n	800c71a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c70e:	4b12      	ldr	r3, [pc, #72]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c712:	4a11      	ldr	r2, [pc, #68]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c714:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c718:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c71a:	4b0f      	ldr	r3, [pc, #60]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	4a0e      	ldr	r2, [pc, #56]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c720:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c724:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c726:	f7fa f9fb 	bl	8006b20 <HAL_GetTick>
 800c72a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c72c:	e008      	b.n	800c740 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800c72e:	f7fa f9f7 	bl	8006b20 <HAL_GetTick>
 800c732:	4602      	mov	r2, r0
 800c734:	68bb      	ldr	r3, [r7, #8]
 800c736:	1ad3      	subs	r3, r2, r3
 800c738:	2b02      	cmp	r3, #2
 800c73a:	d901      	bls.n	800c740 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c73c:	2303      	movs	r3, #3
 800c73e:	e006      	b.n	800c74e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c740:	4b05      	ldr	r3, [pc, #20]	; (800c758 <RCCEx_PLL2_Config+0x15c>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d0f0      	beq.n	800c72e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3710      	adds	r7, #16
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
 800c756:	bf00      	nop
 800c758:	58024400 	.word	0x58024400
 800c75c:	ffff0007 	.word	0xffff0007

0800c760 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b084      	sub	sp, #16
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
 800c768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c76a:	2300      	movs	r3, #0
 800c76c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c76e:	4b53      	ldr	r3, [pc, #332]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c772:	f003 0303 	and.w	r3, r3, #3
 800c776:	2b03      	cmp	r3, #3
 800c778:	d101      	bne.n	800c77e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c77a:	2301      	movs	r3, #1
 800c77c:	e099      	b.n	800c8b2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c77e:	4b4f      	ldr	r3, [pc, #316]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	4a4e      	ldr	r2, [pc, #312]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c784:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c788:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c78a:	f7fa f9c9 	bl	8006b20 <HAL_GetTick>
 800c78e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c790:	e008      	b.n	800c7a4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800c792:	f7fa f9c5 	bl	8006b20 <HAL_GetTick>
 800c796:	4602      	mov	r2, r0
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	1ad3      	subs	r3, r2, r3
 800c79c:	2b02      	cmp	r3, #2
 800c79e:	d901      	bls.n	800c7a4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c7a0:	2303      	movs	r3, #3
 800c7a2:	e086      	b.n	800c8b2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c7a4:	4b45      	ldr	r3, [pc, #276]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d1f0      	bne.n	800c792 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c7b0:	4b42      	ldr	r3, [pc, #264]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c7b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7b4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	051b      	lsls	r3, r3, #20
 800c7be:	493f      	ldr	r1, [pc, #252]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	628b      	str	r3, [r1, #40]	; 0x28
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	685b      	ldr	r3, [r3, #4]
 800c7c8:	3b01      	subs	r3, #1
 800c7ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	689b      	ldr	r3, [r3, #8]
 800c7d2:	3b01      	subs	r3, #1
 800c7d4:	025b      	lsls	r3, r3, #9
 800c7d6:	b29b      	uxth	r3, r3
 800c7d8:	431a      	orrs	r2, r3
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	68db      	ldr	r3, [r3, #12]
 800c7de:	3b01      	subs	r3, #1
 800c7e0:	041b      	lsls	r3, r3, #16
 800c7e2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800c7e6:	431a      	orrs	r2, r3
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	691b      	ldr	r3, [r3, #16]
 800c7ec:	3b01      	subs	r3, #1
 800c7ee:	061b      	lsls	r3, r3, #24
 800c7f0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800c7f4:	4931      	ldr	r1, [pc, #196]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c7f6:	4313      	orrs	r3, r2
 800c7f8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c7fa:	4b30      	ldr	r3, [pc, #192]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c7fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7fe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	695b      	ldr	r3, [r3, #20]
 800c806:	492d      	ldr	r1, [pc, #180]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c808:	4313      	orrs	r3, r2
 800c80a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c80c:	4b2b      	ldr	r3, [pc, #172]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c80e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c810:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	699b      	ldr	r3, [r3, #24]
 800c818:	4928      	ldr	r1, [pc, #160]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c81a:	4313      	orrs	r3, r2
 800c81c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c81e:	4b27      	ldr	r3, [pc, #156]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c822:	4a26      	ldr	r2, [pc, #152]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c824:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c828:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c82a:	4b24      	ldr	r3, [pc, #144]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c82c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c82e:	4b24      	ldr	r3, [pc, #144]	; (800c8c0 <RCCEx_PLL3_Config+0x160>)
 800c830:	4013      	ands	r3, r2
 800c832:	687a      	ldr	r2, [r7, #4]
 800c834:	69d2      	ldr	r2, [r2, #28]
 800c836:	00d2      	lsls	r2, r2, #3
 800c838:	4920      	ldr	r1, [pc, #128]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c83a:	4313      	orrs	r3, r2
 800c83c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c83e:	4b1f      	ldr	r3, [pc, #124]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c842:	4a1e      	ldr	r2, [pc, #120]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c848:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d106      	bne.n	800c85e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c850:	4b1a      	ldr	r3, [pc, #104]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c854:	4a19      	ldr	r2, [pc, #100]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c856:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c85a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c85c:	e00f      	b.n	800c87e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	2b01      	cmp	r3, #1
 800c862:	d106      	bne.n	800c872 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c864:	4b15      	ldr	r3, [pc, #84]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c868:	4a14      	ldr	r2, [pc, #80]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c86a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c86e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c870:	e005      	b.n	800c87e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c872:	4b12      	ldr	r3, [pc, #72]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c876:	4a11      	ldr	r2, [pc, #68]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c878:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c87c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c87e:	4b0f      	ldr	r3, [pc, #60]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	4a0e      	ldr	r2, [pc, #56]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c888:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c88a:	f7fa f949 	bl	8006b20 <HAL_GetTick>
 800c88e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c890:	e008      	b.n	800c8a4 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800c892:	f7fa f945 	bl	8006b20 <HAL_GetTick>
 800c896:	4602      	mov	r2, r0
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	1ad3      	subs	r3, r2, r3
 800c89c:	2b02      	cmp	r3, #2
 800c89e:	d901      	bls.n	800c8a4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c8a0:	2303      	movs	r3, #3
 800c8a2:	e006      	b.n	800c8b2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c8a4:	4b05      	ldr	r3, [pc, #20]	; (800c8bc <RCCEx_PLL3_Config+0x15c>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d0f0      	beq.n	800c892 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c8b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	3710      	adds	r7, #16
 800c8b6:	46bd      	mov	sp, r7
 800c8b8:	bd80      	pop	{r7, pc}
 800c8ba:	bf00      	nop
 800c8bc:	58024400 	.word	0x58024400
 800c8c0:	ffff0007 	.word	0xffff0007

0800c8c4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b084      	sub	sp, #16
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d101      	bne.n	800c8d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	e0f1      	b.n	800caba <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2200      	movs	r2, #0
 800c8da:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	4a78      	ldr	r2, [pc, #480]	; (800cac4 <HAL_SPI_Init+0x200>)
 800c8e2:	4293      	cmp	r3, r2
 800c8e4:	d00f      	beq.n	800c906 <HAL_SPI_Init+0x42>
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	4a77      	ldr	r2, [pc, #476]	; (800cac8 <HAL_SPI_Init+0x204>)
 800c8ec:	4293      	cmp	r3, r2
 800c8ee:	d00a      	beq.n	800c906 <HAL_SPI_Init+0x42>
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	4a75      	ldr	r2, [pc, #468]	; (800cacc <HAL_SPI_Init+0x208>)
 800c8f6:	4293      	cmp	r3, r2
 800c8f8:	d005      	beq.n	800c906 <HAL_SPI_Init+0x42>
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	68db      	ldr	r3, [r3, #12]
 800c8fe:	2b0f      	cmp	r3, #15
 800c900:	d901      	bls.n	800c906 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800c902:	2301      	movs	r3, #1
 800c904:	e0d9      	b.n	800caba <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800c906:	6878      	ldr	r0, [r7, #4]
 800c908:	f000 f8e2 	bl	800cad0 <SPI_GetPacketSize>
 800c90c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4a6c      	ldr	r2, [pc, #432]	; (800cac4 <HAL_SPI_Init+0x200>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d00c      	beq.n	800c932 <HAL_SPI_Init+0x6e>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a6a      	ldr	r2, [pc, #424]	; (800cac8 <HAL_SPI_Init+0x204>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d007      	beq.n	800c932 <HAL_SPI_Init+0x6e>
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	4a69      	ldr	r2, [pc, #420]	; (800cacc <HAL_SPI_Init+0x208>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d002      	beq.n	800c932 <HAL_SPI_Init+0x6e>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	2b08      	cmp	r3, #8
 800c930:	d811      	bhi.n	800c956 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c936:	4a63      	ldr	r2, [pc, #396]	; (800cac4 <HAL_SPI_Init+0x200>)
 800c938:	4293      	cmp	r3, r2
 800c93a:	d009      	beq.n	800c950 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	4a61      	ldr	r2, [pc, #388]	; (800cac8 <HAL_SPI_Init+0x204>)
 800c942:	4293      	cmp	r3, r2
 800c944:	d004      	beq.n	800c950 <HAL_SPI_Init+0x8c>
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	4a60      	ldr	r2, [pc, #384]	; (800cacc <HAL_SPI_Init+0x208>)
 800c94c:	4293      	cmp	r3, r2
 800c94e:	d104      	bne.n	800c95a <HAL_SPI_Init+0x96>
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	2b10      	cmp	r3, #16
 800c954:	d901      	bls.n	800c95a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800c956:	2301      	movs	r3, #1
 800c958:	e0af      	b.n	800caba <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c960:	b2db      	uxtb	r3, r3
 800c962:	2b00      	cmp	r3, #0
 800c964:	d106      	bne.n	800c974 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2200      	movs	r2, #0
 800c96a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f7f8 fa92 	bl	8004e98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2202      	movs	r2, #2
 800c978:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	681a      	ldr	r2, [r3, #0]
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f022 0201 	bic.w	r2, r2, #1
 800c98a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	689b      	ldr	r3, [r3, #8]
 800c992:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800c996:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	699b      	ldr	r3, [r3, #24]
 800c99c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c9a0:	d119      	bne.n	800c9d6 <HAL_SPI_Init+0x112>
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	685b      	ldr	r3, [r3, #4]
 800c9a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c9aa:	d103      	bne.n	800c9b4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d008      	beq.n	800c9c6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d10c      	bne.n	800c9d6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c9c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c9c4:	d107      	bne.n	800c9d6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	681a      	ldr	r2, [r3, #0]
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c9d4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	69da      	ldr	r2, [r3, #28]
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9de:	431a      	orrs	r2, r3
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	431a      	orrs	r2, r3
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9e8:	ea42 0103 	orr.w	r1, r2, r3
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	68da      	ldr	r2, [r3, #12]
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	430a      	orrs	r2, r1
 800c9f6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca00:	431a      	orrs	r2, r3
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca06:	431a      	orrs	r2, r3
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	699b      	ldr	r3, [r3, #24]
 800ca0c:	431a      	orrs	r2, r3
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	691b      	ldr	r3, [r3, #16]
 800ca12:	431a      	orrs	r2, r3
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	695b      	ldr	r3, [r3, #20]
 800ca18:	431a      	orrs	r2, r3
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	6a1b      	ldr	r3, [r3, #32]
 800ca1e:	431a      	orrs	r2, r3
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	685b      	ldr	r3, [r3, #4]
 800ca24:	431a      	orrs	r2, r3
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca2a:	431a      	orrs	r2, r3
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	689b      	ldr	r3, [r3, #8]
 800ca30:	431a      	orrs	r2, r3
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca36:	ea42 0103 	orr.w	r1, r2, r3
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	430a      	orrs	r2, r1
 800ca44:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	685b      	ldr	r3, [r3, #4]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d113      	bne.n	800ca76 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	689b      	ldr	r3, [r3, #8]
 800ca54:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ca60:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	689b      	ldr	r3, [r3, #8]
 800ca68:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ca74:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	f022 0201 	bic.w	r2, r2, #1
 800ca84:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	685b      	ldr	r3, [r3, #4]
 800ca8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d00a      	beq.n	800caa8 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	68db      	ldr	r3, [r3, #12]
 800ca98:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	430a      	orrs	r2, r1
 800caa6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2200      	movs	r2, #0
 800caac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2201      	movs	r2, #1
 800cab4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3710      	adds	r7, #16
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	40013000 	.word	0x40013000
 800cac8:	40003800 	.word	0x40003800
 800cacc:	40003c00 	.word	0x40003c00

0800cad0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800cad0:	b480      	push	{r7}
 800cad2:	b085      	sub	sp, #20
 800cad4:	af00      	add	r7, sp, #0
 800cad6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cadc:	095b      	lsrs	r3, r3, #5
 800cade:	3301      	adds	r3, #1
 800cae0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	68db      	ldr	r3, [r3, #12]
 800cae6:	3301      	adds	r3, #1
 800cae8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	3307      	adds	r3, #7
 800caee:	08db      	lsrs	r3, r3, #3
 800caf0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	68fa      	ldr	r2, [r7, #12]
 800caf6:	fb02 f303 	mul.w	r3, r2, r3
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3714      	adds	r7, #20
 800cafe:	46bd      	mov	sp, r7
 800cb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb04:	4770      	bx	lr

0800cb06 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cb06:	b580      	push	{r7, lr}
 800cb08:	b082      	sub	sp, #8
 800cb0a:	af00      	add	r7, sp, #0
 800cb0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d101      	bne.n	800cb18 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cb14:	2301      	movs	r3, #1
 800cb16:	e049      	b.n	800cbac <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cb1e:	b2db      	uxtb	r3, r3
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d106      	bne.n	800cb32 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2200      	movs	r2, #0
 800cb28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f7f9 f8cf 	bl	8005cd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2202      	movs	r2, #2
 800cb36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681a      	ldr	r2, [r3, #0]
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	3304      	adds	r3, #4
 800cb42:	4619      	mov	r1, r3
 800cb44:	4610      	mov	r0, r2
 800cb46:	f000 fd9f 	bl	800d688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2201      	movs	r2, #1
 800cb56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2201      	movs	r2, #1
 800cb5e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2201      	movs	r2, #1
 800cb66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2201      	movs	r2, #1
 800cb6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2201      	movs	r2, #1
 800cb76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2201      	movs	r2, #1
 800cb7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	2201      	movs	r2, #1
 800cb86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	2201      	movs	r2, #1
 800cb8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	2201      	movs	r2, #1
 800cb96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2201      	movs	r2, #1
 800cb9e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2201      	movs	r2, #1
 800cba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cbaa:	2300      	movs	r3, #0
}
 800cbac:	4618      	mov	r0, r3
 800cbae:	3708      	adds	r7, #8
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}

0800cbb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b085      	sub	sp, #20
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	2b01      	cmp	r3, #1
 800cbc6:	d001      	beq.n	800cbcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cbc8:	2301      	movs	r3, #1
 800cbca:	e054      	b.n	800cc76 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2202      	movs	r2, #2
 800cbd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	68da      	ldr	r2, [r3, #12]
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f042 0201 	orr.w	r2, r2, #1
 800cbe2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	4a26      	ldr	r2, [pc, #152]	; (800cc84 <HAL_TIM_Base_Start_IT+0xd0>)
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d022      	beq.n	800cc34 <HAL_TIM_Base_Start_IT+0x80>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cbf6:	d01d      	beq.n	800cc34 <HAL_TIM_Base_Start_IT+0x80>
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4a22      	ldr	r2, [pc, #136]	; (800cc88 <HAL_TIM_Base_Start_IT+0xd4>)
 800cbfe:	4293      	cmp	r3, r2
 800cc00:	d018      	beq.n	800cc34 <HAL_TIM_Base_Start_IT+0x80>
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	4a21      	ldr	r2, [pc, #132]	; (800cc8c <HAL_TIM_Base_Start_IT+0xd8>)
 800cc08:	4293      	cmp	r3, r2
 800cc0a:	d013      	beq.n	800cc34 <HAL_TIM_Base_Start_IT+0x80>
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	4a1f      	ldr	r2, [pc, #124]	; (800cc90 <HAL_TIM_Base_Start_IT+0xdc>)
 800cc12:	4293      	cmp	r3, r2
 800cc14:	d00e      	beq.n	800cc34 <HAL_TIM_Base_Start_IT+0x80>
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	4a1e      	ldr	r2, [pc, #120]	; (800cc94 <HAL_TIM_Base_Start_IT+0xe0>)
 800cc1c:	4293      	cmp	r3, r2
 800cc1e:	d009      	beq.n	800cc34 <HAL_TIM_Base_Start_IT+0x80>
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	4a1c      	ldr	r2, [pc, #112]	; (800cc98 <HAL_TIM_Base_Start_IT+0xe4>)
 800cc26:	4293      	cmp	r3, r2
 800cc28:	d004      	beq.n	800cc34 <HAL_TIM_Base_Start_IT+0x80>
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	4a1b      	ldr	r2, [pc, #108]	; (800cc9c <HAL_TIM_Base_Start_IT+0xe8>)
 800cc30:	4293      	cmp	r3, r2
 800cc32:	d115      	bne.n	800cc60 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	689a      	ldr	r2, [r3, #8]
 800cc3a:	4b19      	ldr	r3, [pc, #100]	; (800cca0 <HAL_TIM_Base_Start_IT+0xec>)
 800cc3c:	4013      	ands	r3, r2
 800cc3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	2b06      	cmp	r3, #6
 800cc44:	d015      	beq.n	800cc72 <HAL_TIM_Base_Start_IT+0xbe>
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cc4c:	d011      	beq.n	800cc72 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	681a      	ldr	r2, [r3, #0]
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	f042 0201 	orr.w	r2, r2, #1
 800cc5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc5e:	e008      	b.n	800cc72 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	681a      	ldr	r2, [r3, #0]
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	f042 0201 	orr.w	r2, r2, #1
 800cc6e:	601a      	str	r2, [r3, #0]
 800cc70:	e000      	b.n	800cc74 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc72:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cc74:	2300      	movs	r3, #0
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3714      	adds	r7, #20
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc80:	4770      	bx	lr
 800cc82:	bf00      	nop
 800cc84:	40010000 	.word	0x40010000
 800cc88:	40000400 	.word	0x40000400
 800cc8c:	40000800 	.word	0x40000800
 800cc90:	40000c00 	.word	0x40000c00
 800cc94:	40010400 	.word	0x40010400
 800cc98:	40001800 	.word	0x40001800
 800cc9c:	40014000 	.word	0x40014000
 800cca0:	00010007 	.word	0x00010007

0800cca4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cca4:	b480      	push	{r7}
 800cca6:	b083      	sub	sp, #12
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	68da      	ldr	r2, [r3, #12]
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f022 0201 	bic.w	r2, r2, #1
 800ccba:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	6a1a      	ldr	r2, [r3, #32]
 800ccc2:	f241 1311 	movw	r3, #4369	; 0x1111
 800ccc6:	4013      	ands	r3, r2
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d10f      	bne.n	800ccec <HAL_TIM_Base_Stop_IT+0x48>
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	6a1a      	ldr	r2, [r3, #32]
 800ccd2:	f240 4344 	movw	r3, #1092	; 0x444
 800ccd6:	4013      	ands	r3, r2
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d107      	bne.n	800ccec <HAL_TIM_Base_Stop_IT+0x48>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	681a      	ldr	r2, [r3, #0]
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	f022 0201 	bic.w	r2, r2, #1
 800ccea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2201      	movs	r2, #1
 800ccf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800ccf4:	2300      	movs	r3, #0
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	370c      	adds	r7, #12
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd00:	4770      	bx	lr

0800cd02 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cd02:	b580      	push	{r7, lr}
 800cd04:	b082      	sub	sp, #8
 800cd06:	af00      	add	r7, sp, #0
 800cd08:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d101      	bne.n	800cd14 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cd10:	2301      	movs	r3, #1
 800cd12:	e049      	b.n	800cda8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cd1a:	b2db      	uxtb	r3, r3
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d106      	bne.n	800cd2e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2200      	movs	r2, #0
 800cd24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cd28:	6878      	ldr	r0, [r7, #4]
 800cd2a:	f000 f841 	bl	800cdb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	2202      	movs	r2, #2
 800cd32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681a      	ldr	r2, [r3, #0]
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	3304      	adds	r3, #4
 800cd3e:	4619      	mov	r1, r3
 800cd40:	4610      	mov	r0, r2
 800cd42:	f000 fca1 	bl	800d688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2201      	movs	r2, #1
 800cd4a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2201      	movs	r2, #1
 800cd52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	2201      	movs	r2, #1
 800cd5a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	2201      	movs	r2, #1
 800cd62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	2201      	movs	r2, #1
 800cd6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2201      	movs	r2, #1
 800cd72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2201      	movs	r2, #1
 800cd7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2201      	movs	r2, #1
 800cd82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	2201      	movs	r2, #1
 800cd8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	2201      	movs	r2, #1
 800cd92:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2201      	movs	r2, #1
 800cd9a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2201      	movs	r2, #1
 800cda2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cda6:	2300      	movs	r3, #0
}
 800cda8:	4618      	mov	r0, r3
 800cdaa:	3708      	adds	r7, #8
 800cdac:	46bd      	mov	sp, r7
 800cdae:	bd80      	pop	{r7, pc}

0800cdb0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800cdb0:	b480      	push	{r7}
 800cdb2:	b083      	sub	sp, #12
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800cdb8:	bf00      	nop
 800cdba:	370c      	adds	r7, #12
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc2:	4770      	bx	lr

0800cdc4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b084      	sub	sp, #16
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
 800cdcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cdce:	683b      	ldr	r3, [r7, #0]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d109      	bne.n	800cde8 <HAL_TIM_PWM_Start+0x24>
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cdda:	b2db      	uxtb	r3, r3
 800cddc:	2b01      	cmp	r3, #1
 800cdde:	bf14      	ite	ne
 800cde0:	2301      	movne	r3, #1
 800cde2:	2300      	moveq	r3, #0
 800cde4:	b2db      	uxtb	r3, r3
 800cde6:	e03c      	b.n	800ce62 <HAL_TIM_PWM_Start+0x9e>
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	2b04      	cmp	r3, #4
 800cdec:	d109      	bne.n	800ce02 <HAL_TIM_PWM_Start+0x3e>
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800cdf4:	b2db      	uxtb	r3, r3
 800cdf6:	2b01      	cmp	r3, #1
 800cdf8:	bf14      	ite	ne
 800cdfa:	2301      	movne	r3, #1
 800cdfc:	2300      	moveq	r3, #0
 800cdfe:	b2db      	uxtb	r3, r3
 800ce00:	e02f      	b.n	800ce62 <HAL_TIM_PWM_Start+0x9e>
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	2b08      	cmp	r3, #8
 800ce06:	d109      	bne.n	800ce1c <HAL_TIM_PWM_Start+0x58>
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ce0e:	b2db      	uxtb	r3, r3
 800ce10:	2b01      	cmp	r3, #1
 800ce12:	bf14      	ite	ne
 800ce14:	2301      	movne	r3, #1
 800ce16:	2300      	moveq	r3, #0
 800ce18:	b2db      	uxtb	r3, r3
 800ce1a:	e022      	b.n	800ce62 <HAL_TIM_PWM_Start+0x9e>
 800ce1c:	683b      	ldr	r3, [r7, #0]
 800ce1e:	2b0c      	cmp	r3, #12
 800ce20:	d109      	bne.n	800ce36 <HAL_TIM_PWM_Start+0x72>
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ce28:	b2db      	uxtb	r3, r3
 800ce2a:	2b01      	cmp	r3, #1
 800ce2c:	bf14      	ite	ne
 800ce2e:	2301      	movne	r3, #1
 800ce30:	2300      	moveq	r3, #0
 800ce32:	b2db      	uxtb	r3, r3
 800ce34:	e015      	b.n	800ce62 <HAL_TIM_PWM_Start+0x9e>
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	2b10      	cmp	r3, #16
 800ce3a:	d109      	bne.n	800ce50 <HAL_TIM_PWM_Start+0x8c>
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ce42:	b2db      	uxtb	r3, r3
 800ce44:	2b01      	cmp	r3, #1
 800ce46:	bf14      	ite	ne
 800ce48:	2301      	movne	r3, #1
 800ce4a:	2300      	moveq	r3, #0
 800ce4c:	b2db      	uxtb	r3, r3
 800ce4e:	e008      	b.n	800ce62 <HAL_TIM_PWM_Start+0x9e>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ce56:	b2db      	uxtb	r3, r3
 800ce58:	2b01      	cmp	r3, #1
 800ce5a:	bf14      	ite	ne
 800ce5c:	2301      	movne	r3, #1
 800ce5e:	2300      	moveq	r3, #0
 800ce60:	b2db      	uxtb	r3, r3
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d001      	beq.n	800ce6a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ce66:	2301      	movs	r3, #1
 800ce68:	e0a1      	b.n	800cfae <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d104      	bne.n	800ce7a <HAL_TIM_PWM_Start+0xb6>
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2202      	movs	r2, #2
 800ce74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ce78:	e023      	b.n	800cec2 <HAL_TIM_PWM_Start+0xfe>
 800ce7a:	683b      	ldr	r3, [r7, #0]
 800ce7c:	2b04      	cmp	r3, #4
 800ce7e:	d104      	bne.n	800ce8a <HAL_TIM_PWM_Start+0xc6>
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	2202      	movs	r2, #2
 800ce84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ce88:	e01b      	b.n	800cec2 <HAL_TIM_PWM_Start+0xfe>
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	2b08      	cmp	r3, #8
 800ce8e:	d104      	bne.n	800ce9a <HAL_TIM_PWM_Start+0xd6>
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2202      	movs	r2, #2
 800ce94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ce98:	e013      	b.n	800cec2 <HAL_TIM_PWM_Start+0xfe>
 800ce9a:	683b      	ldr	r3, [r7, #0]
 800ce9c:	2b0c      	cmp	r3, #12
 800ce9e:	d104      	bne.n	800ceaa <HAL_TIM_PWM_Start+0xe6>
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2202      	movs	r2, #2
 800cea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cea8:	e00b      	b.n	800cec2 <HAL_TIM_PWM_Start+0xfe>
 800ceaa:	683b      	ldr	r3, [r7, #0]
 800ceac:	2b10      	cmp	r3, #16
 800ceae:	d104      	bne.n	800ceba <HAL_TIM_PWM_Start+0xf6>
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2202      	movs	r2, #2
 800ceb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ceb8:	e003      	b.n	800cec2 <HAL_TIM_PWM_Start+0xfe>
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	2202      	movs	r2, #2
 800cebe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	2201      	movs	r2, #1
 800cec8:	6839      	ldr	r1, [r7, #0]
 800ceca:	4618      	mov	r0, r3
 800cecc:	f000 ffea 	bl	800dea4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	4a38      	ldr	r2, [pc, #224]	; (800cfb8 <HAL_TIM_PWM_Start+0x1f4>)
 800ced6:	4293      	cmp	r3, r2
 800ced8:	d013      	beq.n	800cf02 <HAL_TIM_PWM_Start+0x13e>
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	4a37      	ldr	r2, [pc, #220]	; (800cfbc <HAL_TIM_PWM_Start+0x1f8>)
 800cee0:	4293      	cmp	r3, r2
 800cee2:	d00e      	beq.n	800cf02 <HAL_TIM_PWM_Start+0x13e>
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	4a35      	ldr	r2, [pc, #212]	; (800cfc0 <HAL_TIM_PWM_Start+0x1fc>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	d009      	beq.n	800cf02 <HAL_TIM_PWM_Start+0x13e>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	4a34      	ldr	r2, [pc, #208]	; (800cfc4 <HAL_TIM_PWM_Start+0x200>)
 800cef4:	4293      	cmp	r3, r2
 800cef6:	d004      	beq.n	800cf02 <HAL_TIM_PWM_Start+0x13e>
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	4a32      	ldr	r2, [pc, #200]	; (800cfc8 <HAL_TIM_PWM_Start+0x204>)
 800cefe:	4293      	cmp	r3, r2
 800cf00:	d101      	bne.n	800cf06 <HAL_TIM_PWM_Start+0x142>
 800cf02:	2301      	movs	r3, #1
 800cf04:	e000      	b.n	800cf08 <HAL_TIM_PWM_Start+0x144>
 800cf06:	2300      	movs	r3, #0
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d007      	beq.n	800cf1c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cf1a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	4a25      	ldr	r2, [pc, #148]	; (800cfb8 <HAL_TIM_PWM_Start+0x1f4>)
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d022      	beq.n	800cf6c <HAL_TIM_PWM_Start+0x1a8>
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cf2e:	d01d      	beq.n	800cf6c <HAL_TIM_PWM_Start+0x1a8>
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	4a25      	ldr	r2, [pc, #148]	; (800cfcc <HAL_TIM_PWM_Start+0x208>)
 800cf36:	4293      	cmp	r3, r2
 800cf38:	d018      	beq.n	800cf6c <HAL_TIM_PWM_Start+0x1a8>
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	4a24      	ldr	r2, [pc, #144]	; (800cfd0 <HAL_TIM_PWM_Start+0x20c>)
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d013      	beq.n	800cf6c <HAL_TIM_PWM_Start+0x1a8>
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	4a22      	ldr	r2, [pc, #136]	; (800cfd4 <HAL_TIM_PWM_Start+0x210>)
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	d00e      	beq.n	800cf6c <HAL_TIM_PWM_Start+0x1a8>
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	4a1a      	ldr	r2, [pc, #104]	; (800cfbc <HAL_TIM_PWM_Start+0x1f8>)
 800cf54:	4293      	cmp	r3, r2
 800cf56:	d009      	beq.n	800cf6c <HAL_TIM_PWM_Start+0x1a8>
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	4a1e      	ldr	r2, [pc, #120]	; (800cfd8 <HAL_TIM_PWM_Start+0x214>)
 800cf5e:	4293      	cmp	r3, r2
 800cf60:	d004      	beq.n	800cf6c <HAL_TIM_PWM_Start+0x1a8>
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	4a16      	ldr	r2, [pc, #88]	; (800cfc0 <HAL_TIM_PWM_Start+0x1fc>)
 800cf68:	4293      	cmp	r3, r2
 800cf6a:	d115      	bne.n	800cf98 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	689a      	ldr	r2, [r3, #8]
 800cf72:	4b1a      	ldr	r3, [pc, #104]	; (800cfdc <HAL_TIM_PWM_Start+0x218>)
 800cf74:	4013      	ands	r3, r2
 800cf76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	2b06      	cmp	r3, #6
 800cf7c:	d015      	beq.n	800cfaa <HAL_TIM_PWM_Start+0x1e6>
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cf84:	d011      	beq.n	800cfaa <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	681a      	ldr	r2, [r3, #0]
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	f042 0201 	orr.w	r2, r2, #1
 800cf94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf96:	e008      	b.n	800cfaa <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	681a      	ldr	r2, [r3, #0]
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	f042 0201 	orr.w	r2, r2, #1
 800cfa6:	601a      	str	r2, [r3, #0]
 800cfa8:	e000      	b.n	800cfac <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cfaa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cfac:	2300      	movs	r3, #0
}
 800cfae:	4618      	mov	r0, r3
 800cfb0:	3710      	adds	r7, #16
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	bd80      	pop	{r7, pc}
 800cfb6:	bf00      	nop
 800cfb8:	40010000 	.word	0x40010000
 800cfbc:	40010400 	.word	0x40010400
 800cfc0:	40014000 	.word	0x40014000
 800cfc4:	40014400 	.word	0x40014400
 800cfc8:	40014800 	.word	0x40014800
 800cfcc:	40000400 	.word	0x40000400
 800cfd0:	40000800 	.word	0x40000800
 800cfd4:	40000c00 	.word	0x40000c00
 800cfd8:	40001800 	.word	0x40001800
 800cfdc:	00010007 	.word	0x00010007

0800cfe0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b082      	sub	sp, #8
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	691b      	ldr	r3, [r3, #16]
 800cfee:	f003 0302 	and.w	r3, r3, #2
 800cff2:	2b02      	cmp	r3, #2
 800cff4:	d122      	bne.n	800d03c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	68db      	ldr	r3, [r3, #12]
 800cffc:	f003 0302 	and.w	r3, r3, #2
 800d000:	2b02      	cmp	r3, #2
 800d002:	d11b      	bne.n	800d03c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f06f 0202 	mvn.w	r2, #2
 800d00c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	2201      	movs	r2, #1
 800d012:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	699b      	ldr	r3, [r3, #24]
 800d01a:	f003 0303 	and.w	r3, r3, #3
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d003      	beq.n	800d02a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d022:	6878      	ldr	r0, [r7, #4]
 800d024:	f000 fb12 	bl	800d64c <HAL_TIM_IC_CaptureCallback>
 800d028:	e005      	b.n	800d036 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	f000 fb04 	bl	800d638 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f000 fb15 	bl	800d660 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2200      	movs	r2, #0
 800d03a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	691b      	ldr	r3, [r3, #16]
 800d042:	f003 0304 	and.w	r3, r3, #4
 800d046:	2b04      	cmp	r3, #4
 800d048:	d122      	bne.n	800d090 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	68db      	ldr	r3, [r3, #12]
 800d050:	f003 0304 	and.w	r3, r3, #4
 800d054:	2b04      	cmp	r3, #4
 800d056:	d11b      	bne.n	800d090 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	f06f 0204 	mvn.w	r2, #4
 800d060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2202      	movs	r2, #2
 800d066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	699b      	ldr	r3, [r3, #24]
 800d06e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d072:	2b00      	cmp	r3, #0
 800d074:	d003      	beq.n	800d07e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	f000 fae8 	bl	800d64c <HAL_TIM_IC_CaptureCallback>
 800d07c:	e005      	b.n	800d08a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f000 fada 	bl	800d638 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d084:	6878      	ldr	r0, [r7, #4]
 800d086:	f000 faeb 	bl	800d660 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2200      	movs	r2, #0
 800d08e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	691b      	ldr	r3, [r3, #16]
 800d096:	f003 0308 	and.w	r3, r3, #8
 800d09a:	2b08      	cmp	r3, #8
 800d09c:	d122      	bne.n	800d0e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	68db      	ldr	r3, [r3, #12]
 800d0a4:	f003 0308 	and.w	r3, r3, #8
 800d0a8:	2b08      	cmp	r3, #8
 800d0aa:	d11b      	bne.n	800d0e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f06f 0208 	mvn.w	r2, #8
 800d0b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	2204      	movs	r2, #4
 800d0ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	69db      	ldr	r3, [r3, #28]
 800d0c2:	f003 0303 	and.w	r3, r3, #3
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d003      	beq.n	800d0d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d0ca:	6878      	ldr	r0, [r7, #4]
 800d0cc:	f000 fabe 	bl	800d64c <HAL_TIM_IC_CaptureCallback>
 800d0d0:	e005      	b.n	800d0de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	f000 fab0 	bl	800d638 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0d8:	6878      	ldr	r0, [r7, #4]
 800d0da:	f000 fac1 	bl	800d660 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	691b      	ldr	r3, [r3, #16]
 800d0ea:	f003 0310 	and.w	r3, r3, #16
 800d0ee:	2b10      	cmp	r3, #16
 800d0f0:	d122      	bne.n	800d138 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	68db      	ldr	r3, [r3, #12]
 800d0f8:	f003 0310 	and.w	r3, r3, #16
 800d0fc:	2b10      	cmp	r3, #16
 800d0fe:	d11b      	bne.n	800d138 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	f06f 0210 	mvn.w	r2, #16
 800d108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	2208      	movs	r2, #8
 800d10e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	69db      	ldr	r3, [r3, #28]
 800d116:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d003      	beq.n	800d126 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d11e:	6878      	ldr	r0, [r7, #4]
 800d120:	f000 fa94 	bl	800d64c <HAL_TIM_IC_CaptureCallback>
 800d124:	e005      	b.n	800d132 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d126:	6878      	ldr	r0, [r7, #4]
 800d128:	f000 fa86 	bl	800d638 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d12c:	6878      	ldr	r0, [r7, #4]
 800d12e:	f000 fa97 	bl	800d660 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	2200      	movs	r2, #0
 800d136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	691b      	ldr	r3, [r3, #16]
 800d13e:	f003 0301 	and.w	r3, r3, #1
 800d142:	2b01      	cmp	r3, #1
 800d144:	d10e      	bne.n	800d164 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	68db      	ldr	r3, [r3, #12]
 800d14c:	f003 0301 	and.w	r3, r3, #1
 800d150:	2b01      	cmp	r3, #1
 800d152:	d107      	bne.n	800d164 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	f06f 0201 	mvn.w	r2, #1
 800d15c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d15e:	6878      	ldr	r0, [r7, #4]
 800d160:	f7f6 fa66 	bl	8003630 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	691b      	ldr	r3, [r3, #16]
 800d16a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d16e:	2b80      	cmp	r3, #128	; 0x80
 800d170:	d10e      	bne.n	800d190 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	68db      	ldr	r3, [r3, #12]
 800d178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d17c:	2b80      	cmp	r3, #128	; 0x80
 800d17e:	d107      	bne.n	800d190 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f000 ffc6 	bl	800e11c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	691b      	ldr	r3, [r3, #16]
 800d196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d19a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d19e:	d10e      	bne.n	800d1be <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	68db      	ldr	r3, [r3, #12]
 800d1a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1aa:	2b80      	cmp	r3, #128	; 0x80
 800d1ac:	d107      	bne.n	800d1be <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d1b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d1b8:	6878      	ldr	r0, [r7, #4]
 800d1ba:	f000 ffb9 	bl	800e130 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	691b      	ldr	r3, [r3, #16]
 800d1c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1c8:	2b40      	cmp	r3, #64	; 0x40
 800d1ca:	d10e      	bne.n	800d1ea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	68db      	ldr	r3, [r3, #12]
 800d1d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1d6:	2b40      	cmp	r3, #64	; 0x40
 800d1d8:	d107      	bne.n	800d1ea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d1e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d1e4:	6878      	ldr	r0, [r7, #4]
 800d1e6:	f000 fa45 	bl	800d674 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	691b      	ldr	r3, [r3, #16]
 800d1f0:	f003 0320 	and.w	r3, r3, #32
 800d1f4:	2b20      	cmp	r3, #32
 800d1f6:	d10e      	bne.n	800d216 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	68db      	ldr	r3, [r3, #12]
 800d1fe:	f003 0320 	and.w	r3, r3, #32
 800d202:	2b20      	cmp	r3, #32
 800d204:	d107      	bne.n	800d216 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	f06f 0220 	mvn.w	r2, #32
 800d20e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d210:	6878      	ldr	r0, [r7, #4]
 800d212:	f000 ff79 	bl	800e108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d216:	bf00      	nop
 800d218:	3708      	adds	r7, #8
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}
	...

0800d220 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b086      	sub	sp, #24
 800d224:	af00      	add	r7, sp, #0
 800d226:	60f8      	str	r0, [r7, #12]
 800d228:	60b9      	str	r1, [r7, #8]
 800d22a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d22c:	2300      	movs	r3, #0
 800d22e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d236:	2b01      	cmp	r3, #1
 800d238:	d101      	bne.n	800d23e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d23a:	2302      	movs	r3, #2
 800d23c:	e0ff      	b.n	800d43e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	2201      	movs	r2, #1
 800d242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	2b14      	cmp	r3, #20
 800d24a:	f200 80f0 	bhi.w	800d42e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d24e:	a201      	add	r2, pc, #4	; (adr r2, 800d254 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d254:	0800d2a9 	.word	0x0800d2a9
 800d258:	0800d42f 	.word	0x0800d42f
 800d25c:	0800d42f 	.word	0x0800d42f
 800d260:	0800d42f 	.word	0x0800d42f
 800d264:	0800d2e9 	.word	0x0800d2e9
 800d268:	0800d42f 	.word	0x0800d42f
 800d26c:	0800d42f 	.word	0x0800d42f
 800d270:	0800d42f 	.word	0x0800d42f
 800d274:	0800d32b 	.word	0x0800d32b
 800d278:	0800d42f 	.word	0x0800d42f
 800d27c:	0800d42f 	.word	0x0800d42f
 800d280:	0800d42f 	.word	0x0800d42f
 800d284:	0800d36b 	.word	0x0800d36b
 800d288:	0800d42f 	.word	0x0800d42f
 800d28c:	0800d42f 	.word	0x0800d42f
 800d290:	0800d42f 	.word	0x0800d42f
 800d294:	0800d3ad 	.word	0x0800d3ad
 800d298:	0800d42f 	.word	0x0800d42f
 800d29c:	0800d42f 	.word	0x0800d42f
 800d2a0:	0800d42f 	.word	0x0800d42f
 800d2a4:	0800d3ed 	.word	0x0800d3ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	68b9      	ldr	r1, [r7, #8]
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	f000 fa84 	bl	800d7bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	699a      	ldr	r2, [r3, #24]
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f042 0208 	orr.w	r2, r2, #8
 800d2c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	699a      	ldr	r2, [r3, #24]
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	f022 0204 	bic.w	r2, r2, #4
 800d2d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	6999      	ldr	r1, [r3, #24]
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	691a      	ldr	r2, [r3, #16]
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	430a      	orrs	r2, r1
 800d2e4:	619a      	str	r2, [r3, #24]
      break;
 800d2e6:	e0a5      	b.n	800d434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	68b9      	ldr	r1, [r7, #8]
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	f000 faf4 	bl	800d8dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	699a      	ldr	r2, [r3, #24]
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d302:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	699a      	ldr	r2, [r3, #24]
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d312:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	6999      	ldr	r1, [r3, #24]
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	691b      	ldr	r3, [r3, #16]
 800d31e:	021a      	lsls	r2, r3, #8
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	430a      	orrs	r2, r1
 800d326:	619a      	str	r2, [r3, #24]
      break;
 800d328:	e084      	b.n	800d434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	68b9      	ldr	r1, [r7, #8]
 800d330:	4618      	mov	r0, r3
 800d332:	f000 fb5d 	bl	800d9f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	69da      	ldr	r2, [r3, #28]
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f042 0208 	orr.w	r2, r2, #8
 800d344:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	69da      	ldr	r2, [r3, #28]
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	f022 0204 	bic.w	r2, r2, #4
 800d354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	69d9      	ldr	r1, [r3, #28]
 800d35c:	68bb      	ldr	r3, [r7, #8]
 800d35e:	691a      	ldr	r2, [r3, #16]
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	430a      	orrs	r2, r1
 800d366:	61da      	str	r2, [r3, #28]
      break;
 800d368:	e064      	b.n	800d434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	68b9      	ldr	r1, [r7, #8]
 800d370:	4618      	mov	r0, r3
 800d372:	f000 fbc5 	bl	800db00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	69da      	ldr	r2, [r3, #28]
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d384:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	69da      	ldr	r2, [r3, #28]
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d394:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	69d9      	ldr	r1, [r3, #28]
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	691b      	ldr	r3, [r3, #16]
 800d3a0:	021a      	lsls	r2, r3, #8
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	430a      	orrs	r2, r1
 800d3a8:	61da      	str	r2, [r3, #28]
      break;
 800d3aa:	e043      	b.n	800d434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	68b9      	ldr	r1, [r7, #8]
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	f000 fc0e 	bl	800dbd4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	f042 0208 	orr.w	r2, r2, #8
 800d3c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f022 0204 	bic.w	r2, r2, #4
 800d3d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	691a      	ldr	r2, [r3, #16]
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	430a      	orrs	r2, r1
 800d3e8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d3ea:	e023      	b.n	800d434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	68b9      	ldr	r1, [r7, #8]
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	f000 fc52 	bl	800dc9c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d406:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d416:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	691b      	ldr	r3, [r3, #16]
 800d422:	021a      	lsls	r2, r3, #8
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	430a      	orrs	r2, r1
 800d42a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d42c:	e002      	b.n	800d434 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d42e:	2301      	movs	r3, #1
 800d430:	75fb      	strb	r3, [r7, #23]
      break;
 800d432:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	2200      	movs	r2, #0
 800d438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d43c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3718      	adds	r7, #24
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}
 800d446:	bf00      	nop

0800d448 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b084      	sub	sp, #16
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
 800d450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d452:	2300      	movs	r3, #0
 800d454:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d101      	bne.n	800d464 <HAL_TIM_ConfigClockSource+0x1c>
 800d460:	2302      	movs	r3, #2
 800d462:	e0dc      	b.n	800d61e <HAL_TIM_ConfigClockSource+0x1d6>
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2201      	movs	r2, #1
 800d468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	2202      	movs	r2, #2
 800d470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	689b      	ldr	r3, [r3, #8]
 800d47a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d47c:	68ba      	ldr	r2, [r7, #8]
 800d47e:	4b6a      	ldr	r3, [pc, #424]	; (800d628 <HAL_TIM_ConfigClockSource+0x1e0>)
 800d480:	4013      	ands	r3, r2
 800d482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d48a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	68ba      	ldr	r2, [r7, #8]
 800d492:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	4a64      	ldr	r2, [pc, #400]	; (800d62c <HAL_TIM_ConfigClockSource+0x1e4>)
 800d49a:	4293      	cmp	r3, r2
 800d49c:	f000 80a9 	beq.w	800d5f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4a0:	4a62      	ldr	r2, [pc, #392]	; (800d62c <HAL_TIM_ConfigClockSource+0x1e4>)
 800d4a2:	4293      	cmp	r3, r2
 800d4a4:	f200 80ae 	bhi.w	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4a8:	4a61      	ldr	r2, [pc, #388]	; (800d630 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d4aa:	4293      	cmp	r3, r2
 800d4ac:	f000 80a1 	beq.w	800d5f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4b0:	4a5f      	ldr	r2, [pc, #380]	; (800d630 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	f200 80a6 	bhi.w	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4b8:	4a5e      	ldr	r2, [pc, #376]	; (800d634 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d4ba:	4293      	cmp	r3, r2
 800d4bc:	f000 8099 	beq.w	800d5f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4c0:	4a5c      	ldr	r2, [pc, #368]	; (800d634 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d4c2:	4293      	cmp	r3, r2
 800d4c4:	f200 809e 	bhi.w	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4c8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d4cc:	f000 8091 	beq.w	800d5f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4d0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d4d4:	f200 8096 	bhi.w	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d4dc:	f000 8089 	beq.w	800d5f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d4e4:	f200 808e 	bhi.w	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d4ec:	d03e      	beq.n	800d56c <HAL_TIM_ConfigClockSource+0x124>
 800d4ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d4f2:	f200 8087 	bhi.w	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d4fa:	f000 8086 	beq.w	800d60a <HAL_TIM_ConfigClockSource+0x1c2>
 800d4fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d502:	d87f      	bhi.n	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d504:	2b70      	cmp	r3, #112	; 0x70
 800d506:	d01a      	beq.n	800d53e <HAL_TIM_ConfigClockSource+0xf6>
 800d508:	2b70      	cmp	r3, #112	; 0x70
 800d50a:	d87b      	bhi.n	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d50c:	2b60      	cmp	r3, #96	; 0x60
 800d50e:	d050      	beq.n	800d5b2 <HAL_TIM_ConfigClockSource+0x16a>
 800d510:	2b60      	cmp	r3, #96	; 0x60
 800d512:	d877      	bhi.n	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d514:	2b50      	cmp	r3, #80	; 0x50
 800d516:	d03c      	beq.n	800d592 <HAL_TIM_ConfigClockSource+0x14a>
 800d518:	2b50      	cmp	r3, #80	; 0x50
 800d51a:	d873      	bhi.n	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d51c:	2b40      	cmp	r3, #64	; 0x40
 800d51e:	d058      	beq.n	800d5d2 <HAL_TIM_ConfigClockSource+0x18a>
 800d520:	2b40      	cmp	r3, #64	; 0x40
 800d522:	d86f      	bhi.n	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d524:	2b30      	cmp	r3, #48	; 0x30
 800d526:	d064      	beq.n	800d5f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d528:	2b30      	cmp	r3, #48	; 0x30
 800d52a:	d86b      	bhi.n	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d52c:	2b20      	cmp	r3, #32
 800d52e:	d060      	beq.n	800d5f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d530:	2b20      	cmp	r3, #32
 800d532:	d867      	bhi.n	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
 800d534:	2b00      	cmp	r3, #0
 800d536:	d05c      	beq.n	800d5f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d538:	2b10      	cmp	r3, #16
 800d53a:	d05a      	beq.n	800d5f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d53c:	e062      	b.n	800d604 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6818      	ldr	r0, [r3, #0]
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	6899      	ldr	r1, [r3, #8]
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	685a      	ldr	r2, [r3, #4]
 800d54a:	683b      	ldr	r3, [r7, #0]
 800d54c:	68db      	ldr	r3, [r3, #12]
 800d54e:	f000 fc89 	bl	800de64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	689b      	ldr	r3, [r3, #8]
 800d558:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d55a:	68bb      	ldr	r3, [r7, #8]
 800d55c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d560:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	68ba      	ldr	r2, [r7, #8]
 800d568:	609a      	str	r2, [r3, #8]
      break;
 800d56a:	e04f      	b.n	800d60c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	6818      	ldr	r0, [r3, #0]
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	6899      	ldr	r1, [r3, #8]
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	685a      	ldr	r2, [r3, #4]
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	68db      	ldr	r3, [r3, #12]
 800d57c:	f000 fc72 	bl	800de64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	689a      	ldr	r2, [r3, #8]
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d58e:	609a      	str	r2, [r3, #8]
      break;
 800d590:	e03c      	b.n	800d60c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	6818      	ldr	r0, [r3, #0]
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	6859      	ldr	r1, [r3, #4]
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	68db      	ldr	r3, [r3, #12]
 800d59e:	461a      	mov	r2, r3
 800d5a0:	f000 fbe2 	bl	800dd68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	2150      	movs	r1, #80	; 0x50
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f000 fc3c 	bl	800de28 <TIM_ITRx_SetConfig>
      break;
 800d5b0:	e02c      	b.n	800d60c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	6818      	ldr	r0, [r3, #0]
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	6859      	ldr	r1, [r3, #4]
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	68db      	ldr	r3, [r3, #12]
 800d5be:	461a      	mov	r2, r3
 800d5c0:	f000 fc01 	bl	800ddc6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	2160      	movs	r1, #96	; 0x60
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f000 fc2c 	bl	800de28 <TIM_ITRx_SetConfig>
      break;
 800d5d0:	e01c      	b.n	800d60c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	6818      	ldr	r0, [r3, #0]
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	6859      	ldr	r1, [r3, #4]
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	68db      	ldr	r3, [r3, #12]
 800d5de:	461a      	mov	r2, r3
 800d5e0:	f000 fbc2 	bl	800dd68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	2140      	movs	r1, #64	; 0x40
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f000 fc1c 	bl	800de28 <TIM_ITRx_SetConfig>
      break;
 800d5f0:	e00c      	b.n	800d60c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681a      	ldr	r2, [r3, #0]
 800d5f6:	683b      	ldr	r3, [r7, #0]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	4610      	mov	r0, r2
 800d5fe:	f000 fc13 	bl	800de28 <TIM_ITRx_SetConfig>
      break;
 800d602:	e003      	b.n	800d60c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d604:	2301      	movs	r3, #1
 800d606:	73fb      	strb	r3, [r7, #15]
      break;
 800d608:	e000      	b.n	800d60c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d60a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2201      	movs	r2, #1
 800d610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2200      	movs	r2, #0
 800d618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d61c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d61e:	4618      	mov	r0, r3
 800d620:	3710      	adds	r7, #16
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
 800d626:	bf00      	nop
 800d628:	ffceff88 	.word	0xffceff88
 800d62c:	00100040 	.word	0x00100040
 800d630:	00100030 	.word	0x00100030
 800d634:	00100020 	.word	0x00100020

0800d638 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d638:	b480      	push	{r7}
 800d63a:	b083      	sub	sp, #12
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d640:	bf00      	nop
 800d642:	370c      	adds	r7, #12
 800d644:	46bd      	mov	sp, r7
 800d646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64a:	4770      	bx	lr

0800d64c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d64c:	b480      	push	{r7}
 800d64e:	b083      	sub	sp, #12
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d654:	bf00      	nop
 800d656:	370c      	adds	r7, #12
 800d658:	46bd      	mov	sp, r7
 800d65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65e:	4770      	bx	lr

0800d660 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d660:	b480      	push	{r7}
 800d662:	b083      	sub	sp, #12
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d668:	bf00      	nop
 800d66a:	370c      	adds	r7, #12
 800d66c:	46bd      	mov	sp, r7
 800d66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d672:	4770      	bx	lr

0800d674 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d674:	b480      	push	{r7}
 800d676:	b083      	sub	sp, #12
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d67c:	bf00      	nop
 800d67e:	370c      	adds	r7, #12
 800d680:	46bd      	mov	sp, r7
 800d682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d686:	4770      	bx	lr

0800d688 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d688:	b480      	push	{r7}
 800d68a:	b085      	sub	sp, #20
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
 800d690:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	4a40      	ldr	r2, [pc, #256]	; (800d79c <TIM_Base_SetConfig+0x114>)
 800d69c:	4293      	cmp	r3, r2
 800d69e:	d013      	beq.n	800d6c8 <TIM_Base_SetConfig+0x40>
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d6a6:	d00f      	beq.n	800d6c8 <TIM_Base_SetConfig+0x40>
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	4a3d      	ldr	r2, [pc, #244]	; (800d7a0 <TIM_Base_SetConfig+0x118>)
 800d6ac:	4293      	cmp	r3, r2
 800d6ae:	d00b      	beq.n	800d6c8 <TIM_Base_SetConfig+0x40>
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	4a3c      	ldr	r2, [pc, #240]	; (800d7a4 <TIM_Base_SetConfig+0x11c>)
 800d6b4:	4293      	cmp	r3, r2
 800d6b6:	d007      	beq.n	800d6c8 <TIM_Base_SetConfig+0x40>
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	4a3b      	ldr	r2, [pc, #236]	; (800d7a8 <TIM_Base_SetConfig+0x120>)
 800d6bc:	4293      	cmp	r3, r2
 800d6be:	d003      	beq.n	800d6c8 <TIM_Base_SetConfig+0x40>
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	4a3a      	ldr	r2, [pc, #232]	; (800d7ac <TIM_Base_SetConfig+0x124>)
 800d6c4:	4293      	cmp	r3, r2
 800d6c6:	d108      	bne.n	800d6da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d6ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	685b      	ldr	r3, [r3, #4]
 800d6d4:	68fa      	ldr	r2, [r7, #12]
 800d6d6:	4313      	orrs	r3, r2
 800d6d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	4a2f      	ldr	r2, [pc, #188]	; (800d79c <TIM_Base_SetConfig+0x114>)
 800d6de:	4293      	cmp	r3, r2
 800d6e0:	d01f      	beq.n	800d722 <TIM_Base_SetConfig+0x9a>
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d6e8:	d01b      	beq.n	800d722 <TIM_Base_SetConfig+0x9a>
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	4a2c      	ldr	r2, [pc, #176]	; (800d7a0 <TIM_Base_SetConfig+0x118>)
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d017      	beq.n	800d722 <TIM_Base_SetConfig+0x9a>
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	4a2b      	ldr	r2, [pc, #172]	; (800d7a4 <TIM_Base_SetConfig+0x11c>)
 800d6f6:	4293      	cmp	r3, r2
 800d6f8:	d013      	beq.n	800d722 <TIM_Base_SetConfig+0x9a>
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	4a2a      	ldr	r2, [pc, #168]	; (800d7a8 <TIM_Base_SetConfig+0x120>)
 800d6fe:	4293      	cmp	r3, r2
 800d700:	d00f      	beq.n	800d722 <TIM_Base_SetConfig+0x9a>
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	4a29      	ldr	r2, [pc, #164]	; (800d7ac <TIM_Base_SetConfig+0x124>)
 800d706:	4293      	cmp	r3, r2
 800d708:	d00b      	beq.n	800d722 <TIM_Base_SetConfig+0x9a>
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	4a28      	ldr	r2, [pc, #160]	; (800d7b0 <TIM_Base_SetConfig+0x128>)
 800d70e:	4293      	cmp	r3, r2
 800d710:	d007      	beq.n	800d722 <TIM_Base_SetConfig+0x9a>
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	4a27      	ldr	r2, [pc, #156]	; (800d7b4 <TIM_Base_SetConfig+0x12c>)
 800d716:	4293      	cmp	r3, r2
 800d718:	d003      	beq.n	800d722 <TIM_Base_SetConfig+0x9a>
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	4a26      	ldr	r2, [pc, #152]	; (800d7b8 <TIM_Base_SetConfig+0x130>)
 800d71e:	4293      	cmp	r3, r2
 800d720:	d108      	bne.n	800d734 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	68db      	ldr	r3, [r3, #12]
 800d72e:	68fa      	ldr	r2, [r7, #12]
 800d730:	4313      	orrs	r3, r2
 800d732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	695b      	ldr	r3, [r3, #20]
 800d73e:	4313      	orrs	r3, r2
 800d740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	68fa      	ldr	r2, [r7, #12]
 800d746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	689a      	ldr	r2, [r3, #8]
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d750:	683b      	ldr	r3, [r7, #0]
 800d752:	681a      	ldr	r2, [r3, #0]
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	4a10      	ldr	r2, [pc, #64]	; (800d79c <TIM_Base_SetConfig+0x114>)
 800d75c:	4293      	cmp	r3, r2
 800d75e:	d00f      	beq.n	800d780 <TIM_Base_SetConfig+0xf8>
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	4a12      	ldr	r2, [pc, #72]	; (800d7ac <TIM_Base_SetConfig+0x124>)
 800d764:	4293      	cmp	r3, r2
 800d766:	d00b      	beq.n	800d780 <TIM_Base_SetConfig+0xf8>
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	4a11      	ldr	r2, [pc, #68]	; (800d7b0 <TIM_Base_SetConfig+0x128>)
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d007      	beq.n	800d780 <TIM_Base_SetConfig+0xf8>
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	4a10      	ldr	r2, [pc, #64]	; (800d7b4 <TIM_Base_SetConfig+0x12c>)
 800d774:	4293      	cmp	r3, r2
 800d776:	d003      	beq.n	800d780 <TIM_Base_SetConfig+0xf8>
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	4a0f      	ldr	r2, [pc, #60]	; (800d7b8 <TIM_Base_SetConfig+0x130>)
 800d77c:	4293      	cmp	r3, r2
 800d77e:	d103      	bne.n	800d788 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d780:	683b      	ldr	r3, [r7, #0]
 800d782:	691a      	ldr	r2, [r3, #16]
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	2201      	movs	r2, #1
 800d78c:	615a      	str	r2, [r3, #20]
}
 800d78e:	bf00      	nop
 800d790:	3714      	adds	r7, #20
 800d792:	46bd      	mov	sp, r7
 800d794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d798:	4770      	bx	lr
 800d79a:	bf00      	nop
 800d79c:	40010000 	.word	0x40010000
 800d7a0:	40000400 	.word	0x40000400
 800d7a4:	40000800 	.word	0x40000800
 800d7a8:	40000c00 	.word	0x40000c00
 800d7ac:	40010400 	.word	0x40010400
 800d7b0:	40014000 	.word	0x40014000
 800d7b4:	40014400 	.word	0x40014400
 800d7b8:	40014800 	.word	0x40014800

0800d7bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d7bc:	b480      	push	{r7}
 800d7be:	b087      	sub	sp, #28
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
 800d7c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6a1b      	ldr	r3, [r3, #32]
 800d7ca:	f023 0201 	bic.w	r2, r3, #1
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	6a1b      	ldr	r3, [r3, #32]
 800d7d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	685b      	ldr	r3, [r3, #4]
 800d7dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	699b      	ldr	r3, [r3, #24]
 800d7e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	4b37      	ldr	r3, [pc, #220]	; (800d8c4 <TIM_OC1_SetConfig+0x108>)
 800d7e8:	4013      	ands	r3, r2
 800d7ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	f023 0303 	bic.w	r3, r3, #3
 800d7f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	68fa      	ldr	r2, [r7, #12]
 800d7fa:	4313      	orrs	r3, r2
 800d7fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	f023 0302 	bic.w	r3, r3, #2
 800d804:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	689b      	ldr	r3, [r3, #8]
 800d80a:	697a      	ldr	r2, [r7, #20]
 800d80c:	4313      	orrs	r3, r2
 800d80e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	4a2d      	ldr	r2, [pc, #180]	; (800d8c8 <TIM_OC1_SetConfig+0x10c>)
 800d814:	4293      	cmp	r3, r2
 800d816:	d00f      	beq.n	800d838 <TIM_OC1_SetConfig+0x7c>
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	4a2c      	ldr	r2, [pc, #176]	; (800d8cc <TIM_OC1_SetConfig+0x110>)
 800d81c:	4293      	cmp	r3, r2
 800d81e:	d00b      	beq.n	800d838 <TIM_OC1_SetConfig+0x7c>
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	4a2b      	ldr	r2, [pc, #172]	; (800d8d0 <TIM_OC1_SetConfig+0x114>)
 800d824:	4293      	cmp	r3, r2
 800d826:	d007      	beq.n	800d838 <TIM_OC1_SetConfig+0x7c>
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	4a2a      	ldr	r2, [pc, #168]	; (800d8d4 <TIM_OC1_SetConfig+0x118>)
 800d82c:	4293      	cmp	r3, r2
 800d82e:	d003      	beq.n	800d838 <TIM_OC1_SetConfig+0x7c>
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	4a29      	ldr	r2, [pc, #164]	; (800d8d8 <TIM_OC1_SetConfig+0x11c>)
 800d834:	4293      	cmp	r3, r2
 800d836:	d10c      	bne.n	800d852 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d838:	697b      	ldr	r3, [r7, #20]
 800d83a:	f023 0308 	bic.w	r3, r3, #8
 800d83e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	68db      	ldr	r3, [r3, #12]
 800d844:	697a      	ldr	r2, [r7, #20]
 800d846:	4313      	orrs	r3, r2
 800d848:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d84a:	697b      	ldr	r3, [r7, #20]
 800d84c:	f023 0304 	bic.w	r3, r3, #4
 800d850:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	4a1c      	ldr	r2, [pc, #112]	; (800d8c8 <TIM_OC1_SetConfig+0x10c>)
 800d856:	4293      	cmp	r3, r2
 800d858:	d00f      	beq.n	800d87a <TIM_OC1_SetConfig+0xbe>
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	4a1b      	ldr	r2, [pc, #108]	; (800d8cc <TIM_OC1_SetConfig+0x110>)
 800d85e:	4293      	cmp	r3, r2
 800d860:	d00b      	beq.n	800d87a <TIM_OC1_SetConfig+0xbe>
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	4a1a      	ldr	r2, [pc, #104]	; (800d8d0 <TIM_OC1_SetConfig+0x114>)
 800d866:	4293      	cmp	r3, r2
 800d868:	d007      	beq.n	800d87a <TIM_OC1_SetConfig+0xbe>
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	4a19      	ldr	r2, [pc, #100]	; (800d8d4 <TIM_OC1_SetConfig+0x118>)
 800d86e:	4293      	cmp	r3, r2
 800d870:	d003      	beq.n	800d87a <TIM_OC1_SetConfig+0xbe>
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	4a18      	ldr	r2, [pc, #96]	; (800d8d8 <TIM_OC1_SetConfig+0x11c>)
 800d876:	4293      	cmp	r3, r2
 800d878:	d111      	bne.n	800d89e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d87a:	693b      	ldr	r3, [r7, #16]
 800d87c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d880:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d888:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	695b      	ldr	r3, [r3, #20]
 800d88e:	693a      	ldr	r2, [r7, #16]
 800d890:	4313      	orrs	r3, r2
 800d892:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	699b      	ldr	r3, [r3, #24]
 800d898:	693a      	ldr	r2, [r7, #16]
 800d89a:	4313      	orrs	r3, r2
 800d89c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	693a      	ldr	r2, [r7, #16]
 800d8a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	68fa      	ldr	r2, [r7, #12]
 800d8a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	685a      	ldr	r2, [r3, #4]
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	697a      	ldr	r2, [r7, #20]
 800d8b6:	621a      	str	r2, [r3, #32]
}
 800d8b8:	bf00      	nop
 800d8ba:	371c      	adds	r7, #28
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c2:	4770      	bx	lr
 800d8c4:	fffeff8f 	.word	0xfffeff8f
 800d8c8:	40010000 	.word	0x40010000
 800d8cc:	40010400 	.word	0x40010400
 800d8d0:	40014000 	.word	0x40014000
 800d8d4:	40014400 	.word	0x40014400
 800d8d8:	40014800 	.word	0x40014800

0800d8dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d8dc:	b480      	push	{r7}
 800d8de:	b087      	sub	sp, #28
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
 800d8e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	6a1b      	ldr	r3, [r3, #32]
 800d8ea:	f023 0210 	bic.w	r2, r3, #16
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6a1b      	ldr	r3, [r3, #32]
 800d8f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	685b      	ldr	r3, [r3, #4]
 800d8fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	699b      	ldr	r3, [r3, #24]
 800d902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d904:	68fa      	ldr	r2, [r7, #12]
 800d906:	4b34      	ldr	r3, [pc, #208]	; (800d9d8 <TIM_OC2_SetConfig+0xfc>)
 800d908:	4013      	ands	r3, r2
 800d90a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	021b      	lsls	r3, r3, #8
 800d91a:	68fa      	ldr	r2, [r7, #12]
 800d91c:	4313      	orrs	r3, r2
 800d91e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	f023 0320 	bic.w	r3, r3, #32
 800d926:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	689b      	ldr	r3, [r3, #8]
 800d92c:	011b      	lsls	r3, r3, #4
 800d92e:	697a      	ldr	r2, [r7, #20]
 800d930:	4313      	orrs	r3, r2
 800d932:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	4a29      	ldr	r2, [pc, #164]	; (800d9dc <TIM_OC2_SetConfig+0x100>)
 800d938:	4293      	cmp	r3, r2
 800d93a:	d003      	beq.n	800d944 <TIM_OC2_SetConfig+0x68>
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	4a28      	ldr	r2, [pc, #160]	; (800d9e0 <TIM_OC2_SetConfig+0x104>)
 800d940:	4293      	cmp	r3, r2
 800d942:	d10d      	bne.n	800d960 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d944:	697b      	ldr	r3, [r7, #20]
 800d946:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d94a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	68db      	ldr	r3, [r3, #12]
 800d950:	011b      	lsls	r3, r3, #4
 800d952:	697a      	ldr	r2, [r7, #20]
 800d954:	4313      	orrs	r3, r2
 800d956:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d958:	697b      	ldr	r3, [r7, #20]
 800d95a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d95e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	4a1e      	ldr	r2, [pc, #120]	; (800d9dc <TIM_OC2_SetConfig+0x100>)
 800d964:	4293      	cmp	r3, r2
 800d966:	d00f      	beq.n	800d988 <TIM_OC2_SetConfig+0xac>
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	4a1d      	ldr	r2, [pc, #116]	; (800d9e0 <TIM_OC2_SetConfig+0x104>)
 800d96c:	4293      	cmp	r3, r2
 800d96e:	d00b      	beq.n	800d988 <TIM_OC2_SetConfig+0xac>
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	4a1c      	ldr	r2, [pc, #112]	; (800d9e4 <TIM_OC2_SetConfig+0x108>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d007      	beq.n	800d988 <TIM_OC2_SetConfig+0xac>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	4a1b      	ldr	r2, [pc, #108]	; (800d9e8 <TIM_OC2_SetConfig+0x10c>)
 800d97c:	4293      	cmp	r3, r2
 800d97e:	d003      	beq.n	800d988 <TIM_OC2_SetConfig+0xac>
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	4a1a      	ldr	r2, [pc, #104]	; (800d9ec <TIM_OC2_SetConfig+0x110>)
 800d984:	4293      	cmp	r3, r2
 800d986:	d113      	bne.n	800d9b0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d988:	693b      	ldr	r3, [r7, #16]
 800d98a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d98e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d990:	693b      	ldr	r3, [r7, #16]
 800d992:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d996:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	695b      	ldr	r3, [r3, #20]
 800d99c:	009b      	lsls	r3, r3, #2
 800d99e:	693a      	ldr	r2, [r7, #16]
 800d9a0:	4313      	orrs	r3, r2
 800d9a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	699b      	ldr	r3, [r3, #24]
 800d9a8:	009b      	lsls	r3, r3, #2
 800d9aa:	693a      	ldr	r2, [r7, #16]
 800d9ac:	4313      	orrs	r3, r2
 800d9ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	693a      	ldr	r2, [r7, #16]
 800d9b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	68fa      	ldr	r2, [r7, #12]
 800d9ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d9bc:	683b      	ldr	r3, [r7, #0]
 800d9be:	685a      	ldr	r2, [r3, #4]
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	697a      	ldr	r2, [r7, #20]
 800d9c8:	621a      	str	r2, [r3, #32]
}
 800d9ca:	bf00      	nop
 800d9cc:	371c      	adds	r7, #28
 800d9ce:	46bd      	mov	sp, r7
 800d9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d4:	4770      	bx	lr
 800d9d6:	bf00      	nop
 800d9d8:	feff8fff 	.word	0xfeff8fff
 800d9dc:	40010000 	.word	0x40010000
 800d9e0:	40010400 	.word	0x40010400
 800d9e4:	40014000 	.word	0x40014000
 800d9e8:	40014400 	.word	0x40014400
 800d9ec:	40014800 	.word	0x40014800

0800d9f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d9f0:	b480      	push	{r7}
 800d9f2:	b087      	sub	sp, #28
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
 800d9f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	6a1b      	ldr	r3, [r3, #32]
 800d9fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	6a1b      	ldr	r3, [r3, #32]
 800da0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	685b      	ldr	r3, [r3, #4]
 800da10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	69db      	ldr	r3, [r3, #28]
 800da16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800da18:	68fa      	ldr	r2, [r7, #12]
 800da1a:	4b33      	ldr	r3, [pc, #204]	; (800dae8 <TIM_OC3_SetConfig+0xf8>)
 800da1c:	4013      	ands	r3, r2
 800da1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	f023 0303 	bic.w	r3, r3, #3
 800da26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800da28:	683b      	ldr	r3, [r7, #0]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	68fa      	ldr	r2, [r7, #12]
 800da2e:	4313      	orrs	r3, r2
 800da30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800da32:	697b      	ldr	r3, [r7, #20]
 800da34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800da38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	689b      	ldr	r3, [r3, #8]
 800da3e:	021b      	lsls	r3, r3, #8
 800da40:	697a      	ldr	r2, [r7, #20]
 800da42:	4313      	orrs	r3, r2
 800da44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	4a28      	ldr	r2, [pc, #160]	; (800daec <TIM_OC3_SetConfig+0xfc>)
 800da4a:	4293      	cmp	r3, r2
 800da4c:	d003      	beq.n	800da56 <TIM_OC3_SetConfig+0x66>
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	4a27      	ldr	r2, [pc, #156]	; (800daf0 <TIM_OC3_SetConfig+0x100>)
 800da52:	4293      	cmp	r3, r2
 800da54:	d10d      	bne.n	800da72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800da56:	697b      	ldr	r3, [r7, #20]
 800da58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800da5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800da5e:	683b      	ldr	r3, [r7, #0]
 800da60:	68db      	ldr	r3, [r3, #12]
 800da62:	021b      	lsls	r3, r3, #8
 800da64:	697a      	ldr	r2, [r7, #20]
 800da66:	4313      	orrs	r3, r2
 800da68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800da6a:	697b      	ldr	r3, [r7, #20]
 800da6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800da70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	4a1d      	ldr	r2, [pc, #116]	; (800daec <TIM_OC3_SetConfig+0xfc>)
 800da76:	4293      	cmp	r3, r2
 800da78:	d00f      	beq.n	800da9a <TIM_OC3_SetConfig+0xaa>
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	4a1c      	ldr	r2, [pc, #112]	; (800daf0 <TIM_OC3_SetConfig+0x100>)
 800da7e:	4293      	cmp	r3, r2
 800da80:	d00b      	beq.n	800da9a <TIM_OC3_SetConfig+0xaa>
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	4a1b      	ldr	r2, [pc, #108]	; (800daf4 <TIM_OC3_SetConfig+0x104>)
 800da86:	4293      	cmp	r3, r2
 800da88:	d007      	beq.n	800da9a <TIM_OC3_SetConfig+0xaa>
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	4a1a      	ldr	r2, [pc, #104]	; (800daf8 <TIM_OC3_SetConfig+0x108>)
 800da8e:	4293      	cmp	r3, r2
 800da90:	d003      	beq.n	800da9a <TIM_OC3_SetConfig+0xaa>
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	4a19      	ldr	r2, [pc, #100]	; (800dafc <TIM_OC3_SetConfig+0x10c>)
 800da96:	4293      	cmp	r3, r2
 800da98:	d113      	bne.n	800dac2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800da9a:	693b      	ldr	r3, [r7, #16]
 800da9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800daa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800daa2:	693b      	ldr	r3, [r7, #16]
 800daa4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800daa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	695b      	ldr	r3, [r3, #20]
 800daae:	011b      	lsls	r3, r3, #4
 800dab0:	693a      	ldr	r2, [r7, #16]
 800dab2:	4313      	orrs	r3, r2
 800dab4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	699b      	ldr	r3, [r3, #24]
 800daba:	011b      	lsls	r3, r3, #4
 800dabc:	693a      	ldr	r2, [r7, #16]
 800dabe:	4313      	orrs	r3, r2
 800dac0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	693a      	ldr	r2, [r7, #16]
 800dac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	68fa      	ldr	r2, [r7, #12]
 800dacc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	685a      	ldr	r2, [r3, #4]
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	697a      	ldr	r2, [r7, #20]
 800dada:	621a      	str	r2, [r3, #32]
}
 800dadc:	bf00      	nop
 800dade:	371c      	adds	r7, #28
 800dae0:	46bd      	mov	sp, r7
 800dae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae6:	4770      	bx	lr
 800dae8:	fffeff8f 	.word	0xfffeff8f
 800daec:	40010000 	.word	0x40010000
 800daf0:	40010400 	.word	0x40010400
 800daf4:	40014000 	.word	0x40014000
 800daf8:	40014400 	.word	0x40014400
 800dafc:	40014800 	.word	0x40014800

0800db00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800db00:	b480      	push	{r7}
 800db02:	b087      	sub	sp, #28
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	6a1b      	ldr	r3, [r3, #32]
 800db0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6a1b      	ldr	r3, [r3, #32]
 800db1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	685b      	ldr	r3, [r3, #4]
 800db20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	69db      	ldr	r3, [r3, #28]
 800db26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800db28:	68fa      	ldr	r2, [r7, #12]
 800db2a:	4b24      	ldr	r3, [pc, #144]	; (800dbbc <TIM_OC4_SetConfig+0xbc>)
 800db2c:	4013      	ands	r3, r2
 800db2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800db36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	021b      	lsls	r3, r3, #8
 800db3e:	68fa      	ldr	r2, [r7, #12]
 800db40:	4313      	orrs	r3, r2
 800db42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800db44:	693b      	ldr	r3, [r7, #16]
 800db46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800db4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	689b      	ldr	r3, [r3, #8]
 800db50:	031b      	lsls	r3, r3, #12
 800db52:	693a      	ldr	r2, [r7, #16]
 800db54:	4313      	orrs	r3, r2
 800db56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	4a19      	ldr	r2, [pc, #100]	; (800dbc0 <TIM_OC4_SetConfig+0xc0>)
 800db5c:	4293      	cmp	r3, r2
 800db5e:	d00f      	beq.n	800db80 <TIM_OC4_SetConfig+0x80>
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	4a18      	ldr	r2, [pc, #96]	; (800dbc4 <TIM_OC4_SetConfig+0xc4>)
 800db64:	4293      	cmp	r3, r2
 800db66:	d00b      	beq.n	800db80 <TIM_OC4_SetConfig+0x80>
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	4a17      	ldr	r2, [pc, #92]	; (800dbc8 <TIM_OC4_SetConfig+0xc8>)
 800db6c:	4293      	cmp	r3, r2
 800db6e:	d007      	beq.n	800db80 <TIM_OC4_SetConfig+0x80>
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	4a16      	ldr	r2, [pc, #88]	; (800dbcc <TIM_OC4_SetConfig+0xcc>)
 800db74:	4293      	cmp	r3, r2
 800db76:	d003      	beq.n	800db80 <TIM_OC4_SetConfig+0x80>
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	4a15      	ldr	r2, [pc, #84]	; (800dbd0 <TIM_OC4_SetConfig+0xd0>)
 800db7c:	4293      	cmp	r3, r2
 800db7e:	d109      	bne.n	800db94 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800db80:	697b      	ldr	r3, [r7, #20]
 800db82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800db86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	695b      	ldr	r3, [r3, #20]
 800db8c:	019b      	lsls	r3, r3, #6
 800db8e:	697a      	ldr	r2, [r7, #20]
 800db90:	4313      	orrs	r3, r2
 800db92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	697a      	ldr	r2, [r7, #20]
 800db98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	68fa      	ldr	r2, [r7, #12]
 800db9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dba0:	683b      	ldr	r3, [r7, #0]
 800dba2:	685a      	ldr	r2, [r3, #4]
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	693a      	ldr	r2, [r7, #16]
 800dbac:	621a      	str	r2, [r3, #32]
}
 800dbae:	bf00      	nop
 800dbb0:	371c      	adds	r7, #28
 800dbb2:	46bd      	mov	sp, r7
 800dbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb8:	4770      	bx	lr
 800dbba:	bf00      	nop
 800dbbc:	feff8fff 	.word	0xfeff8fff
 800dbc0:	40010000 	.word	0x40010000
 800dbc4:	40010400 	.word	0x40010400
 800dbc8:	40014000 	.word	0x40014000
 800dbcc:	40014400 	.word	0x40014400
 800dbd0:	40014800 	.word	0x40014800

0800dbd4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800dbd4:	b480      	push	{r7}
 800dbd6:	b087      	sub	sp, #28
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	6078      	str	r0, [r7, #4]
 800dbdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	6a1b      	ldr	r3, [r3, #32]
 800dbe2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	6a1b      	ldr	r3, [r3, #32]
 800dbee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	685b      	ldr	r3, [r3, #4]
 800dbf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dbfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800dbfc:	68fa      	ldr	r2, [r7, #12]
 800dbfe:	4b21      	ldr	r3, [pc, #132]	; (800dc84 <TIM_OC5_SetConfig+0xb0>)
 800dc00:	4013      	ands	r3, r2
 800dc02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	68fa      	ldr	r2, [r7, #12]
 800dc0a:	4313      	orrs	r3, r2
 800dc0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800dc0e:	693b      	ldr	r3, [r7, #16]
 800dc10:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800dc14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800dc16:	683b      	ldr	r3, [r7, #0]
 800dc18:	689b      	ldr	r3, [r3, #8]
 800dc1a:	041b      	lsls	r3, r3, #16
 800dc1c:	693a      	ldr	r2, [r7, #16]
 800dc1e:	4313      	orrs	r3, r2
 800dc20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	4a18      	ldr	r2, [pc, #96]	; (800dc88 <TIM_OC5_SetConfig+0xb4>)
 800dc26:	4293      	cmp	r3, r2
 800dc28:	d00f      	beq.n	800dc4a <TIM_OC5_SetConfig+0x76>
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	4a17      	ldr	r2, [pc, #92]	; (800dc8c <TIM_OC5_SetConfig+0xb8>)
 800dc2e:	4293      	cmp	r3, r2
 800dc30:	d00b      	beq.n	800dc4a <TIM_OC5_SetConfig+0x76>
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	4a16      	ldr	r2, [pc, #88]	; (800dc90 <TIM_OC5_SetConfig+0xbc>)
 800dc36:	4293      	cmp	r3, r2
 800dc38:	d007      	beq.n	800dc4a <TIM_OC5_SetConfig+0x76>
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	4a15      	ldr	r2, [pc, #84]	; (800dc94 <TIM_OC5_SetConfig+0xc0>)
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	d003      	beq.n	800dc4a <TIM_OC5_SetConfig+0x76>
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	4a14      	ldr	r2, [pc, #80]	; (800dc98 <TIM_OC5_SetConfig+0xc4>)
 800dc46:	4293      	cmp	r3, r2
 800dc48:	d109      	bne.n	800dc5e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800dc4a:	697b      	ldr	r3, [r7, #20]
 800dc4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dc50:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	695b      	ldr	r3, [r3, #20]
 800dc56:	021b      	lsls	r3, r3, #8
 800dc58:	697a      	ldr	r2, [r7, #20]
 800dc5a:	4313      	orrs	r3, r2
 800dc5c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	697a      	ldr	r2, [r7, #20]
 800dc62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	68fa      	ldr	r2, [r7, #12]
 800dc68:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	685a      	ldr	r2, [r3, #4]
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	693a      	ldr	r2, [r7, #16]
 800dc76:	621a      	str	r2, [r3, #32]
}
 800dc78:	bf00      	nop
 800dc7a:	371c      	adds	r7, #28
 800dc7c:	46bd      	mov	sp, r7
 800dc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc82:	4770      	bx	lr
 800dc84:	fffeff8f 	.word	0xfffeff8f
 800dc88:	40010000 	.word	0x40010000
 800dc8c:	40010400 	.word	0x40010400
 800dc90:	40014000 	.word	0x40014000
 800dc94:	40014400 	.word	0x40014400
 800dc98:	40014800 	.word	0x40014800

0800dc9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800dc9c:	b480      	push	{r7}
 800dc9e:	b087      	sub	sp, #28
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
 800dca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	6a1b      	ldr	r3, [r3, #32]
 800dcaa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	6a1b      	ldr	r3, [r3, #32]
 800dcb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	685b      	ldr	r3, [r3, #4]
 800dcbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dcc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dcc4:	68fa      	ldr	r2, [r7, #12]
 800dcc6:	4b22      	ldr	r3, [pc, #136]	; (800dd50 <TIM_OC6_SetConfig+0xb4>)
 800dcc8:	4013      	ands	r3, r2
 800dcca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	021b      	lsls	r3, r3, #8
 800dcd2:	68fa      	ldr	r2, [r7, #12]
 800dcd4:	4313      	orrs	r3, r2
 800dcd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800dcd8:	693b      	ldr	r3, [r7, #16]
 800dcda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800dcde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	689b      	ldr	r3, [r3, #8]
 800dce4:	051b      	lsls	r3, r3, #20
 800dce6:	693a      	ldr	r2, [r7, #16]
 800dce8:	4313      	orrs	r3, r2
 800dcea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	4a19      	ldr	r2, [pc, #100]	; (800dd54 <TIM_OC6_SetConfig+0xb8>)
 800dcf0:	4293      	cmp	r3, r2
 800dcf2:	d00f      	beq.n	800dd14 <TIM_OC6_SetConfig+0x78>
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	4a18      	ldr	r2, [pc, #96]	; (800dd58 <TIM_OC6_SetConfig+0xbc>)
 800dcf8:	4293      	cmp	r3, r2
 800dcfa:	d00b      	beq.n	800dd14 <TIM_OC6_SetConfig+0x78>
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	4a17      	ldr	r2, [pc, #92]	; (800dd5c <TIM_OC6_SetConfig+0xc0>)
 800dd00:	4293      	cmp	r3, r2
 800dd02:	d007      	beq.n	800dd14 <TIM_OC6_SetConfig+0x78>
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	4a16      	ldr	r2, [pc, #88]	; (800dd60 <TIM_OC6_SetConfig+0xc4>)
 800dd08:	4293      	cmp	r3, r2
 800dd0a:	d003      	beq.n	800dd14 <TIM_OC6_SetConfig+0x78>
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	4a15      	ldr	r2, [pc, #84]	; (800dd64 <TIM_OC6_SetConfig+0xc8>)
 800dd10:	4293      	cmp	r3, r2
 800dd12:	d109      	bne.n	800dd28 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800dd14:	697b      	ldr	r3, [r7, #20]
 800dd16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dd1a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800dd1c:	683b      	ldr	r3, [r7, #0]
 800dd1e:	695b      	ldr	r3, [r3, #20]
 800dd20:	029b      	lsls	r3, r3, #10
 800dd22:	697a      	ldr	r2, [r7, #20]
 800dd24:	4313      	orrs	r3, r2
 800dd26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	697a      	ldr	r2, [r7, #20]
 800dd2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	68fa      	ldr	r2, [r7, #12]
 800dd32:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800dd34:	683b      	ldr	r3, [r7, #0]
 800dd36:	685a      	ldr	r2, [r3, #4]
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	693a      	ldr	r2, [r7, #16]
 800dd40:	621a      	str	r2, [r3, #32]
}
 800dd42:	bf00      	nop
 800dd44:	371c      	adds	r7, #28
 800dd46:	46bd      	mov	sp, r7
 800dd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4c:	4770      	bx	lr
 800dd4e:	bf00      	nop
 800dd50:	feff8fff 	.word	0xfeff8fff
 800dd54:	40010000 	.word	0x40010000
 800dd58:	40010400 	.word	0x40010400
 800dd5c:	40014000 	.word	0x40014000
 800dd60:	40014400 	.word	0x40014400
 800dd64:	40014800 	.word	0x40014800

0800dd68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dd68:	b480      	push	{r7}
 800dd6a:	b087      	sub	sp, #28
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	60f8      	str	r0, [r7, #12]
 800dd70:	60b9      	str	r1, [r7, #8]
 800dd72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	6a1b      	ldr	r3, [r3, #32]
 800dd78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	6a1b      	ldr	r3, [r3, #32]
 800dd7e:	f023 0201 	bic.w	r2, r3, #1
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	699b      	ldr	r3, [r3, #24]
 800dd8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dd92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	011b      	lsls	r3, r3, #4
 800dd98:	693a      	ldr	r2, [r7, #16]
 800dd9a:	4313      	orrs	r3, r2
 800dd9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dd9e:	697b      	ldr	r3, [r7, #20]
 800dda0:	f023 030a 	bic.w	r3, r3, #10
 800dda4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dda6:	697a      	ldr	r2, [r7, #20]
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	4313      	orrs	r3, r2
 800ddac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	693a      	ldr	r2, [r7, #16]
 800ddb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	697a      	ldr	r2, [r7, #20]
 800ddb8:	621a      	str	r2, [r3, #32]
}
 800ddba:	bf00      	nop
 800ddbc:	371c      	adds	r7, #28
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc4:	4770      	bx	lr

0800ddc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ddc6:	b480      	push	{r7}
 800ddc8:	b087      	sub	sp, #28
 800ddca:	af00      	add	r7, sp, #0
 800ddcc:	60f8      	str	r0, [r7, #12]
 800ddce:	60b9      	str	r1, [r7, #8]
 800ddd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	6a1b      	ldr	r3, [r3, #32]
 800ddd6:	f023 0210 	bic.w	r2, r3, #16
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	699b      	ldr	r3, [r3, #24]
 800dde2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	6a1b      	ldr	r3, [r3, #32]
 800dde8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ddea:	697b      	ldr	r3, [r7, #20]
 800ddec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ddf0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	031b      	lsls	r3, r3, #12
 800ddf6:	697a      	ldr	r2, [r7, #20]
 800ddf8:	4313      	orrs	r3, r2
 800ddfa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ddfc:	693b      	ldr	r3, [r7, #16]
 800ddfe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800de02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800de04:	68bb      	ldr	r3, [r7, #8]
 800de06:	011b      	lsls	r3, r3, #4
 800de08:	693a      	ldr	r2, [r7, #16]
 800de0a:	4313      	orrs	r3, r2
 800de0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	697a      	ldr	r2, [r7, #20]
 800de12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	693a      	ldr	r2, [r7, #16]
 800de18:	621a      	str	r2, [r3, #32]
}
 800de1a:	bf00      	nop
 800de1c:	371c      	adds	r7, #28
 800de1e:	46bd      	mov	sp, r7
 800de20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de24:	4770      	bx	lr
	...

0800de28 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800de28:	b480      	push	{r7}
 800de2a:	b085      	sub	sp, #20
 800de2c:	af00      	add	r7, sp, #0
 800de2e:	6078      	str	r0, [r7, #4]
 800de30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	689b      	ldr	r3, [r3, #8]
 800de36:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800de38:	68fa      	ldr	r2, [r7, #12]
 800de3a:	4b09      	ldr	r3, [pc, #36]	; (800de60 <TIM_ITRx_SetConfig+0x38>)
 800de3c:	4013      	ands	r3, r2
 800de3e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800de40:	683a      	ldr	r2, [r7, #0]
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	4313      	orrs	r3, r2
 800de46:	f043 0307 	orr.w	r3, r3, #7
 800de4a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	68fa      	ldr	r2, [r7, #12]
 800de50:	609a      	str	r2, [r3, #8]
}
 800de52:	bf00      	nop
 800de54:	3714      	adds	r7, #20
 800de56:	46bd      	mov	sp, r7
 800de58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5c:	4770      	bx	lr
 800de5e:	bf00      	nop
 800de60:	ffcfff8f 	.word	0xffcfff8f

0800de64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800de64:	b480      	push	{r7}
 800de66:	b087      	sub	sp, #28
 800de68:	af00      	add	r7, sp, #0
 800de6a:	60f8      	str	r0, [r7, #12]
 800de6c:	60b9      	str	r1, [r7, #8]
 800de6e:	607a      	str	r2, [r7, #4]
 800de70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	689b      	ldr	r3, [r3, #8]
 800de76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de78:	697b      	ldr	r3, [r7, #20]
 800de7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800de7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	021a      	lsls	r2, r3, #8
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	431a      	orrs	r2, r3
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	4313      	orrs	r3, r2
 800de8c:	697a      	ldr	r2, [r7, #20]
 800de8e:	4313      	orrs	r3, r2
 800de90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	697a      	ldr	r2, [r7, #20]
 800de96:	609a      	str	r2, [r3, #8]
}
 800de98:	bf00      	nop
 800de9a:	371c      	adds	r7, #28
 800de9c:	46bd      	mov	sp, r7
 800de9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea2:	4770      	bx	lr

0800dea4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800dea4:	b480      	push	{r7}
 800dea6:	b087      	sub	sp, #28
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	60f8      	str	r0, [r7, #12]
 800deac:	60b9      	str	r1, [r7, #8]
 800deae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	f003 031f 	and.w	r3, r3, #31
 800deb6:	2201      	movs	r2, #1
 800deb8:	fa02 f303 	lsl.w	r3, r2, r3
 800debc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	6a1a      	ldr	r2, [r3, #32]
 800dec2:	697b      	ldr	r3, [r7, #20]
 800dec4:	43db      	mvns	r3, r3
 800dec6:	401a      	ands	r2, r3
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	6a1a      	ldr	r2, [r3, #32]
 800ded0:	68bb      	ldr	r3, [r7, #8]
 800ded2:	f003 031f 	and.w	r3, r3, #31
 800ded6:	6879      	ldr	r1, [r7, #4]
 800ded8:	fa01 f303 	lsl.w	r3, r1, r3
 800dedc:	431a      	orrs	r2, r3
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	621a      	str	r2, [r3, #32]
}
 800dee2:	bf00      	nop
 800dee4:	371c      	adds	r7, #28
 800dee6:	46bd      	mov	sp, r7
 800dee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deec:	4770      	bx	lr
	...

0800def0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800def0:	b480      	push	{r7}
 800def2:	b085      	sub	sp, #20
 800def4:	af00      	add	r7, sp, #0
 800def6:	6078      	str	r0, [r7, #4]
 800def8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800df00:	2b01      	cmp	r3, #1
 800df02:	d101      	bne.n	800df08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800df04:	2302      	movs	r3, #2
 800df06:	e06d      	b.n	800dfe4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	2201      	movs	r2, #1
 800df0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	2202      	movs	r2, #2
 800df14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	685b      	ldr	r3, [r3, #4]
 800df1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	689b      	ldr	r3, [r3, #8]
 800df26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	4a30      	ldr	r2, [pc, #192]	; (800dff0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800df2e:	4293      	cmp	r3, r2
 800df30:	d004      	beq.n	800df3c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	4a2f      	ldr	r2, [pc, #188]	; (800dff4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d108      	bne.n	800df4e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800df42:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800df44:	683b      	ldr	r3, [r7, #0]
 800df46:	685b      	ldr	r3, [r3, #4]
 800df48:	68fa      	ldr	r2, [r7, #12]
 800df4a:	4313      	orrs	r3, r2
 800df4c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df54:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	68fa      	ldr	r2, [r7, #12]
 800df5c:	4313      	orrs	r3, r2
 800df5e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	68fa      	ldr	r2, [r7, #12]
 800df66:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	4a20      	ldr	r2, [pc, #128]	; (800dff0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800df6e:	4293      	cmp	r3, r2
 800df70:	d022      	beq.n	800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df7a:	d01d      	beq.n	800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	4a1d      	ldr	r2, [pc, #116]	; (800dff8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d018      	beq.n	800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	4a1c      	ldr	r2, [pc, #112]	; (800dffc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800df8c:	4293      	cmp	r3, r2
 800df8e:	d013      	beq.n	800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	4a1a      	ldr	r2, [pc, #104]	; (800e000 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800df96:	4293      	cmp	r3, r2
 800df98:	d00e      	beq.n	800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	4a15      	ldr	r2, [pc, #84]	; (800dff4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800dfa0:	4293      	cmp	r3, r2
 800dfa2:	d009      	beq.n	800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	4a16      	ldr	r2, [pc, #88]	; (800e004 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800dfaa:	4293      	cmp	r3, r2
 800dfac:	d004      	beq.n	800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	4a15      	ldr	r2, [pc, #84]	; (800e008 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800dfb4:	4293      	cmp	r3, r2
 800dfb6:	d10c      	bne.n	800dfd2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dfb8:	68bb      	ldr	r3, [r7, #8]
 800dfba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dfbe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	689b      	ldr	r3, [r3, #8]
 800dfc4:	68ba      	ldr	r2, [r7, #8]
 800dfc6:	4313      	orrs	r3, r2
 800dfc8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	68ba      	ldr	r2, [r7, #8]
 800dfd0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	2201      	movs	r2, #1
 800dfd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	2200      	movs	r2, #0
 800dfde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dfe2:	2300      	movs	r3, #0
}
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	3714      	adds	r7, #20
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfee:	4770      	bx	lr
 800dff0:	40010000 	.word	0x40010000
 800dff4:	40010400 	.word	0x40010400
 800dff8:	40000400 	.word	0x40000400
 800dffc:	40000800 	.word	0x40000800
 800e000:	40000c00 	.word	0x40000c00
 800e004:	40001800 	.word	0x40001800
 800e008:	40014000 	.word	0x40014000

0800e00c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e00c:	b480      	push	{r7}
 800e00e:	b085      	sub	sp, #20
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]
 800e014:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e016:	2300      	movs	r3, #0
 800e018:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e020:	2b01      	cmp	r3, #1
 800e022:	d101      	bne.n	800e028 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e024:	2302      	movs	r3, #2
 800e026:	e065      	b.n	800e0f4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2201      	movs	r2, #1
 800e02c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e036:	683b      	ldr	r3, [r7, #0]
 800e038:	68db      	ldr	r3, [r3, #12]
 800e03a:	4313      	orrs	r3, r2
 800e03c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e044:	683b      	ldr	r3, [r7, #0]
 800e046:	689b      	ldr	r3, [r3, #8]
 800e048:	4313      	orrs	r3, r2
 800e04a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	685b      	ldr	r3, [r3, #4]
 800e056:	4313      	orrs	r3, r2
 800e058:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	4313      	orrs	r3, r2
 800e066:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	691b      	ldr	r3, [r3, #16]
 800e072:	4313      	orrs	r3, r2
 800e074:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	695b      	ldr	r3, [r3, #20]
 800e080:	4313      	orrs	r3, r2
 800e082:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e08e:	4313      	orrs	r3, r2
 800e090:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	699b      	ldr	r3, [r3, #24]
 800e09c:	041b      	lsls	r3, r3, #16
 800e09e:	4313      	orrs	r3, r2
 800e0a0:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	4a16      	ldr	r2, [pc, #88]	; (800e100 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800e0a8:	4293      	cmp	r3, r2
 800e0aa:	d004      	beq.n	800e0b6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	4a14      	ldr	r2, [pc, #80]	; (800e104 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800e0b2:	4293      	cmp	r3, r2
 800e0b4:	d115      	bne.n	800e0e2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0c0:	051b      	lsls	r3, r3, #20
 800e0c2:	4313      	orrs	r3, r2
 800e0c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	69db      	ldr	r3, [r3, #28]
 800e0d0:	4313      	orrs	r3, r2
 800e0d2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e0da:	683b      	ldr	r3, [r7, #0]
 800e0dc:	6a1b      	ldr	r3, [r3, #32]
 800e0de:	4313      	orrs	r3, r2
 800e0e0:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	68fa      	ldr	r2, [r7, #12]
 800e0e8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e0f2:	2300      	movs	r3, #0
}
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	3714      	adds	r7, #20
 800e0f8:	46bd      	mov	sp, r7
 800e0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0fe:	4770      	bx	lr
 800e100:	40010000 	.word	0x40010000
 800e104:	40010400 	.word	0x40010400

0800e108 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e108:	b480      	push	{r7}
 800e10a:	b083      	sub	sp, #12
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e110:	bf00      	nop
 800e112:	370c      	adds	r7, #12
 800e114:	46bd      	mov	sp, r7
 800e116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11a:	4770      	bx	lr

0800e11c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e11c:	b480      	push	{r7}
 800e11e:	b083      	sub	sp, #12
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e124:	bf00      	nop
 800e126:	370c      	adds	r7, #12
 800e128:	46bd      	mov	sp, r7
 800e12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12e:	4770      	bx	lr

0800e130 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e130:	b480      	push	{r7}
 800e132:	b083      	sub	sp, #12
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e138:	bf00      	nop
 800e13a:	370c      	adds	r7, #12
 800e13c:	46bd      	mov	sp, r7
 800e13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e142:	4770      	bx	lr

0800e144 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b082      	sub	sp, #8
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d101      	bne.n	800e156 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e152:	2301      	movs	r3, #1
 800e154:	e042      	b.n	800e1dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d106      	bne.n	800e16e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	2200      	movs	r2, #0
 800e164:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e168:	6878      	ldr	r0, [r7, #4]
 800e16a:	f7f8 f939 	bl	80063e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	2224      	movs	r2, #36	; 0x24
 800e172:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	681a      	ldr	r2, [r3, #0]
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	f022 0201 	bic.w	r2, r2, #1
 800e184:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e186:	6878      	ldr	r0, [r7, #4]
 800e188:	f000 fdf8 	bl	800ed7c <UART_SetConfig>
 800e18c:	4603      	mov	r3, r0
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d101      	bne.n	800e196 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800e192:	2301      	movs	r3, #1
 800e194:	e022      	b.n	800e1dc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d002      	beq.n	800e1a4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f001 fb54 	bl	800f84c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	685a      	ldr	r2, [r3, #4]
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e1b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	689a      	ldr	r2, [r3, #8]
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e1c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	681a      	ldr	r2, [r3, #0]
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	f042 0201 	orr.w	r2, r2, #1
 800e1d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f001 fbdb 	bl	800f990 <UART_CheckIdleState>
 800e1da:	4603      	mov	r3, r0
}
 800e1dc:	4618      	mov	r0, r3
 800e1de:	3708      	adds	r7, #8
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	bd80      	pop	{r7, pc}

0800e1e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b08a      	sub	sp, #40	; 0x28
 800e1e8:	af02      	add	r7, sp, #8
 800e1ea:	60f8      	str	r0, [r7, #12]
 800e1ec:	60b9      	str	r1, [r7, #8]
 800e1ee:	603b      	str	r3, [r7, #0]
 800e1f0:	4613      	mov	r3, r2
 800e1f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e1fa:	2b20      	cmp	r3, #32
 800e1fc:	f040 8083 	bne.w	800e306 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800e200:	68bb      	ldr	r3, [r7, #8]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d002      	beq.n	800e20c <HAL_UART_Transmit+0x28>
 800e206:	88fb      	ldrh	r3, [r7, #6]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d101      	bne.n	800e210 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800e20c:	2301      	movs	r3, #1
 800e20e:	e07b      	b.n	800e308 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e216:	2b01      	cmp	r3, #1
 800e218:	d101      	bne.n	800e21e <HAL_UART_Transmit+0x3a>
 800e21a:	2302      	movs	r3, #2
 800e21c:	e074      	b.n	800e308 <HAL_UART_Transmit+0x124>
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	2201      	movs	r2, #1
 800e222:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	2200      	movs	r2, #0
 800e22a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	2221      	movs	r2, #33	; 0x21
 800e232:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e236:	f7f8 fc73 	bl	8006b20 <HAL_GetTick>
 800e23a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	88fa      	ldrh	r2, [r7, #6]
 800e240:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	88fa      	ldrh	r2, [r7, #6]
 800e248:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	689b      	ldr	r3, [r3, #8]
 800e250:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e254:	d108      	bne.n	800e268 <HAL_UART_Transmit+0x84>
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	691b      	ldr	r3, [r3, #16]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d104      	bne.n	800e268 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800e25e:	2300      	movs	r3, #0
 800e260:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	61bb      	str	r3, [r7, #24]
 800e266:	e003      	b.n	800e270 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800e268:	68bb      	ldr	r3, [r7, #8]
 800e26a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e26c:	2300      	movs	r3, #0
 800e26e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	2200      	movs	r2, #0
 800e274:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800e278:	e02c      	b.n	800e2d4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	9300      	str	r3, [sp, #0]
 800e27e:	697b      	ldr	r3, [r7, #20]
 800e280:	2200      	movs	r2, #0
 800e282:	2180      	movs	r1, #128	; 0x80
 800e284:	68f8      	ldr	r0, [r7, #12]
 800e286:	f001 fbce 	bl	800fa26 <UART_WaitOnFlagUntilTimeout>
 800e28a:	4603      	mov	r3, r0
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d001      	beq.n	800e294 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800e290:	2303      	movs	r3, #3
 800e292:	e039      	b.n	800e308 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800e294:	69fb      	ldr	r3, [r7, #28]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d10b      	bne.n	800e2b2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e29a:	69bb      	ldr	r3, [r7, #24]
 800e29c:	881b      	ldrh	r3, [r3, #0]
 800e29e:	461a      	mov	r2, r3
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e2a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800e2aa:	69bb      	ldr	r3, [r7, #24]
 800e2ac:	3302      	adds	r3, #2
 800e2ae:	61bb      	str	r3, [r7, #24]
 800e2b0:	e007      	b.n	800e2c2 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e2b2:	69fb      	ldr	r3, [r7, #28]
 800e2b4:	781a      	ldrb	r2, [r3, #0]
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800e2bc:	69fb      	ldr	r3, [r7, #28]
 800e2be:	3301      	adds	r3, #1
 800e2c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e2c8:	b29b      	uxth	r3, r3
 800e2ca:	3b01      	subs	r3, #1
 800e2cc:	b29a      	uxth	r2, r3
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e2da:	b29b      	uxth	r3, r3
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d1cc      	bne.n	800e27a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e2e0:	683b      	ldr	r3, [r7, #0]
 800e2e2:	9300      	str	r3, [sp, #0]
 800e2e4:	697b      	ldr	r3, [r7, #20]
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	2140      	movs	r1, #64	; 0x40
 800e2ea:	68f8      	ldr	r0, [r7, #12]
 800e2ec:	f001 fb9b 	bl	800fa26 <UART_WaitOnFlagUntilTimeout>
 800e2f0:	4603      	mov	r3, r0
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d001      	beq.n	800e2fa <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800e2f6:	2303      	movs	r3, #3
 800e2f8:	e006      	b.n	800e308 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	2220      	movs	r2, #32
 800e2fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800e302:	2300      	movs	r3, #0
 800e304:	e000      	b.n	800e308 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800e306:	2302      	movs	r3, #2
  }
}
 800e308:	4618      	mov	r0, r3
 800e30a:	3720      	adds	r7, #32
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bd80      	pop	{r7, pc}

0800e310 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e310:	b580      	push	{r7, lr}
 800e312:	b08a      	sub	sp, #40	; 0x28
 800e314:	af02      	add	r7, sp, #8
 800e316:	60f8      	str	r0, [r7, #12]
 800e318:	60b9      	str	r1, [r7, #8]
 800e31a:	603b      	str	r3, [r7, #0]
 800e31c:	4613      	mov	r3, r2
 800e31e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e326:	2b20      	cmp	r3, #32
 800e328:	f040 80c0 	bne.w	800e4ac <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 800e32c:	68bb      	ldr	r3, [r7, #8]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d002      	beq.n	800e338 <HAL_UART_Receive+0x28>
 800e332:	88fb      	ldrh	r3, [r7, #6]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d101      	bne.n	800e33c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800e338:	2301      	movs	r3, #1
 800e33a:	e0b8      	b.n	800e4ae <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e342:	2b01      	cmp	r3, #1
 800e344:	d101      	bne.n	800e34a <HAL_UART_Receive+0x3a>
 800e346:	2302      	movs	r3, #2
 800e348:	e0b1      	b.n	800e4ae <HAL_UART_Receive+0x19e>
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	2201      	movs	r2, #1
 800e34e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	2200      	movs	r2, #0
 800e356:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	2222      	movs	r2, #34	; 0x22
 800e35e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	2200      	movs	r2, #0
 800e366:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e368:	f7f8 fbda 	bl	8006b20 <HAL_GetTick>
 800e36c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	88fa      	ldrh	r2, [r7, #6]
 800e372:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	88fa      	ldrh	r2, [r7, #6]
 800e37a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	689b      	ldr	r3, [r3, #8]
 800e382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e386:	d10e      	bne.n	800e3a6 <HAL_UART_Receive+0x96>
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	691b      	ldr	r3, [r3, #16]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d105      	bne.n	800e39c <HAL_UART_Receive+0x8c>
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	f240 12ff 	movw	r2, #511	; 0x1ff
 800e396:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e39a:	e02d      	b.n	800e3f8 <HAL_UART_Receive+0xe8>
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	22ff      	movs	r2, #255	; 0xff
 800e3a0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e3a4:	e028      	b.n	800e3f8 <HAL_UART_Receive+0xe8>
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	689b      	ldr	r3, [r3, #8]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d10d      	bne.n	800e3ca <HAL_UART_Receive+0xba>
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	691b      	ldr	r3, [r3, #16]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d104      	bne.n	800e3c0 <HAL_UART_Receive+0xb0>
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	22ff      	movs	r2, #255	; 0xff
 800e3ba:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e3be:	e01b      	b.n	800e3f8 <HAL_UART_Receive+0xe8>
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	227f      	movs	r2, #127	; 0x7f
 800e3c4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e3c8:	e016      	b.n	800e3f8 <HAL_UART_Receive+0xe8>
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	689b      	ldr	r3, [r3, #8]
 800e3ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e3d2:	d10d      	bne.n	800e3f0 <HAL_UART_Receive+0xe0>
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	691b      	ldr	r3, [r3, #16]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d104      	bne.n	800e3e6 <HAL_UART_Receive+0xd6>
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	227f      	movs	r2, #127	; 0x7f
 800e3e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e3e4:	e008      	b.n	800e3f8 <HAL_UART_Receive+0xe8>
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	223f      	movs	r2, #63	; 0x3f
 800e3ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800e3ee:	e003      	b.n	800e3f8 <HAL_UART_Receive+0xe8>
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e3fe:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	689b      	ldr	r3, [r3, #8]
 800e404:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e408:	d108      	bne.n	800e41c <HAL_UART_Receive+0x10c>
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	691b      	ldr	r3, [r3, #16]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d104      	bne.n	800e41c <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 800e412:	2300      	movs	r3, #0
 800e414:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	61bb      	str	r3, [r7, #24]
 800e41a:	e003      	b.n	800e424 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 800e41c:	68bb      	ldr	r3, [r7, #8]
 800e41e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e420:	2300      	movs	r3, #0
 800e422:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	2200      	movs	r2, #0
 800e428:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800e42c:	e032      	b.n	800e494 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	9300      	str	r3, [sp, #0]
 800e432:	697b      	ldr	r3, [r7, #20]
 800e434:	2200      	movs	r2, #0
 800e436:	2120      	movs	r1, #32
 800e438:	68f8      	ldr	r0, [r7, #12]
 800e43a:	f001 faf4 	bl	800fa26 <UART_WaitOnFlagUntilTimeout>
 800e43e:	4603      	mov	r3, r0
 800e440:	2b00      	cmp	r3, #0
 800e442:	d001      	beq.n	800e448 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 800e444:	2303      	movs	r3, #3
 800e446:	e032      	b.n	800e4ae <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 800e448:	69fb      	ldr	r3, [r7, #28]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d10c      	bne.n	800e468 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e454:	b29a      	uxth	r2, r3
 800e456:	8a7b      	ldrh	r3, [r7, #18]
 800e458:	4013      	ands	r3, r2
 800e45a:	b29a      	uxth	r2, r3
 800e45c:	69bb      	ldr	r3, [r7, #24]
 800e45e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800e460:	69bb      	ldr	r3, [r7, #24]
 800e462:	3302      	adds	r3, #2
 800e464:	61bb      	str	r3, [r7, #24]
 800e466:	e00c      	b.n	800e482 <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e46e:	b2da      	uxtb	r2, r3
 800e470:	8a7b      	ldrh	r3, [r7, #18]
 800e472:	b2db      	uxtb	r3, r3
 800e474:	4013      	ands	r3, r2
 800e476:	b2da      	uxtb	r2, r3
 800e478:	69fb      	ldr	r3, [r7, #28]
 800e47a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800e47c:	69fb      	ldr	r3, [r7, #28]
 800e47e:	3301      	adds	r3, #1
 800e480:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e488:	b29b      	uxth	r3, r3
 800e48a:	3b01      	subs	r3, #1
 800e48c:	b29a      	uxth	r2, r3
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e49a:	b29b      	uxth	r3, r3
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d1c6      	bne.n	800e42e <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	2220      	movs	r2, #32
 800e4a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	e000      	b.n	800e4ae <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 800e4ac:	2302      	movs	r3, #2
  }
}
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	3720      	adds	r7, #32
 800e4b2:	46bd      	mov	sp, r7
 800e4b4:	bd80      	pop	{r7, pc}
	...

0800e4b8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b08a      	sub	sp, #40	; 0x28
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	60f8      	str	r0, [r7, #12]
 800e4c0:	60b9      	str	r1, [r7, #8]
 800e4c2:	4613      	mov	r3, r2
 800e4c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e4cc:	2b20      	cmp	r3, #32
 800e4ce:	d17a      	bne.n	800e5c6 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d002      	beq.n	800e4dc <HAL_UART_Transmit_DMA+0x24>
 800e4d6:	88fb      	ldrh	r3, [r7, #6]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d101      	bne.n	800e4e0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800e4dc:	2301      	movs	r3, #1
 800e4de:	e073      	b.n	800e5c8 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e4e6:	2b01      	cmp	r3, #1
 800e4e8:	d101      	bne.n	800e4ee <HAL_UART_Transmit_DMA+0x36>
 800e4ea:	2302      	movs	r3, #2
 800e4ec:	e06c      	b.n	800e5c8 <HAL_UART_Transmit_DMA+0x110>
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	2201      	movs	r2, #1
 800e4f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	68ba      	ldr	r2, [r7, #8]
 800e4fa:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	88fa      	ldrh	r2, [r7, #6]
 800e500:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	88fa      	ldrh	r2, [r7, #6]
 800e508:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	2200      	movs	r2, #0
 800e510:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	2221      	movs	r2, #33	; 0x21
 800e518:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e520:	2b00      	cmp	r3, #0
 800e522:	d02c      	beq.n	800e57e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e528:	4a29      	ldr	r2, [pc, #164]	; (800e5d0 <HAL_UART_Transmit_DMA+0x118>)
 800e52a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e530:	4a28      	ldr	r2, [pc, #160]	; (800e5d4 <HAL_UART_Transmit_DMA+0x11c>)
 800e532:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e538:	4a27      	ldr	r2, [pc, #156]	; (800e5d8 <HAL_UART_Transmit_DMA+0x120>)
 800e53a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e540:	2200      	movs	r2, #0
 800e542:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e54c:	4619      	mov	r1, r3
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	3328      	adds	r3, #40	; 0x28
 800e554:	461a      	mov	r2, r3
 800e556:	88fb      	ldrh	r3, [r7, #6]
 800e558:	f7f9 f994 	bl	8007884 <HAL_DMA_Start_IT>
 800e55c:	4603      	mov	r3, r0
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d00d      	beq.n	800e57e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	2210      	movs	r2, #16
 800e566:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	2200      	movs	r2, #0
 800e56e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	2220      	movs	r2, #32
 800e576:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800e57a:	2301      	movs	r3, #1
 800e57c:	e024      	b.n	800e5c8 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	2240      	movs	r2, #64	; 0x40
 800e584:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	2200      	movs	r2, #0
 800e58a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	3308      	adds	r3, #8
 800e594:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	e853 3f00 	ldrex	r3, [r3]
 800e59c:	613b      	str	r3, [r7, #16]
   return(result);
 800e59e:	693b      	ldr	r3, [r7, #16]
 800e5a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e5a4:	627b      	str	r3, [r7, #36]	; 0x24
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	3308      	adds	r3, #8
 800e5ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e5ae:	623a      	str	r2, [r7, #32]
 800e5b0:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5b2:	69f9      	ldr	r1, [r7, #28]
 800e5b4:	6a3a      	ldr	r2, [r7, #32]
 800e5b6:	e841 2300 	strex	r3, r2, [r1]
 800e5ba:	61bb      	str	r3, [r7, #24]
   return(result);
 800e5bc:	69bb      	ldr	r3, [r7, #24]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d1e5      	bne.n	800e58e <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	e000      	b.n	800e5c8 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800e5c6:	2302      	movs	r3, #2
  }
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3728      	adds	r7, #40	; 0x28
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}
 800e5d0:	0800fe59 	.word	0x0800fe59
 800e5d4:	0800feef 	.word	0x0800feef
 800e5d8:	08010065 	.word	0x08010065

0800e5dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b0ba      	sub	sp, #232	; 0xe8
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	69db      	ldr	r3, [r3, #28]
 800e5ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	689b      	ldr	r3, [r3, #8]
 800e5fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e602:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e606:	f640 030f 	movw	r3, #2063	; 0x80f
 800e60a:	4013      	ands	r3, r2
 800e60c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e610:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e614:	2b00      	cmp	r3, #0
 800e616:	d11b      	bne.n	800e650 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e61c:	f003 0320 	and.w	r3, r3, #32
 800e620:	2b00      	cmp	r3, #0
 800e622:	d015      	beq.n	800e650 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e628:	f003 0320 	and.w	r3, r3, #32
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d105      	bne.n	800e63c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d009      	beq.n	800e650 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e640:	2b00      	cmp	r3, #0
 800e642:	f000 835a 	beq.w	800ecfa <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e64a:	6878      	ldr	r0, [r7, #4]
 800e64c:	4798      	blx	r3
      }
      return;
 800e64e:	e354      	b.n	800ecfa <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e650:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e654:	2b00      	cmp	r3, #0
 800e656:	f000 811f 	beq.w	800e898 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e65a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e65e:	4b8b      	ldr	r3, [pc, #556]	; (800e88c <HAL_UART_IRQHandler+0x2b0>)
 800e660:	4013      	ands	r3, r2
 800e662:	2b00      	cmp	r3, #0
 800e664:	d106      	bne.n	800e674 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e666:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e66a:	4b89      	ldr	r3, [pc, #548]	; (800e890 <HAL_UART_IRQHandler+0x2b4>)
 800e66c:	4013      	ands	r3, r2
 800e66e:	2b00      	cmp	r3, #0
 800e670:	f000 8112 	beq.w	800e898 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e678:	f003 0301 	and.w	r3, r3, #1
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d011      	beq.n	800e6a4 <HAL_UART_IRQHandler+0xc8>
 800e680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e684:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d00b      	beq.n	800e6a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	2201      	movs	r2, #1
 800e692:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e69a:	f043 0201 	orr.w	r2, r3, #1
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6a8:	f003 0302 	and.w	r3, r3, #2
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d011      	beq.n	800e6d4 <HAL_UART_IRQHandler+0xf8>
 800e6b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e6b4:	f003 0301 	and.w	r3, r3, #1
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d00b      	beq.n	800e6d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	2202      	movs	r2, #2
 800e6c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e6ca:	f043 0204 	orr.w	r2, r3, #4
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6d8:	f003 0304 	and.w	r3, r3, #4
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d011      	beq.n	800e704 <HAL_UART_IRQHandler+0x128>
 800e6e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e6e4:	f003 0301 	and.w	r3, r3, #1
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d00b      	beq.n	800e704 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	2204      	movs	r2, #4
 800e6f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e6fa:	f043 0202 	orr.w	r2, r3, #2
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e708:	f003 0308 	and.w	r3, r3, #8
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d017      	beq.n	800e740 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e714:	f003 0320 	and.w	r3, r3, #32
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d105      	bne.n	800e728 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e71c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e720:	4b5a      	ldr	r3, [pc, #360]	; (800e88c <HAL_UART_IRQHandler+0x2b0>)
 800e722:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e724:	2b00      	cmp	r3, #0
 800e726:	d00b      	beq.n	800e740 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	2208      	movs	r2, #8
 800e72e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e736:	f043 0208 	orr.w	r2, r3, #8
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e744:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d012      	beq.n	800e772 <HAL_UART_IRQHandler+0x196>
 800e74c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e750:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e754:	2b00      	cmp	r3, #0
 800e756:	d00c      	beq.n	800e772 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e760:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e768:	f043 0220 	orr.w	r2, r3, #32
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e778:	2b00      	cmp	r3, #0
 800e77a:	f000 82c0 	beq.w	800ecfe <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e77e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e782:	f003 0320 	and.w	r3, r3, #32
 800e786:	2b00      	cmp	r3, #0
 800e788:	d013      	beq.n	800e7b2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e78a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e78e:	f003 0320 	and.w	r3, r3, #32
 800e792:	2b00      	cmp	r3, #0
 800e794:	d105      	bne.n	800e7a2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e796:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e79a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d007      	beq.n	800e7b2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d003      	beq.n	800e7b2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e7ae:	6878      	ldr	r0, [r7, #4]
 800e7b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e7b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	689b      	ldr	r3, [r3, #8]
 800e7c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7c6:	2b40      	cmp	r3, #64	; 0x40
 800e7c8:	d005      	beq.n	800e7d6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e7ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e7ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d04f      	beq.n	800e876 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	f001 fad8 	bl	800fd8c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	689b      	ldr	r3, [r3, #8]
 800e7e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7e6:	2b40      	cmp	r3, #64	; 0x40
 800e7e8:	d141      	bne.n	800e86e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	3308      	adds	r3, #8
 800e7f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e7f8:	e853 3f00 	ldrex	r3, [r3]
 800e7fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e800:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e804:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e808:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	3308      	adds	r3, #8
 800e812:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e816:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e81a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e81e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e822:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e826:	e841 2300 	strex	r3, r2, [r1]
 800e82a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e82e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e832:	2b00      	cmp	r3, #0
 800e834:	d1d9      	bne.n	800e7ea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d013      	beq.n	800e866 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e842:	4a14      	ldr	r2, [pc, #80]	; (800e894 <HAL_UART_IRQHandler+0x2b8>)
 800e844:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e84a:	4618      	mov	r0, r3
 800e84c:	f7f9 fda2 	bl	8008394 <HAL_DMA_Abort_IT>
 800e850:	4603      	mov	r3, r0
 800e852:	2b00      	cmp	r3, #0
 800e854:	d017      	beq.n	800e886 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e85a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e85c:	687a      	ldr	r2, [r7, #4]
 800e85e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800e860:	4610      	mov	r0, r2
 800e862:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e864:	e00f      	b.n	800e886 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e866:	6878      	ldr	r0, [r7, #4]
 800e868:	f000 fa7e 	bl	800ed68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e86c:	e00b      	b.n	800e886 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e86e:	6878      	ldr	r0, [r7, #4]
 800e870:	f000 fa7a 	bl	800ed68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e874:	e007      	b.n	800e886 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	f000 fa76 	bl	800ed68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	2200      	movs	r2, #0
 800e880:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800e884:	e23b      	b.n	800ecfe <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e886:	bf00      	nop
    return;
 800e888:	e239      	b.n	800ecfe <HAL_UART_IRQHandler+0x722>
 800e88a:	bf00      	nop
 800e88c:	10000001 	.word	0x10000001
 800e890:	04000120 	.word	0x04000120
 800e894:	080100e5 	.word	0x080100e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e89c:	2b01      	cmp	r3, #1
 800e89e:	f040 81ce 	bne.w	800ec3e <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e8a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e8a6:	f003 0310 	and.w	r3, r3, #16
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	f000 81c7 	beq.w	800ec3e <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e8b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e8b4:	f003 0310 	and.w	r3, r3, #16
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	f000 81c0 	beq.w	800ec3e <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	2210      	movs	r2, #16
 800e8c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	689b      	ldr	r3, [r3, #8]
 800e8cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8d0:	2b40      	cmp	r3, #64	; 0x40
 800e8d2:	f040 813b 	bne.w	800eb4c <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	4a8b      	ldr	r2, [pc, #556]	; (800eb0c <HAL_UART_IRQHandler+0x530>)
 800e8de:	4293      	cmp	r3, r2
 800e8e0:	d059      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	4a89      	ldr	r2, [pc, #548]	; (800eb10 <HAL_UART_IRQHandler+0x534>)
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d053      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	4a87      	ldr	r2, [pc, #540]	; (800eb14 <HAL_UART_IRQHandler+0x538>)
 800e8f6:	4293      	cmp	r3, r2
 800e8f8:	d04d      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	4a85      	ldr	r2, [pc, #532]	; (800eb18 <HAL_UART_IRQHandler+0x53c>)
 800e902:	4293      	cmp	r3, r2
 800e904:	d047      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	4a83      	ldr	r2, [pc, #524]	; (800eb1c <HAL_UART_IRQHandler+0x540>)
 800e90e:	4293      	cmp	r3, r2
 800e910:	d041      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	4a81      	ldr	r2, [pc, #516]	; (800eb20 <HAL_UART_IRQHandler+0x544>)
 800e91a:	4293      	cmp	r3, r2
 800e91c:	d03b      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	4a7f      	ldr	r2, [pc, #508]	; (800eb24 <HAL_UART_IRQHandler+0x548>)
 800e926:	4293      	cmp	r3, r2
 800e928:	d035      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	4a7d      	ldr	r2, [pc, #500]	; (800eb28 <HAL_UART_IRQHandler+0x54c>)
 800e932:	4293      	cmp	r3, r2
 800e934:	d02f      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	4a7b      	ldr	r2, [pc, #492]	; (800eb2c <HAL_UART_IRQHandler+0x550>)
 800e93e:	4293      	cmp	r3, r2
 800e940:	d029      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	4a79      	ldr	r2, [pc, #484]	; (800eb30 <HAL_UART_IRQHandler+0x554>)
 800e94a:	4293      	cmp	r3, r2
 800e94c:	d023      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	4a77      	ldr	r2, [pc, #476]	; (800eb34 <HAL_UART_IRQHandler+0x558>)
 800e956:	4293      	cmp	r3, r2
 800e958:	d01d      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	4a75      	ldr	r2, [pc, #468]	; (800eb38 <HAL_UART_IRQHandler+0x55c>)
 800e962:	4293      	cmp	r3, r2
 800e964:	d017      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	4a73      	ldr	r2, [pc, #460]	; (800eb3c <HAL_UART_IRQHandler+0x560>)
 800e96e:	4293      	cmp	r3, r2
 800e970:	d011      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	4a71      	ldr	r2, [pc, #452]	; (800eb40 <HAL_UART_IRQHandler+0x564>)
 800e97a:	4293      	cmp	r3, r2
 800e97c:	d00b      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	4a6f      	ldr	r2, [pc, #444]	; (800eb44 <HAL_UART_IRQHandler+0x568>)
 800e986:	4293      	cmp	r3, r2
 800e988:	d005      	beq.n	800e996 <HAL_UART_IRQHandler+0x3ba>
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	4a6d      	ldr	r2, [pc, #436]	; (800eb48 <HAL_UART_IRQHandler+0x56c>)
 800e992:	4293      	cmp	r3, r2
 800e994:	d105      	bne.n	800e9a2 <HAL_UART_IRQHandler+0x3c6>
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	685b      	ldr	r3, [r3, #4]
 800e99e:	b29b      	uxth	r3, r3
 800e9a0:	e004      	b.n	800e9ac <HAL_UART_IRQHandler+0x3d0>
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	685b      	ldr	r3, [r3, #4]
 800e9aa:	b29b      	uxth	r3, r3
 800e9ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e9b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	f000 81a4 	beq.w	800ed02 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e9c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e9c4:	429a      	cmp	r2, r3
 800e9c6:	f080 819c 	bcs.w	800ed02 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e9d0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e9d8:	69db      	ldr	r3, [r3, #28]
 800e9da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e9de:	f000 8086 	beq.w	800eaee <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e9ee:	e853 3f00 	ldrex	r3, [r3]
 800e9f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e9f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e9fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e9fe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	461a      	mov	r2, r3
 800ea08:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ea0c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800ea10:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea14:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800ea18:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800ea1c:	e841 2300 	strex	r3, r2, [r1]
 800ea20:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800ea24:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d1da      	bne.n	800e9e2 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	3308      	adds	r3, #8
 800ea32:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ea36:	e853 3f00 	ldrex	r3, [r3]
 800ea3a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ea3c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ea3e:	f023 0301 	bic.w	r3, r3, #1
 800ea42:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	3308      	adds	r3, #8
 800ea4c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ea50:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ea54:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea56:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ea58:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ea5c:	e841 2300 	strex	r3, r2, [r1]
 800ea60:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ea62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d1e1      	bne.n	800ea2c <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	3308      	adds	r3, #8
 800ea6e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea70:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ea72:	e853 3f00 	ldrex	r3, [r3]
 800ea76:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ea78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ea7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ea7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	3308      	adds	r3, #8
 800ea88:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ea8c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ea8e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea90:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ea92:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ea94:	e841 2300 	strex	r3, r2, [r1]
 800ea98:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ea9a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d1e3      	bne.n	800ea68 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	2220      	movs	r2, #32
 800eaa4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	2200      	movs	r2, #0
 800eaac:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eab4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eab6:	e853 3f00 	ldrex	r3, [r3]
 800eaba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800eabc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eabe:	f023 0310 	bic.w	r3, r3, #16
 800eac2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	461a      	mov	r2, r3
 800eacc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ead0:	65bb      	str	r3, [r7, #88]	; 0x58
 800ead2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ead4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ead6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ead8:	e841 2300 	strex	r3, r2, [r1]
 800eadc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800eade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d1e4      	bne.n	800eaae <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eae8:	4618      	mov	r0, r3
 800eaea:	f7f9 f935 	bl	8007d58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eafa:	b29b      	uxth	r3, r3
 800eafc:	1ad3      	subs	r3, r2, r3
 800eafe:	b29b      	uxth	r3, r3
 800eb00:	4619      	mov	r1, r3
 800eb02:	6878      	ldr	r0, [r7, #4]
 800eb04:	f7f4 fb4c 	bl	80031a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800eb08:	e0fb      	b.n	800ed02 <HAL_UART_IRQHandler+0x726>
 800eb0a:	bf00      	nop
 800eb0c:	40020010 	.word	0x40020010
 800eb10:	40020028 	.word	0x40020028
 800eb14:	40020040 	.word	0x40020040
 800eb18:	40020058 	.word	0x40020058
 800eb1c:	40020070 	.word	0x40020070
 800eb20:	40020088 	.word	0x40020088
 800eb24:	400200a0 	.word	0x400200a0
 800eb28:	400200b8 	.word	0x400200b8
 800eb2c:	40020410 	.word	0x40020410
 800eb30:	40020428 	.word	0x40020428
 800eb34:	40020440 	.word	0x40020440
 800eb38:	40020458 	.word	0x40020458
 800eb3c:	40020470 	.word	0x40020470
 800eb40:	40020488 	.word	0x40020488
 800eb44:	400204a0 	.word	0x400204a0
 800eb48:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eb58:	b29b      	uxth	r3, r3
 800eb5a:	1ad3      	subs	r3, r2, r3
 800eb5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800eb66:	b29b      	uxth	r3, r3
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	f000 80cc 	beq.w	800ed06 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800eb6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	f000 80c7 	beq.w	800ed06 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb80:	e853 3f00 	ldrex	r3, [r3]
 800eb84:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800eb86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800eb8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	461a      	mov	r2, r3
 800eb96:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800eb9a:	647b      	str	r3, [r7, #68]	; 0x44
 800eb9c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb9e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eba0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eba2:	e841 2300 	strex	r3, r2, [r1]
 800eba6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800eba8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d1e4      	bne.n	800eb78 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	3308      	adds	r3, #8
 800ebb4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebb8:	e853 3f00 	ldrex	r3, [r3]
 800ebbc:	623b      	str	r3, [r7, #32]
   return(result);
 800ebbe:	6a3a      	ldr	r2, [r7, #32]
 800ebc0:	4b54      	ldr	r3, [pc, #336]	; (800ed14 <HAL_UART_IRQHandler+0x738>)
 800ebc2:	4013      	ands	r3, r2
 800ebc4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	3308      	adds	r3, #8
 800ebce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ebd2:	633a      	str	r2, [r7, #48]	; 0x30
 800ebd4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ebd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ebda:	e841 2300 	strex	r3, r2, [r1]
 800ebde:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ebe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d1e3      	bne.n	800ebae <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	2220      	movs	r2, #32
 800ebea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	2200      	movs	r2, #0
 800ebf2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	e853 3f00 	ldrex	r3, [r3]
 800ec06:	60fb      	str	r3, [r7, #12]
   return(result);
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	f023 0310 	bic.w	r3, r3, #16
 800ec0e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	461a      	mov	r2, r3
 800ec18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ec1c:	61fb      	str	r3, [r7, #28]
 800ec1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec20:	69b9      	ldr	r1, [r7, #24]
 800ec22:	69fa      	ldr	r2, [r7, #28]
 800ec24:	e841 2300 	strex	r3, r2, [r1]
 800ec28:	617b      	str	r3, [r7, #20]
   return(result);
 800ec2a:	697b      	ldr	r3, [r7, #20]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d1e4      	bne.n	800ebfa <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ec30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ec34:	4619      	mov	r1, r3
 800ec36:	6878      	ldr	r0, [r7, #4]
 800ec38:	f7f4 fab2 	bl	80031a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ec3c:	e063      	b.n	800ed06 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ec3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ec42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d00e      	beq.n	800ec68 <HAL_UART_IRQHandler+0x68c>
 800ec4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ec4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d008      	beq.n	800ec68 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800ec5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ec60:	6878      	ldr	r0, [r7, #4]
 800ec62:	f001 fa80 	bl	8010166 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ec66:	e051      	b.n	800ed0c <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ec68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ec6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d014      	beq.n	800ec9e <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ec74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ec78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d105      	bne.n	800ec8c <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ec80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ec84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d008      	beq.n	800ec9e <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d03a      	beq.n	800ed0a <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	4798      	blx	r3
    }
    return;
 800ec9c:	e035      	b.n	800ed0a <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ec9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d009      	beq.n	800ecbe <HAL_UART_IRQHandler+0x6e2>
 800ecaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ecae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d003      	beq.n	800ecbe <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800ecb6:	6878      	ldr	r0, [r7, #4]
 800ecb8:	f001 fa2a 	bl	8010110 <UART_EndTransmit_IT>
    return;
 800ecbc:	e026      	b.n	800ed0c <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ecbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ecc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d009      	beq.n	800ecde <HAL_UART_IRQHandler+0x702>
 800ecca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ecce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d003      	beq.n	800ecde <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ecd6:	6878      	ldr	r0, [r7, #4]
 800ecd8:	f001 fa59 	bl	801018e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ecdc:	e016      	b.n	800ed0c <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ecde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ece2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d010      	beq.n	800ed0c <HAL_UART_IRQHandler+0x730>
 800ecea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	da0c      	bge.n	800ed0c <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ecf2:	6878      	ldr	r0, [r7, #4]
 800ecf4:	f001 fa41 	bl	801017a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ecf8:	e008      	b.n	800ed0c <HAL_UART_IRQHandler+0x730>
      return;
 800ecfa:	bf00      	nop
 800ecfc:	e006      	b.n	800ed0c <HAL_UART_IRQHandler+0x730>
    return;
 800ecfe:	bf00      	nop
 800ed00:	e004      	b.n	800ed0c <HAL_UART_IRQHandler+0x730>
      return;
 800ed02:	bf00      	nop
 800ed04:	e002      	b.n	800ed0c <HAL_UART_IRQHandler+0x730>
      return;
 800ed06:	bf00      	nop
 800ed08:	e000      	b.n	800ed0c <HAL_UART_IRQHandler+0x730>
    return;
 800ed0a:	bf00      	nop
  }
}
 800ed0c:	37e8      	adds	r7, #232	; 0xe8
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	bd80      	pop	{r7, pc}
 800ed12:	bf00      	nop
 800ed14:	effffffe 	.word	0xeffffffe

0800ed18 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	b083      	sub	sp, #12
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ed20:	bf00      	nop
 800ed22:	370c      	adds	r7, #12
 800ed24:	46bd      	mov	sp, r7
 800ed26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed2a:	4770      	bx	lr

0800ed2c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ed2c:	b480      	push	{r7}
 800ed2e:	b083      	sub	sp, #12
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ed34:	bf00      	nop
 800ed36:	370c      	adds	r7, #12
 800ed38:	46bd      	mov	sp, r7
 800ed3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed3e:	4770      	bx	lr

0800ed40 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ed40:	b480      	push	{r7}
 800ed42:	b083      	sub	sp, #12
 800ed44:	af00      	add	r7, sp, #0
 800ed46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ed48:	bf00      	nop
 800ed4a:	370c      	adds	r7, #12
 800ed4c:	46bd      	mov	sp, r7
 800ed4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed52:	4770      	bx	lr

0800ed54 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ed54:	b480      	push	{r7}
 800ed56:	b083      	sub	sp, #12
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ed5c:	bf00      	nop
 800ed5e:	370c      	adds	r7, #12
 800ed60:	46bd      	mov	sp, r7
 800ed62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed66:	4770      	bx	lr

0800ed68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ed68:	b480      	push	{r7}
 800ed6a:	b083      	sub	sp, #12
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ed70:	bf00      	nop
 800ed72:	370c      	adds	r7, #12
 800ed74:	46bd      	mov	sp, r7
 800ed76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed7a:	4770      	bx	lr

0800ed7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ed7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ed80:	b092      	sub	sp, #72	; 0x48
 800ed82:	af00      	add	r7, sp, #0
 800ed84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ed86:	2300      	movs	r3, #0
 800ed88:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	689a      	ldr	r2, [r3, #8]
 800ed90:	697b      	ldr	r3, [r7, #20]
 800ed92:	691b      	ldr	r3, [r3, #16]
 800ed94:	431a      	orrs	r2, r3
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	695b      	ldr	r3, [r3, #20]
 800ed9a:	431a      	orrs	r2, r3
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	69db      	ldr	r3, [r3, #28]
 800eda0:	4313      	orrs	r3, r2
 800eda2:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	681a      	ldr	r2, [r3, #0]
 800edaa:	4bbe      	ldr	r3, [pc, #760]	; (800f0a4 <UART_SetConfig+0x328>)
 800edac:	4013      	ands	r3, r2
 800edae:	697a      	ldr	r2, [r7, #20]
 800edb0:	6812      	ldr	r2, [r2, #0]
 800edb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800edb4:	430b      	orrs	r3, r1
 800edb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800edb8:	697b      	ldr	r3, [r7, #20]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	685b      	ldr	r3, [r3, #4]
 800edbe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800edc2:	697b      	ldr	r3, [r7, #20]
 800edc4:	68da      	ldr	r2, [r3, #12]
 800edc6:	697b      	ldr	r3, [r7, #20]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	430a      	orrs	r2, r1
 800edcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800edce:	697b      	ldr	r3, [r7, #20]
 800edd0:	699b      	ldr	r3, [r3, #24]
 800edd2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800edd4:	697b      	ldr	r3, [r7, #20]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	4ab3      	ldr	r2, [pc, #716]	; (800f0a8 <UART_SetConfig+0x32c>)
 800edda:	4293      	cmp	r3, r2
 800eddc:	d004      	beq.n	800ede8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800edde:	697b      	ldr	r3, [r7, #20]
 800ede0:	6a1b      	ldr	r3, [r3, #32]
 800ede2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ede4:	4313      	orrs	r3, r2
 800ede6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ede8:	697b      	ldr	r3, [r7, #20]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	689a      	ldr	r2, [r3, #8]
 800edee:	4baf      	ldr	r3, [pc, #700]	; (800f0ac <UART_SetConfig+0x330>)
 800edf0:	4013      	ands	r3, r2
 800edf2:	697a      	ldr	r2, [r7, #20]
 800edf4:	6812      	ldr	r2, [r2, #0]
 800edf6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800edf8:	430b      	orrs	r3, r1
 800edfa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800edfc:	697b      	ldr	r3, [r7, #20]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee02:	f023 010f 	bic.w	r1, r3, #15
 800ee06:	697b      	ldr	r3, [r7, #20]
 800ee08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ee0a:	697b      	ldr	r3, [r7, #20]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	430a      	orrs	r2, r1
 800ee10:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ee12:	697b      	ldr	r3, [r7, #20]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	4aa6      	ldr	r2, [pc, #664]	; (800f0b0 <UART_SetConfig+0x334>)
 800ee18:	4293      	cmp	r3, r2
 800ee1a:	d177      	bne.n	800ef0c <UART_SetConfig+0x190>
 800ee1c:	4ba5      	ldr	r3, [pc, #660]	; (800f0b4 <UART_SetConfig+0x338>)
 800ee1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee20:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ee24:	2b28      	cmp	r3, #40	; 0x28
 800ee26:	d86d      	bhi.n	800ef04 <UART_SetConfig+0x188>
 800ee28:	a201      	add	r2, pc, #4	; (adr r2, 800ee30 <UART_SetConfig+0xb4>)
 800ee2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee2e:	bf00      	nop
 800ee30:	0800eed5 	.word	0x0800eed5
 800ee34:	0800ef05 	.word	0x0800ef05
 800ee38:	0800ef05 	.word	0x0800ef05
 800ee3c:	0800ef05 	.word	0x0800ef05
 800ee40:	0800ef05 	.word	0x0800ef05
 800ee44:	0800ef05 	.word	0x0800ef05
 800ee48:	0800ef05 	.word	0x0800ef05
 800ee4c:	0800ef05 	.word	0x0800ef05
 800ee50:	0800eedd 	.word	0x0800eedd
 800ee54:	0800ef05 	.word	0x0800ef05
 800ee58:	0800ef05 	.word	0x0800ef05
 800ee5c:	0800ef05 	.word	0x0800ef05
 800ee60:	0800ef05 	.word	0x0800ef05
 800ee64:	0800ef05 	.word	0x0800ef05
 800ee68:	0800ef05 	.word	0x0800ef05
 800ee6c:	0800ef05 	.word	0x0800ef05
 800ee70:	0800eee5 	.word	0x0800eee5
 800ee74:	0800ef05 	.word	0x0800ef05
 800ee78:	0800ef05 	.word	0x0800ef05
 800ee7c:	0800ef05 	.word	0x0800ef05
 800ee80:	0800ef05 	.word	0x0800ef05
 800ee84:	0800ef05 	.word	0x0800ef05
 800ee88:	0800ef05 	.word	0x0800ef05
 800ee8c:	0800ef05 	.word	0x0800ef05
 800ee90:	0800eeed 	.word	0x0800eeed
 800ee94:	0800ef05 	.word	0x0800ef05
 800ee98:	0800ef05 	.word	0x0800ef05
 800ee9c:	0800ef05 	.word	0x0800ef05
 800eea0:	0800ef05 	.word	0x0800ef05
 800eea4:	0800ef05 	.word	0x0800ef05
 800eea8:	0800ef05 	.word	0x0800ef05
 800eeac:	0800ef05 	.word	0x0800ef05
 800eeb0:	0800eef5 	.word	0x0800eef5
 800eeb4:	0800ef05 	.word	0x0800ef05
 800eeb8:	0800ef05 	.word	0x0800ef05
 800eebc:	0800ef05 	.word	0x0800ef05
 800eec0:	0800ef05 	.word	0x0800ef05
 800eec4:	0800ef05 	.word	0x0800ef05
 800eec8:	0800ef05 	.word	0x0800ef05
 800eecc:	0800ef05 	.word	0x0800ef05
 800eed0:	0800eefd 	.word	0x0800eefd
 800eed4:	2301      	movs	r3, #1
 800eed6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eeda:	e222      	b.n	800f322 <UART_SetConfig+0x5a6>
 800eedc:	2304      	movs	r3, #4
 800eede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eee2:	e21e      	b.n	800f322 <UART_SetConfig+0x5a6>
 800eee4:	2308      	movs	r3, #8
 800eee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eeea:	e21a      	b.n	800f322 <UART_SetConfig+0x5a6>
 800eeec:	2310      	movs	r3, #16
 800eeee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eef2:	e216      	b.n	800f322 <UART_SetConfig+0x5a6>
 800eef4:	2320      	movs	r3, #32
 800eef6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eefa:	e212      	b.n	800f322 <UART_SetConfig+0x5a6>
 800eefc:	2340      	movs	r3, #64	; 0x40
 800eefe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef02:	e20e      	b.n	800f322 <UART_SetConfig+0x5a6>
 800ef04:	2380      	movs	r3, #128	; 0x80
 800ef06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef0a:	e20a      	b.n	800f322 <UART_SetConfig+0x5a6>
 800ef0c:	697b      	ldr	r3, [r7, #20]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	4a69      	ldr	r2, [pc, #420]	; (800f0b8 <UART_SetConfig+0x33c>)
 800ef12:	4293      	cmp	r3, r2
 800ef14:	d130      	bne.n	800ef78 <UART_SetConfig+0x1fc>
 800ef16:	4b67      	ldr	r3, [pc, #412]	; (800f0b4 <UART_SetConfig+0x338>)
 800ef18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ef1a:	f003 0307 	and.w	r3, r3, #7
 800ef1e:	2b05      	cmp	r3, #5
 800ef20:	d826      	bhi.n	800ef70 <UART_SetConfig+0x1f4>
 800ef22:	a201      	add	r2, pc, #4	; (adr r2, 800ef28 <UART_SetConfig+0x1ac>)
 800ef24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef28:	0800ef41 	.word	0x0800ef41
 800ef2c:	0800ef49 	.word	0x0800ef49
 800ef30:	0800ef51 	.word	0x0800ef51
 800ef34:	0800ef59 	.word	0x0800ef59
 800ef38:	0800ef61 	.word	0x0800ef61
 800ef3c:	0800ef69 	.word	0x0800ef69
 800ef40:	2300      	movs	r3, #0
 800ef42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef46:	e1ec      	b.n	800f322 <UART_SetConfig+0x5a6>
 800ef48:	2304      	movs	r3, #4
 800ef4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef4e:	e1e8      	b.n	800f322 <UART_SetConfig+0x5a6>
 800ef50:	2308      	movs	r3, #8
 800ef52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef56:	e1e4      	b.n	800f322 <UART_SetConfig+0x5a6>
 800ef58:	2310      	movs	r3, #16
 800ef5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef5e:	e1e0      	b.n	800f322 <UART_SetConfig+0x5a6>
 800ef60:	2320      	movs	r3, #32
 800ef62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef66:	e1dc      	b.n	800f322 <UART_SetConfig+0x5a6>
 800ef68:	2340      	movs	r3, #64	; 0x40
 800ef6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef6e:	e1d8      	b.n	800f322 <UART_SetConfig+0x5a6>
 800ef70:	2380      	movs	r3, #128	; 0x80
 800ef72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ef76:	e1d4      	b.n	800f322 <UART_SetConfig+0x5a6>
 800ef78:	697b      	ldr	r3, [r7, #20]
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	4a4f      	ldr	r2, [pc, #316]	; (800f0bc <UART_SetConfig+0x340>)
 800ef7e:	4293      	cmp	r3, r2
 800ef80:	d130      	bne.n	800efe4 <UART_SetConfig+0x268>
 800ef82:	4b4c      	ldr	r3, [pc, #304]	; (800f0b4 <UART_SetConfig+0x338>)
 800ef84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ef86:	f003 0307 	and.w	r3, r3, #7
 800ef8a:	2b05      	cmp	r3, #5
 800ef8c:	d826      	bhi.n	800efdc <UART_SetConfig+0x260>
 800ef8e:	a201      	add	r2, pc, #4	; (adr r2, 800ef94 <UART_SetConfig+0x218>)
 800ef90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef94:	0800efad 	.word	0x0800efad
 800ef98:	0800efb5 	.word	0x0800efb5
 800ef9c:	0800efbd 	.word	0x0800efbd
 800efa0:	0800efc5 	.word	0x0800efc5
 800efa4:	0800efcd 	.word	0x0800efcd
 800efa8:	0800efd5 	.word	0x0800efd5
 800efac:	2300      	movs	r3, #0
 800efae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efb2:	e1b6      	b.n	800f322 <UART_SetConfig+0x5a6>
 800efb4:	2304      	movs	r3, #4
 800efb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efba:	e1b2      	b.n	800f322 <UART_SetConfig+0x5a6>
 800efbc:	2308      	movs	r3, #8
 800efbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efc2:	e1ae      	b.n	800f322 <UART_SetConfig+0x5a6>
 800efc4:	2310      	movs	r3, #16
 800efc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efca:	e1aa      	b.n	800f322 <UART_SetConfig+0x5a6>
 800efcc:	2320      	movs	r3, #32
 800efce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efd2:	e1a6      	b.n	800f322 <UART_SetConfig+0x5a6>
 800efd4:	2340      	movs	r3, #64	; 0x40
 800efd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efda:	e1a2      	b.n	800f322 <UART_SetConfig+0x5a6>
 800efdc:	2380      	movs	r3, #128	; 0x80
 800efde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800efe2:	e19e      	b.n	800f322 <UART_SetConfig+0x5a6>
 800efe4:	697b      	ldr	r3, [r7, #20]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	4a35      	ldr	r2, [pc, #212]	; (800f0c0 <UART_SetConfig+0x344>)
 800efea:	4293      	cmp	r3, r2
 800efec:	d130      	bne.n	800f050 <UART_SetConfig+0x2d4>
 800efee:	4b31      	ldr	r3, [pc, #196]	; (800f0b4 <UART_SetConfig+0x338>)
 800eff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eff2:	f003 0307 	and.w	r3, r3, #7
 800eff6:	2b05      	cmp	r3, #5
 800eff8:	d826      	bhi.n	800f048 <UART_SetConfig+0x2cc>
 800effa:	a201      	add	r2, pc, #4	; (adr r2, 800f000 <UART_SetConfig+0x284>)
 800effc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f000:	0800f019 	.word	0x0800f019
 800f004:	0800f021 	.word	0x0800f021
 800f008:	0800f029 	.word	0x0800f029
 800f00c:	0800f031 	.word	0x0800f031
 800f010:	0800f039 	.word	0x0800f039
 800f014:	0800f041 	.word	0x0800f041
 800f018:	2300      	movs	r3, #0
 800f01a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f01e:	e180      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f020:	2304      	movs	r3, #4
 800f022:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f026:	e17c      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f028:	2308      	movs	r3, #8
 800f02a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f02e:	e178      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f030:	2310      	movs	r3, #16
 800f032:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f036:	e174      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f038:	2320      	movs	r3, #32
 800f03a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f03e:	e170      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f040:	2340      	movs	r3, #64	; 0x40
 800f042:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f046:	e16c      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f048:	2380      	movs	r3, #128	; 0x80
 800f04a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f04e:	e168      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f050:	697b      	ldr	r3, [r7, #20]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	4a1b      	ldr	r2, [pc, #108]	; (800f0c4 <UART_SetConfig+0x348>)
 800f056:	4293      	cmp	r3, r2
 800f058:	d142      	bne.n	800f0e0 <UART_SetConfig+0x364>
 800f05a:	4b16      	ldr	r3, [pc, #88]	; (800f0b4 <UART_SetConfig+0x338>)
 800f05c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f05e:	f003 0307 	and.w	r3, r3, #7
 800f062:	2b05      	cmp	r3, #5
 800f064:	d838      	bhi.n	800f0d8 <UART_SetConfig+0x35c>
 800f066:	a201      	add	r2, pc, #4	; (adr r2, 800f06c <UART_SetConfig+0x2f0>)
 800f068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f06c:	0800f085 	.word	0x0800f085
 800f070:	0800f08d 	.word	0x0800f08d
 800f074:	0800f095 	.word	0x0800f095
 800f078:	0800f09d 	.word	0x0800f09d
 800f07c:	0800f0c9 	.word	0x0800f0c9
 800f080:	0800f0d1 	.word	0x0800f0d1
 800f084:	2300      	movs	r3, #0
 800f086:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f08a:	e14a      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f08c:	2304      	movs	r3, #4
 800f08e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f092:	e146      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f094:	2308      	movs	r3, #8
 800f096:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f09a:	e142      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f09c:	2310      	movs	r3, #16
 800f09e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f0a2:	e13e      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f0a4:	cfff69f3 	.word	0xcfff69f3
 800f0a8:	58000c00 	.word	0x58000c00
 800f0ac:	11fff4ff 	.word	0x11fff4ff
 800f0b0:	40011000 	.word	0x40011000
 800f0b4:	58024400 	.word	0x58024400
 800f0b8:	40004400 	.word	0x40004400
 800f0bc:	40004800 	.word	0x40004800
 800f0c0:	40004c00 	.word	0x40004c00
 800f0c4:	40005000 	.word	0x40005000
 800f0c8:	2320      	movs	r3, #32
 800f0ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f0ce:	e128      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f0d0:	2340      	movs	r3, #64	; 0x40
 800f0d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f0d6:	e124      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f0d8:	2380      	movs	r3, #128	; 0x80
 800f0da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f0de:	e120      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f0e0:	697b      	ldr	r3, [r7, #20]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	4acb      	ldr	r2, [pc, #812]	; (800f414 <UART_SetConfig+0x698>)
 800f0e6:	4293      	cmp	r3, r2
 800f0e8:	d176      	bne.n	800f1d8 <UART_SetConfig+0x45c>
 800f0ea:	4bcb      	ldr	r3, [pc, #812]	; (800f418 <UART_SetConfig+0x69c>)
 800f0ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f0ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f0f2:	2b28      	cmp	r3, #40	; 0x28
 800f0f4:	d86c      	bhi.n	800f1d0 <UART_SetConfig+0x454>
 800f0f6:	a201      	add	r2, pc, #4	; (adr r2, 800f0fc <UART_SetConfig+0x380>)
 800f0f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0fc:	0800f1a1 	.word	0x0800f1a1
 800f100:	0800f1d1 	.word	0x0800f1d1
 800f104:	0800f1d1 	.word	0x0800f1d1
 800f108:	0800f1d1 	.word	0x0800f1d1
 800f10c:	0800f1d1 	.word	0x0800f1d1
 800f110:	0800f1d1 	.word	0x0800f1d1
 800f114:	0800f1d1 	.word	0x0800f1d1
 800f118:	0800f1d1 	.word	0x0800f1d1
 800f11c:	0800f1a9 	.word	0x0800f1a9
 800f120:	0800f1d1 	.word	0x0800f1d1
 800f124:	0800f1d1 	.word	0x0800f1d1
 800f128:	0800f1d1 	.word	0x0800f1d1
 800f12c:	0800f1d1 	.word	0x0800f1d1
 800f130:	0800f1d1 	.word	0x0800f1d1
 800f134:	0800f1d1 	.word	0x0800f1d1
 800f138:	0800f1d1 	.word	0x0800f1d1
 800f13c:	0800f1b1 	.word	0x0800f1b1
 800f140:	0800f1d1 	.word	0x0800f1d1
 800f144:	0800f1d1 	.word	0x0800f1d1
 800f148:	0800f1d1 	.word	0x0800f1d1
 800f14c:	0800f1d1 	.word	0x0800f1d1
 800f150:	0800f1d1 	.word	0x0800f1d1
 800f154:	0800f1d1 	.word	0x0800f1d1
 800f158:	0800f1d1 	.word	0x0800f1d1
 800f15c:	0800f1b9 	.word	0x0800f1b9
 800f160:	0800f1d1 	.word	0x0800f1d1
 800f164:	0800f1d1 	.word	0x0800f1d1
 800f168:	0800f1d1 	.word	0x0800f1d1
 800f16c:	0800f1d1 	.word	0x0800f1d1
 800f170:	0800f1d1 	.word	0x0800f1d1
 800f174:	0800f1d1 	.word	0x0800f1d1
 800f178:	0800f1d1 	.word	0x0800f1d1
 800f17c:	0800f1c1 	.word	0x0800f1c1
 800f180:	0800f1d1 	.word	0x0800f1d1
 800f184:	0800f1d1 	.word	0x0800f1d1
 800f188:	0800f1d1 	.word	0x0800f1d1
 800f18c:	0800f1d1 	.word	0x0800f1d1
 800f190:	0800f1d1 	.word	0x0800f1d1
 800f194:	0800f1d1 	.word	0x0800f1d1
 800f198:	0800f1d1 	.word	0x0800f1d1
 800f19c:	0800f1c9 	.word	0x0800f1c9
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1a6:	e0bc      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f1a8:	2304      	movs	r3, #4
 800f1aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1ae:	e0b8      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f1b0:	2308      	movs	r3, #8
 800f1b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1b6:	e0b4      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f1b8:	2310      	movs	r3, #16
 800f1ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1be:	e0b0      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f1c0:	2320      	movs	r3, #32
 800f1c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1c6:	e0ac      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f1c8:	2340      	movs	r3, #64	; 0x40
 800f1ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1ce:	e0a8      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f1d0:	2380      	movs	r3, #128	; 0x80
 800f1d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f1d6:	e0a4      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	4a8f      	ldr	r2, [pc, #572]	; (800f41c <UART_SetConfig+0x6a0>)
 800f1de:	4293      	cmp	r3, r2
 800f1e0:	d130      	bne.n	800f244 <UART_SetConfig+0x4c8>
 800f1e2:	4b8d      	ldr	r3, [pc, #564]	; (800f418 <UART_SetConfig+0x69c>)
 800f1e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f1e6:	f003 0307 	and.w	r3, r3, #7
 800f1ea:	2b05      	cmp	r3, #5
 800f1ec:	d826      	bhi.n	800f23c <UART_SetConfig+0x4c0>
 800f1ee:	a201      	add	r2, pc, #4	; (adr r2, 800f1f4 <UART_SetConfig+0x478>)
 800f1f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1f4:	0800f20d 	.word	0x0800f20d
 800f1f8:	0800f215 	.word	0x0800f215
 800f1fc:	0800f21d 	.word	0x0800f21d
 800f200:	0800f225 	.word	0x0800f225
 800f204:	0800f22d 	.word	0x0800f22d
 800f208:	0800f235 	.word	0x0800f235
 800f20c:	2300      	movs	r3, #0
 800f20e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f212:	e086      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f214:	2304      	movs	r3, #4
 800f216:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f21a:	e082      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f21c:	2308      	movs	r3, #8
 800f21e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f222:	e07e      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f224:	2310      	movs	r3, #16
 800f226:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f22a:	e07a      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f22c:	2320      	movs	r3, #32
 800f22e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f232:	e076      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f234:	2340      	movs	r3, #64	; 0x40
 800f236:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f23a:	e072      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f23c:	2380      	movs	r3, #128	; 0x80
 800f23e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f242:	e06e      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f244:	697b      	ldr	r3, [r7, #20]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	4a75      	ldr	r2, [pc, #468]	; (800f420 <UART_SetConfig+0x6a4>)
 800f24a:	4293      	cmp	r3, r2
 800f24c:	d130      	bne.n	800f2b0 <UART_SetConfig+0x534>
 800f24e:	4b72      	ldr	r3, [pc, #456]	; (800f418 <UART_SetConfig+0x69c>)
 800f250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f252:	f003 0307 	and.w	r3, r3, #7
 800f256:	2b05      	cmp	r3, #5
 800f258:	d826      	bhi.n	800f2a8 <UART_SetConfig+0x52c>
 800f25a:	a201      	add	r2, pc, #4	; (adr r2, 800f260 <UART_SetConfig+0x4e4>)
 800f25c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f260:	0800f279 	.word	0x0800f279
 800f264:	0800f281 	.word	0x0800f281
 800f268:	0800f289 	.word	0x0800f289
 800f26c:	0800f291 	.word	0x0800f291
 800f270:	0800f299 	.word	0x0800f299
 800f274:	0800f2a1 	.word	0x0800f2a1
 800f278:	2300      	movs	r3, #0
 800f27a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f27e:	e050      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f280:	2304      	movs	r3, #4
 800f282:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f286:	e04c      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f288:	2308      	movs	r3, #8
 800f28a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f28e:	e048      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f290:	2310      	movs	r3, #16
 800f292:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f296:	e044      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f298:	2320      	movs	r3, #32
 800f29a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f29e:	e040      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f2a0:	2340      	movs	r3, #64	; 0x40
 800f2a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f2a6:	e03c      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f2a8:	2380      	movs	r3, #128	; 0x80
 800f2aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f2ae:	e038      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f2b0:	697b      	ldr	r3, [r7, #20]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	4a5b      	ldr	r2, [pc, #364]	; (800f424 <UART_SetConfig+0x6a8>)
 800f2b6:	4293      	cmp	r3, r2
 800f2b8:	d130      	bne.n	800f31c <UART_SetConfig+0x5a0>
 800f2ba:	4b57      	ldr	r3, [pc, #348]	; (800f418 <UART_SetConfig+0x69c>)
 800f2bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f2be:	f003 0307 	and.w	r3, r3, #7
 800f2c2:	2b05      	cmp	r3, #5
 800f2c4:	d826      	bhi.n	800f314 <UART_SetConfig+0x598>
 800f2c6:	a201      	add	r2, pc, #4	; (adr r2, 800f2cc <UART_SetConfig+0x550>)
 800f2c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2cc:	0800f2e5 	.word	0x0800f2e5
 800f2d0:	0800f2ed 	.word	0x0800f2ed
 800f2d4:	0800f2f5 	.word	0x0800f2f5
 800f2d8:	0800f2fd 	.word	0x0800f2fd
 800f2dc:	0800f305 	.word	0x0800f305
 800f2e0:	0800f30d 	.word	0x0800f30d
 800f2e4:	2302      	movs	r3, #2
 800f2e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f2ea:	e01a      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f2ec:	2304      	movs	r3, #4
 800f2ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f2f2:	e016      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f2f4:	2308      	movs	r3, #8
 800f2f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f2fa:	e012      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f2fc:	2310      	movs	r3, #16
 800f2fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f302:	e00e      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f304:	2320      	movs	r3, #32
 800f306:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f30a:	e00a      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f30c:	2340      	movs	r3, #64	; 0x40
 800f30e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f312:	e006      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f314:	2380      	movs	r3, #128	; 0x80
 800f316:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f31a:	e002      	b.n	800f322 <UART_SetConfig+0x5a6>
 800f31c:	2380      	movs	r3, #128	; 0x80
 800f31e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f322:	697b      	ldr	r3, [r7, #20]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	4a3f      	ldr	r2, [pc, #252]	; (800f424 <UART_SetConfig+0x6a8>)
 800f328:	4293      	cmp	r3, r2
 800f32a:	f040 80f8 	bne.w	800f51e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f32e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f332:	2b20      	cmp	r3, #32
 800f334:	dc46      	bgt.n	800f3c4 <UART_SetConfig+0x648>
 800f336:	2b02      	cmp	r3, #2
 800f338:	f2c0 8082 	blt.w	800f440 <UART_SetConfig+0x6c4>
 800f33c:	3b02      	subs	r3, #2
 800f33e:	2b1e      	cmp	r3, #30
 800f340:	d87e      	bhi.n	800f440 <UART_SetConfig+0x6c4>
 800f342:	a201      	add	r2, pc, #4	; (adr r2, 800f348 <UART_SetConfig+0x5cc>)
 800f344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f348:	0800f3cb 	.word	0x0800f3cb
 800f34c:	0800f441 	.word	0x0800f441
 800f350:	0800f3d3 	.word	0x0800f3d3
 800f354:	0800f441 	.word	0x0800f441
 800f358:	0800f441 	.word	0x0800f441
 800f35c:	0800f441 	.word	0x0800f441
 800f360:	0800f3e3 	.word	0x0800f3e3
 800f364:	0800f441 	.word	0x0800f441
 800f368:	0800f441 	.word	0x0800f441
 800f36c:	0800f441 	.word	0x0800f441
 800f370:	0800f441 	.word	0x0800f441
 800f374:	0800f441 	.word	0x0800f441
 800f378:	0800f441 	.word	0x0800f441
 800f37c:	0800f441 	.word	0x0800f441
 800f380:	0800f3f3 	.word	0x0800f3f3
 800f384:	0800f441 	.word	0x0800f441
 800f388:	0800f441 	.word	0x0800f441
 800f38c:	0800f441 	.word	0x0800f441
 800f390:	0800f441 	.word	0x0800f441
 800f394:	0800f441 	.word	0x0800f441
 800f398:	0800f441 	.word	0x0800f441
 800f39c:	0800f441 	.word	0x0800f441
 800f3a0:	0800f441 	.word	0x0800f441
 800f3a4:	0800f441 	.word	0x0800f441
 800f3a8:	0800f441 	.word	0x0800f441
 800f3ac:	0800f441 	.word	0x0800f441
 800f3b0:	0800f441 	.word	0x0800f441
 800f3b4:	0800f441 	.word	0x0800f441
 800f3b8:	0800f441 	.word	0x0800f441
 800f3bc:	0800f441 	.word	0x0800f441
 800f3c0:	0800f433 	.word	0x0800f433
 800f3c4:	2b40      	cmp	r3, #64	; 0x40
 800f3c6:	d037      	beq.n	800f438 <UART_SetConfig+0x6bc>
 800f3c8:	e03a      	b.n	800f440 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800f3ca:	f7fc fe59 	bl	800c080 <HAL_RCCEx_GetD3PCLK1Freq>
 800f3ce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f3d0:	e03c      	b.n	800f44c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f3d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	f7fc fe68 	bl	800c0ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f3e0:	e034      	b.n	800f44c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f3e2:	f107 0318 	add.w	r3, r7, #24
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	f7fc ffb4 	bl	800c354 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f3ec:	69fb      	ldr	r3, [r7, #28]
 800f3ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f3f0:	e02c      	b.n	800f44c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f3f2:	4b09      	ldr	r3, [pc, #36]	; (800f418 <UART_SetConfig+0x69c>)
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	f003 0320 	and.w	r3, r3, #32
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d016      	beq.n	800f42c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f3fe:	4b06      	ldr	r3, [pc, #24]	; (800f418 <UART_SetConfig+0x69c>)
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	08db      	lsrs	r3, r3, #3
 800f404:	f003 0303 	and.w	r3, r3, #3
 800f408:	4a07      	ldr	r2, [pc, #28]	; (800f428 <UART_SetConfig+0x6ac>)
 800f40a:	fa22 f303 	lsr.w	r3, r2, r3
 800f40e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f410:	e01c      	b.n	800f44c <UART_SetConfig+0x6d0>
 800f412:	bf00      	nop
 800f414:	40011400 	.word	0x40011400
 800f418:	58024400 	.word	0x58024400
 800f41c:	40007800 	.word	0x40007800
 800f420:	40007c00 	.word	0x40007c00
 800f424:	58000c00 	.word	0x58000c00
 800f428:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800f42c:	4b9d      	ldr	r3, [pc, #628]	; (800f6a4 <UART_SetConfig+0x928>)
 800f42e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f430:	e00c      	b.n	800f44c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f432:	4b9d      	ldr	r3, [pc, #628]	; (800f6a8 <UART_SetConfig+0x92c>)
 800f434:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f436:	e009      	b.n	800f44c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f438:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f43c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f43e:	e005      	b.n	800f44c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800f440:	2300      	movs	r3, #0
 800f442:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f444:	2301      	movs	r3, #1
 800f446:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f44a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f44c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f44e:	2b00      	cmp	r3, #0
 800f450:	f000 81de 	beq.w	800f810 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f454:	697b      	ldr	r3, [r7, #20]
 800f456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f458:	4a94      	ldr	r2, [pc, #592]	; (800f6ac <UART_SetConfig+0x930>)
 800f45a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f45e:	461a      	mov	r2, r3
 800f460:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f462:	fbb3 f3f2 	udiv	r3, r3, r2
 800f466:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f468:	697b      	ldr	r3, [r7, #20]
 800f46a:	685a      	ldr	r2, [r3, #4]
 800f46c:	4613      	mov	r3, r2
 800f46e:	005b      	lsls	r3, r3, #1
 800f470:	4413      	add	r3, r2
 800f472:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f474:	429a      	cmp	r2, r3
 800f476:	d305      	bcc.n	800f484 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f478:	697b      	ldr	r3, [r7, #20]
 800f47a:	685b      	ldr	r3, [r3, #4]
 800f47c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f47e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f480:	429a      	cmp	r2, r3
 800f482:	d903      	bls.n	800f48c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800f484:	2301      	movs	r3, #1
 800f486:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f48a:	e1c1      	b.n	800f810 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f48c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f48e:	2200      	movs	r2, #0
 800f490:	60bb      	str	r3, [r7, #8]
 800f492:	60fa      	str	r2, [r7, #12]
 800f494:	697b      	ldr	r3, [r7, #20]
 800f496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f498:	4a84      	ldr	r2, [pc, #528]	; (800f6ac <UART_SetConfig+0x930>)
 800f49a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f49e:	b29b      	uxth	r3, r3
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	603b      	str	r3, [r7, #0]
 800f4a4:	607a      	str	r2, [r7, #4]
 800f4a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f4aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f4ae:	f7f0 ff6f 	bl	8000390 <__aeabi_uldivmod>
 800f4b2:	4602      	mov	r2, r0
 800f4b4:	460b      	mov	r3, r1
 800f4b6:	4610      	mov	r0, r2
 800f4b8:	4619      	mov	r1, r3
 800f4ba:	f04f 0200 	mov.w	r2, #0
 800f4be:	f04f 0300 	mov.w	r3, #0
 800f4c2:	020b      	lsls	r3, r1, #8
 800f4c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f4c8:	0202      	lsls	r2, r0, #8
 800f4ca:	6979      	ldr	r1, [r7, #20]
 800f4cc:	6849      	ldr	r1, [r1, #4]
 800f4ce:	0849      	lsrs	r1, r1, #1
 800f4d0:	2000      	movs	r0, #0
 800f4d2:	460c      	mov	r4, r1
 800f4d4:	4605      	mov	r5, r0
 800f4d6:	eb12 0804 	adds.w	r8, r2, r4
 800f4da:	eb43 0905 	adc.w	r9, r3, r5
 800f4de:	697b      	ldr	r3, [r7, #20]
 800f4e0:	685b      	ldr	r3, [r3, #4]
 800f4e2:	2200      	movs	r2, #0
 800f4e4:	469a      	mov	sl, r3
 800f4e6:	4693      	mov	fp, r2
 800f4e8:	4652      	mov	r2, sl
 800f4ea:	465b      	mov	r3, fp
 800f4ec:	4640      	mov	r0, r8
 800f4ee:	4649      	mov	r1, r9
 800f4f0:	f7f0 ff4e 	bl	8000390 <__aeabi_uldivmod>
 800f4f4:	4602      	mov	r2, r0
 800f4f6:	460b      	mov	r3, r1
 800f4f8:	4613      	mov	r3, r2
 800f4fa:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f502:	d308      	bcc.n	800f516 <UART_SetConfig+0x79a>
 800f504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f506:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f50a:	d204      	bcs.n	800f516 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800f50c:	697b      	ldr	r3, [r7, #20]
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f512:	60da      	str	r2, [r3, #12]
 800f514:	e17c      	b.n	800f810 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800f516:	2301      	movs	r3, #1
 800f518:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f51c:	e178      	b.n	800f810 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f51e:	697b      	ldr	r3, [r7, #20]
 800f520:	69db      	ldr	r3, [r3, #28]
 800f522:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f526:	f040 80c5 	bne.w	800f6b4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800f52a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f52e:	2b20      	cmp	r3, #32
 800f530:	dc48      	bgt.n	800f5c4 <UART_SetConfig+0x848>
 800f532:	2b00      	cmp	r3, #0
 800f534:	db7b      	blt.n	800f62e <UART_SetConfig+0x8b2>
 800f536:	2b20      	cmp	r3, #32
 800f538:	d879      	bhi.n	800f62e <UART_SetConfig+0x8b2>
 800f53a:	a201      	add	r2, pc, #4	; (adr r2, 800f540 <UART_SetConfig+0x7c4>)
 800f53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f540:	0800f5cb 	.word	0x0800f5cb
 800f544:	0800f5d3 	.word	0x0800f5d3
 800f548:	0800f62f 	.word	0x0800f62f
 800f54c:	0800f62f 	.word	0x0800f62f
 800f550:	0800f5db 	.word	0x0800f5db
 800f554:	0800f62f 	.word	0x0800f62f
 800f558:	0800f62f 	.word	0x0800f62f
 800f55c:	0800f62f 	.word	0x0800f62f
 800f560:	0800f5eb 	.word	0x0800f5eb
 800f564:	0800f62f 	.word	0x0800f62f
 800f568:	0800f62f 	.word	0x0800f62f
 800f56c:	0800f62f 	.word	0x0800f62f
 800f570:	0800f62f 	.word	0x0800f62f
 800f574:	0800f62f 	.word	0x0800f62f
 800f578:	0800f62f 	.word	0x0800f62f
 800f57c:	0800f62f 	.word	0x0800f62f
 800f580:	0800f5fb 	.word	0x0800f5fb
 800f584:	0800f62f 	.word	0x0800f62f
 800f588:	0800f62f 	.word	0x0800f62f
 800f58c:	0800f62f 	.word	0x0800f62f
 800f590:	0800f62f 	.word	0x0800f62f
 800f594:	0800f62f 	.word	0x0800f62f
 800f598:	0800f62f 	.word	0x0800f62f
 800f59c:	0800f62f 	.word	0x0800f62f
 800f5a0:	0800f62f 	.word	0x0800f62f
 800f5a4:	0800f62f 	.word	0x0800f62f
 800f5a8:	0800f62f 	.word	0x0800f62f
 800f5ac:	0800f62f 	.word	0x0800f62f
 800f5b0:	0800f62f 	.word	0x0800f62f
 800f5b4:	0800f62f 	.word	0x0800f62f
 800f5b8:	0800f62f 	.word	0x0800f62f
 800f5bc:	0800f62f 	.word	0x0800f62f
 800f5c0:	0800f621 	.word	0x0800f621
 800f5c4:	2b40      	cmp	r3, #64	; 0x40
 800f5c6:	d02e      	beq.n	800f626 <UART_SetConfig+0x8aa>
 800f5c8:	e031      	b.n	800f62e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f5ca:	f7fb fde7 	bl	800b19c <HAL_RCC_GetPCLK1Freq>
 800f5ce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f5d0:	e033      	b.n	800f63a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f5d2:	f7fb fdf9 	bl	800b1c8 <HAL_RCC_GetPCLK2Freq>
 800f5d6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f5d8:	e02f      	b.n	800f63a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f5da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f5de:	4618      	mov	r0, r3
 800f5e0:	f7fc fd64 	bl	800c0ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f5e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f5e8:	e027      	b.n	800f63a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f5ea:	f107 0318 	add.w	r3, r7, #24
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	f7fc feb0 	bl	800c354 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f5f4:	69fb      	ldr	r3, [r7, #28]
 800f5f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f5f8:	e01f      	b.n	800f63a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f5fa:	4b2d      	ldr	r3, [pc, #180]	; (800f6b0 <UART_SetConfig+0x934>)
 800f5fc:	681b      	ldr	r3, [r3, #0]
 800f5fe:	f003 0320 	and.w	r3, r3, #32
 800f602:	2b00      	cmp	r3, #0
 800f604:	d009      	beq.n	800f61a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f606:	4b2a      	ldr	r3, [pc, #168]	; (800f6b0 <UART_SetConfig+0x934>)
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	08db      	lsrs	r3, r3, #3
 800f60c:	f003 0303 	and.w	r3, r3, #3
 800f610:	4a24      	ldr	r2, [pc, #144]	; (800f6a4 <UART_SetConfig+0x928>)
 800f612:	fa22 f303 	lsr.w	r3, r2, r3
 800f616:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f618:	e00f      	b.n	800f63a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f61a:	4b22      	ldr	r3, [pc, #136]	; (800f6a4 <UART_SetConfig+0x928>)
 800f61c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f61e:	e00c      	b.n	800f63a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f620:	4b21      	ldr	r3, [pc, #132]	; (800f6a8 <UART_SetConfig+0x92c>)
 800f622:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f624:	e009      	b.n	800f63a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f62a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f62c:	e005      	b.n	800f63a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f62e:	2300      	movs	r3, #0
 800f630:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f632:	2301      	movs	r3, #1
 800f634:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f638:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f63a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	f000 80e7 	beq.w	800f810 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f642:	697b      	ldr	r3, [r7, #20]
 800f644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f646:	4a19      	ldr	r2, [pc, #100]	; (800f6ac <UART_SetConfig+0x930>)
 800f648:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f64c:	461a      	mov	r2, r3
 800f64e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f650:	fbb3 f3f2 	udiv	r3, r3, r2
 800f654:	005a      	lsls	r2, r3, #1
 800f656:	697b      	ldr	r3, [r7, #20]
 800f658:	685b      	ldr	r3, [r3, #4]
 800f65a:	085b      	lsrs	r3, r3, #1
 800f65c:	441a      	add	r2, r3
 800f65e:	697b      	ldr	r3, [r7, #20]
 800f660:	685b      	ldr	r3, [r3, #4]
 800f662:	fbb2 f3f3 	udiv	r3, r2, r3
 800f666:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f66a:	2b0f      	cmp	r3, #15
 800f66c:	d916      	bls.n	800f69c <UART_SetConfig+0x920>
 800f66e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f674:	d212      	bcs.n	800f69c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f678:	b29b      	uxth	r3, r3
 800f67a:	f023 030f 	bic.w	r3, r3, #15
 800f67e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f682:	085b      	lsrs	r3, r3, #1
 800f684:	b29b      	uxth	r3, r3
 800f686:	f003 0307 	and.w	r3, r3, #7
 800f68a:	b29a      	uxth	r2, r3
 800f68c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f68e:	4313      	orrs	r3, r2
 800f690:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800f692:	697b      	ldr	r3, [r7, #20]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800f698:	60da      	str	r2, [r3, #12]
 800f69a:	e0b9      	b.n	800f810 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f69c:	2301      	movs	r3, #1
 800f69e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800f6a2:	e0b5      	b.n	800f810 <UART_SetConfig+0xa94>
 800f6a4:	03d09000 	.word	0x03d09000
 800f6a8:	003d0900 	.word	0x003d0900
 800f6ac:	0801453c 	.word	0x0801453c
 800f6b0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f6b4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f6b8:	2b20      	cmp	r3, #32
 800f6ba:	dc49      	bgt.n	800f750 <UART_SetConfig+0x9d4>
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	db7c      	blt.n	800f7ba <UART_SetConfig+0xa3e>
 800f6c0:	2b20      	cmp	r3, #32
 800f6c2:	d87a      	bhi.n	800f7ba <UART_SetConfig+0xa3e>
 800f6c4:	a201      	add	r2, pc, #4	; (adr r2, 800f6cc <UART_SetConfig+0x950>)
 800f6c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6ca:	bf00      	nop
 800f6cc:	0800f757 	.word	0x0800f757
 800f6d0:	0800f75f 	.word	0x0800f75f
 800f6d4:	0800f7bb 	.word	0x0800f7bb
 800f6d8:	0800f7bb 	.word	0x0800f7bb
 800f6dc:	0800f767 	.word	0x0800f767
 800f6e0:	0800f7bb 	.word	0x0800f7bb
 800f6e4:	0800f7bb 	.word	0x0800f7bb
 800f6e8:	0800f7bb 	.word	0x0800f7bb
 800f6ec:	0800f777 	.word	0x0800f777
 800f6f0:	0800f7bb 	.word	0x0800f7bb
 800f6f4:	0800f7bb 	.word	0x0800f7bb
 800f6f8:	0800f7bb 	.word	0x0800f7bb
 800f6fc:	0800f7bb 	.word	0x0800f7bb
 800f700:	0800f7bb 	.word	0x0800f7bb
 800f704:	0800f7bb 	.word	0x0800f7bb
 800f708:	0800f7bb 	.word	0x0800f7bb
 800f70c:	0800f787 	.word	0x0800f787
 800f710:	0800f7bb 	.word	0x0800f7bb
 800f714:	0800f7bb 	.word	0x0800f7bb
 800f718:	0800f7bb 	.word	0x0800f7bb
 800f71c:	0800f7bb 	.word	0x0800f7bb
 800f720:	0800f7bb 	.word	0x0800f7bb
 800f724:	0800f7bb 	.word	0x0800f7bb
 800f728:	0800f7bb 	.word	0x0800f7bb
 800f72c:	0800f7bb 	.word	0x0800f7bb
 800f730:	0800f7bb 	.word	0x0800f7bb
 800f734:	0800f7bb 	.word	0x0800f7bb
 800f738:	0800f7bb 	.word	0x0800f7bb
 800f73c:	0800f7bb 	.word	0x0800f7bb
 800f740:	0800f7bb 	.word	0x0800f7bb
 800f744:	0800f7bb 	.word	0x0800f7bb
 800f748:	0800f7bb 	.word	0x0800f7bb
 800f74c:	0800f7ad 	.word	0x0800f7ad
 800f750:	2b40      	cmp	r3, #64	; 0x40
 800f752:	d02e      	beq.n	800f7b2 <UART_SetConfig+0xa36>
 800f754:	e031      	b.n	800f7ba <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f756:	f7fb fd21 	bl	800b19c <HAL_RCC_GetPCLK1Freq>
 800f75a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f75c:	e033      	b.n	800f7c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f75e:	f7fb fd33 	bl	800b1c8 <HAL_RCC_GetPCLK2Freq>
 800f762:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f764:	e02f      	b.n	800f7c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f766:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f76a:	4618      	mov	r0, r3
 800f76c:	f7fc fc9e 	bl	800c0ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f772:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f774:	e027      	b.n	800f7c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f776:	f107 0318 	add.w	r3, r7, #24
 800f77a:	4618      	mov	r0, r3
 800f77c:	f7fc fdea 	bl	800c354 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f780:	69fb      	ldr	r3, [r7, #28]
 800f782:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f784:	e01f      	b.n	800f7c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f786:	4b2d      	ldr	r3, [pc, #180]	; (800f83c <UART_SetConfig+0xac0>)
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	f003 0320 	and.w	r3, r3, #32
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d009      	beq.n	800f7a6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f792:	4b2a      	ldr	r3, [pc, #168]	; (800f83c <UART_SetConfig+0xac0>)
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	08db      	lsrs	r3, r3, #3
 800f798:	f003 0303 	and.w	r3, r3, #3
 800f79c:	4a28      	ldr	r2, [pc, #160]	; (800f840 <UART_SetConfig+0xac4>)
 800f79e:	fa22 f303 	lsr.w	r3, r2, r3
 800f7a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f7a4:	e00f      	b.n	800f7c6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f7a6:	4b26      	ldr	r3, [pc, #152]	; (800f840 <UART_SetConfig+0xac4>)
 800f7a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f7aa:	e00c      	b.n	800f7c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f7ac:	4b25      	ldr	r3, [pc, #148]	; (800f844 <UART_SetConfig+0xac8>)
 800f7ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f7b0:	e009      	b.n	800f7c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f7b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f7b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f7b8:	e005      	b.n	800f7c6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f7be:	2301      	movs	r3, #1
 800f7c0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f7c4:	bf00      	nop
    }

    if (pclk != 0U)
 800f7c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d021      	beq.n	800f810 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f7cc:	697b      	ldr	r3, [r7, #20]
 800f7ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7d0:	4a1d      	ldr	r2, [pc, #116]	; (800f848 <UART_SetConfig+0xacc>)
 800f7d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f7d6:	461a      	mov	r2, r3
 800f7d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7da:	fbb3 f2f2 	udiv	r2, r3, r2
 800f7de:	697b      	ldr	r3, [r7, #20]
 800f7e0:	685b      	ldr	r3, [r3, #4]
 800f7e2:	085b      	lsrs	r3, r3, #1
 800f7e4:	441a      	add	r2, r3
 800f7e6:	697b      	ldr	r3, [r7, #20]
 800f7e8:	685b      	ldr	r3, [r3, #4]
 800f7ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800f7ee:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f7f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7f2:	2b0f      	cmp	r3, #15
 800f7f4:	d909      	bls.n	800f80a <UART_SetConfig+0xa8e>
 800f7f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f7fc:	d205      	bcs.n	800f80a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f7fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f800:	b29a      	uxth	r2, r3
 800f802:	697b      	ldr	r3, [r7, #20]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	60da      	str	r2, [r3, #12]
 800f808:	e002      	b.n	800f810 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f80a:	2301      	movs	r3, #1
 800f80c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f810:	697b      	ldr	r3, [r7, #20]
 800f812:	2201      	movs	r2, #1
 800f814:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800f818:	697b      	ldr	r3, [r7, #20]
 800f81a:	2201      	movs	r2, #1
 800f81c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f820:	697b      	ldr	r3, [r7, #20]
 800f822:	2200      	movs	r2, #0
 800f824:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800f826:	697b      	ldr	r3, [r7, #20]
 800f828:	2200      	movs	r2, #0
 800f82a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800f82c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800f830:	4618      	mov	r0, r3
 800f832:	3748      	adds	r7, #72	; 0x48
 800f834:	46bd      	mov	sp, r7
 800f836:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f83a:	bf00      	nop
 800f83c:	58024400 	.word	0x58024400
 800f840:	03d09000 	.word	0x03d09000
 800f844:	003d0900 	.word	0x003d0900
 800f848:	0801453c 	.word	0x0801453c

0800f84c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f84c:	b480      	push	{r7}
 800f84e:	b083      	sub	sp, #12
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f858:	f003 0301 	and.w	r3, r3, #1
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d00a      	beq.n	800f876 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	685b      	ldr	r3, [r3, #4]
 800f866:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	430a      	orrs	r2, r1
 800f874:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f87a:	f003 0302 	and.w	r3, r3, #2
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d00a      	beq.n	800f898 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	685b      	ldr	r3, [r3, #4]
 800f888:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	430a      	orrs	r2, r1
 800f896:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f89c:	f003 0304 	and.w	r3, r3, #4
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d00a      	beq.n	800f8ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	685b      	ldr	r3, [r3, #4]
 800f8aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	430a      	orrs	r2, r1
 800f8b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8be:	f003 0308 	and.w	r3, r3, #8
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d00a      	beq.n	800f8dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	685b      	ldr	r3, [r3, #4]
 800f8cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	430a      	orrs	r2, r1
 800f8da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8e0:	f003 0310 	and.w	r3, r3, #16
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d00a      	beq.n	800f8fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	689b      	ldr	r3, [r3, #8]
 800f8ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	430a      	orrs	r2, r1
 800f8fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f902:	f003 0320 	and.w	r3, r3, #32
 800f906:	2b00      	cmp	r3, #0
 800f908:	d00a      	beq.n	800f920 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	689b      	ldr	r3, [r3, #8]
 800f910:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	430a      	orrs	r2, r1
 800f91e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d01a      	beq.n	800f962 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	685b      	ldr	r3, [r3, #4]
 800f932:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	430a      	orrs	r2, r1
 800f940:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f946:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f94a:	d10a      	bne.n	800f962 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	685b      	ldr	r3, [r3, #4]
 800f952:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	430a      	orrs	r2, r1
 800f960:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d00a      	beq.n	800f984 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	685b      	ldr	r3, [r3, #4]
 800f974:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	430a      	orrs	r2, r1
 800f982:	605a      	str	r2, [r3, #4]
  }
}
 800f984:	bf00      	nop
 800f986:	370c      	adds	r7, #12
 800f988:	46bd      	mov	sp, r7
 800f98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f98e:	4770      	bx	lr

0800f990 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f990:	b580      	push	{r7, lr}
 800f992:	b086      	sub	sp, #24
 800f994:	af02      	add	r7, sp, #8
 800f996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	2200      	movs	r2, #0
 800f99c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f9a0:	f7f7 f8be 	bl	8006b20 <HAL_GetTick>
 800f9a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	f003 0308 	and.w	r3, r3, #8
 800f9b0:	2b08      	cmp	r3, #8
 800f9b2:	d10e      	bne.n	800f9d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f9b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f9b8:	9300      	str	r3, [sp, #0]
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	2200      	movs	r2, #0
 800f9be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f9c2:	6878      	ldr	r0, [r7, #4]
 800f9c4:	f000 f82f 	bl	800fa26 <UART_WaitOnFlagUntilTimeout>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d001      	beq.n	800f9d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f9ce:	2303      	movs	r3, #3
 800f9d0:	e025      	b.n	800fa1e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	f003 0304 	and.w	r3, r3, #4
 800f9dc:	2b04      	cmp	r3, #4
 800f9de:	d10e      	bne.n	800f9fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f9e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f9e4:	9300      	str	r3, [sp, #0]
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f9ee:	6878      	ldr	r0, [r7, #4]
 800f9f0:	f000 f819 	bl	800fa26 <UART_WaitOnFlagUntilTimeout>
 800f9f4:	4603      	mov	r3, r0
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d001      	beq.n	800f9fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f9fa:	2303      	movs	r3, #3
 800f9fc:	e00f      	b.n	800fa1e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	2220      	movs	r2, #32
 800fa02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	2220      	movs	r2, #32
 800fa0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	2200      	movs	r2, #0
 800fa12:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	2200      	movs	r2, #0
 800fa18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800fa1c:	2300      	movs	r3, #0
}
 800fa1e:	4618      	mov	r0, r3
 800fa20:	3710      	adds	r7, #16
 800fa22:	46bd      	mov	sp, r7
 800fa24:	bd80      	pop	{r7, pc}

0800fa26 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fa26:	b580      	push	{r7, lr}
 800fa28:	b09c      	sub	sp, #112	; 0x70
 800fa2a:	af00      	add	r7, sp, #0
 800fa2c:	60f8      	str	r0, [r7, #12]
 800fa2e:	60b9      	str	r1, [r7, #8]
 800fa30:	603b      	str	r3, [r7, #0]
 800fa32:	4613      	mov	r3, r2
 800fa34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fa36:	e0a9      	b.n	800fb8c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fa38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fa3e:	f000 80a5 	beq.w	800fb8c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fa42:	f7f7 f86d 	bl	8006b20 <HAL_GetTick>
 800fa46:	4602      	mov	r2, r0
 800fa48:	683b      	ldr	r3, [r7, #0]
 800fa4a:	1ad3      	subs	r3, r2, r3
 800fa4c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800fa4e:	429a      	cmp	r2, r3
 800fa50:	d302      	bcc.n	800fa58 <UART_WaitOnFlagUntilTimeout+0x32>
 800fa52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d140      	bne.n	800fada <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa60:	e853 3f00 	ldrex	r3, [r3]
 800fa64:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800fa66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fa68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800fa6c:	667b      	str	r3, [r7, #100]	; 0x64
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	461a      	mov	r2, r3
 800fa74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fa76:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fa78:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa7a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800fa7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fa7e:	e841 2300 	strex	r3, r2, [r1]
 800fa82:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800fa84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d1e6      	bne.n	800fa58 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	3308      	adds	r3, #8
 800fa90:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa94:	e853 3f00 	ldrex	r3, [r3]
 800fa98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fa9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa9c:	f023 0301 	bic.w	r3, r3, #1
 800faa0:	663b      	str	r3, [r7, #96]	; 0x60
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	3308      	adds	r3, #8
 800faa8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800faaa:	64ba      	str	r2, [r7, #72]	; 0x48
 800faac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fab0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fab2:	e841 2300 	strex	r3, r2, [r1]
 800fab6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800fab8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800faba:	2b00      	cmp	r3, #0
 800fabc:	d1e5      	bne.n	800fa8a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	2220      	movs	r2, #32
 800fac2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	2220      	movs	r2, #32
 800faca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	2200      	movs	r2, #0
 800fad2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800fad6:	2303      	movs	r3, #3
 800fad8:	e069      	b.n	800fbae <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	f003 0304 	and.w	r3, r3, #4
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d051      	beq.n	800fb8c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	69db      	ldr	r3, [r3, #28]
 800faee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800faf2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800faf6:	d149      	bne.n	800fb8c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fb00:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb0a:	e853 3f00 	ldrex	r3, [r3]
 800fb0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fb10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb12:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800fb16:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	461a      	mov	r2, r3
 800fb1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb20:	637b      	str	r3, [r7, #52]	; 0x34
 800fb22:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fb26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fb28:	e841 2300 	strex	r3, r2, [r1]
 800fb2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800fb2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d1e6      	bne.n	800fb02 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	3308      	adds	r3, #8
 800fb3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb3c:	697b      	ldr	r3, [r7, #20]
 800fb3e:	e853 3f00 	ldrex	r3, [r3]
 800fb42:	613b      	str	r3, [r7, #16]
   return(result);
 800fb44:	693b      	ldr	r3, [r7, #16]
 800fb46:	f023 0301 	bic.w	r3, r3, #1
 800fb4a:	66bb      	str	r3, [r7, #104]	; 0x68
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	3308      	adds	r3, #8
 800fb52:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800fb54:	623a      	str	r2, [r7, #32]
 800fb56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb58:	69f9      	ldr	r1, [r7, #28]
 800fb5a:	6a3a      	ldr	r2, [r7, #32]
 800fb5c:	e841 2300 	strex	r3, r2, [r1]
 800fb60:	61bb      	str	r3, [r7, #24]
   return(result);
 800fb62:	69bb      	ldr	r3, [r7, #24]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d1e5      	bne.n	800fb34 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	2220      	movs	r2, #32
 800fb6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	2220      	movs	r2, #32
 800fb74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	2220      	movs	r2, #32
 800fb7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	2200      	movs	r2, #0
 800fb84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800fb88:	2303      	movs	r3, #3
 800fb8a:	e010      	b.n	800fbae <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	69da      	ldr	r2, [r3, #28]
 800fb92:	68bb      	ldr	r3, [r7, #8]
 800fb94:	4013      	ands	r3, r2
 800fb96:	68ba      	ldr	r2, [r7, #8]
 800fb98:	429a      	cmp	r2, r3
 800fb9a:	bf0c      	ite	eq
 800fb9c:	2301      	moveq	r3, #1
 800fb9e:	2300      	movne	r3, #0
 800fba0:	b2db      	uxtb	r3, r3
 800fba2:	461a      	mov	r2, r3
 800fba4:	79fb      	ldrb	r3, [r7, #7]
 800fba6:	429a      	cmp	r2, r3
 800fba8:	f43f af46 	beq.w	800fa38 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fbac:	2300      	movs	r3, #0
}
 800fbae:	4618      	mov	r0, r3
 800fbb0:	3770      	adds	r7, #112	; 0x70
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	bd80      	pop	{r7, pc}
	...

0800fbb8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	b096      	sub	sp, #88	; 0x58
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	60f8      	str	r0, [r7, #12]
 800fbc0:	60b9      	str	r1, [r7, #8]
 800fbc2:	4613      	mov	r3, r2
 800fbc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	68ba      	ldr	r2, [r7, #8]
 800fbca:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	88fa      	ldrh	r2, [r7, #6]
 800fbd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	2222      	movs	r2, #34	; 0x22
 800fbe0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d02c      	beq.n	800fc46 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fbf0:	4a42      	ldr	r2, [pc, #264]	; (800fcfc <UART_Start_Receive_DMA+0x144>)
 800fbf2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fbf8:	4a41      	ldr	r2, [pc, #260]	; (800fd00 <UART_Start_Receive_DMA+0x148>)
 800fbfa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fc00:	4a40      	ldr	r2, [pc, #256]	; (800fd04 <UART_Start_Receive_DMA+0x14c>)
 800fc02:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fc08:	2200      	movs	r2, #0
 800fc0a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	3324      	adds	r3, #36	; 0x24
 800fc16:	4619      	mov	r1, r3
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fc1c:	461a      	mov	r2, r3
 800fc1e:	88fb      	ldrh	r3, [r7, #6]
 800fc20:	f7f7 fe30 	bl	8007884 <HAL_DMA_Start_IT>
 800fc24:	4603      	mov	r3, r0
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d00d      	beq.n	800fc46 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	2210      	movs	r2, #16
 800fc2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	2200      	movs	r2, #0
 800fc36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fc3a:	68fb      	ldr	r3, [r7, #12]
 800fc3c:	2220      	movs	r2, #32
 800fc3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_ERROR;
 800fc42:	2301      	movs	r3, #1
 800fc44:	e055      	b.n	800fcf2 <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	2200      	movs	r2, #0
 800fc4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	691b      	ldr	r3, [r3, #16]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d018      	beq.n	800fc88 <UART_Start_Receive_DMA+0xd0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fc5e:	e853 3f00 	ldrex	r3, [r3]
 800fc62:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fc64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fc6a:	657b      	str	r3, [r7, #84]	; 0x54
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	461a      	mov	r2, r3
 800fc72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fc74:	64bb      	str	r3, [r7, #72]	; 0x48
 800fc76:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc78:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fc7a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fc7c:	e841 2300 	strex	r3, r2, [r1]
 800fc80:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800fc82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d1e6      	bne.n	800fc56 <UART_Start_Receive_DMA+0x9e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	3308      	adds	r3, #8
 800fc8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc92:	e853 3f00 	ldrex	r3, [r3]
 800fc96:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fc98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc9a:	f043 0301 	orr.w	r3, r3, #1
 800fc9e:	653b      	str	r3, [r7, #80]	; 0x50
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	3308      	adds	r3, #8
 800fca6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fca8:	637a      	str	r2, [r7, #52]	; 0x34
 800fcaa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fcae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fcb0:	e841 2300 	strex	r3, r2, [r1]
 800fcb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800fcb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d1e5      	bne.n	800fc88 <UART_Start_Receive_DMA+0xd0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	3308      	adds	r3, #8
 800fcc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcc4:	697b      	ldr	r3, [r7, #20]
 800fcc6:	e853 3f00 	ldrex	r3, [r3]
 800fcca:	613b      	str	r3, [r7, #16]
   return(result);
 800fccc:	693b      	ldr	r3, [r7, #16]
 800fcce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fcd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	3308      	adds	r3, #8
 800fcda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fcdc:	623a      	str	r2, [r7, #32]
 800fcde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fce0:	69f9      	ldr	r1, [r7, #28]
 800fce2:	6a3a      	ldr	r2, [r7, #32]
 800fce4:	e841 2300 	strex	r3, r2, [r1]
 800fce8:	61bb      	str	r3, [r7, #24]
   return(result);
 800fcea:	69bb      	ldr	r3, [r7, #24]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d1e5      	bne.n	800fcbc <UART_Start_Receive_DMA+0x104>

  return HAL_OK;
 800fcf0:	2300      	movs	r3, #0
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	3758      	adds	r7, #88	; 0x58
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
 800fcfa:	bf00      	nop
 800fcfc:	0800ff0b 	.word	0x0800ff0b
 800fd00:	0801002d 	.word	0x0801002d
 800fd04:	08010065 	.word	0x08010065

0800fd08 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800fd08:	b480      	push	{r7}
 800fd0a:	b08f      	sub	sp, #60	; 0x3c
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd16:	6a3b      	ldr	r3, [r7, #32]
 800fd18:	e853 3f00 	ldrex	r3, [r3]
 800fd1c:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd1e:	69fb      	ldr	r3, [r7, #28]
 800fd20:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800fd24:	637b      	str	r3, [r7, #52]	; 0x34
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	461a      	mov	r2, r3
 800fd2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fd30:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fd34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd36:	e841 2300 	strex	r3, r2, [r1]
 800fd3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fd3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d1e6      	bne.n	800fd10 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	3308      	adds	r3, #8
 800fd48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	e853 3f00 	ldrex	r3, [r3]
 800fd50:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800fd58:	633b      	str	r3, [r7, #48]	; 0x30
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	3308      	adds	r3, #8
 800fd60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fd62:	61ba      	str	r2, [r7, #24]
 800fd64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd66:	6979      	ldr	r1, [r7, #20]
 800fd68:	69ba      	ldr	r2, [r7, #24]
 800fd6a:	e841 2300 	strex	r3, r2, [r1]
 800fd6e:	613b      	str	r3, [r7, #16]
   return(result);
 800fd70:	693b      	ldr	r3, [r7, #16]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d1e5      	bne.n	800fd42 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	2220      	movs	r2, #32
 800fd7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800fd7e:	bf00      	nop
 800fd80:	373c      	adds	r7, #60	; 0x3c
 800fd82:	46bd      	mov	sp, r7
 800fd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd88:	4770      	bx	lr
	...

0800fd8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fd8c:	b480      	push	{r7}
 800fd8e:	b095      	sub	sp, #84	; 0x54
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd9c:	e853 3f00 	ldrex	r3, [r3]
 800fda0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800fda2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fda4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fda8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	461a      	mov	r2, r3
 800fdb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fdb2:	643b      	str	r3, [r7, #64]	; 0x40
 800fdb4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdb6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fdb8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fdba:	e841 2300 	strex	r3, r2, [r1]
 800fdbe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fdc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d1e6      	bne.n	800fd94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	3308      	adds	r3, #8
 800fdcc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdce:	6a3b      	ldr	r3, [r7, #32]
 800fdd0:	e853 3f00 	ldrex	r3, [r3]
 800fdd4:	61fb      	str	r3, [r7, #28]
   return(result);
 800fdd6:	69fa      	ldr	r2, [r7, #28]
 800fdd8:	4b1e      	ldr	r3, [pc, #120]	; (800fe54 <UART_EndRxTransfer+0xc8>)
 800fdda:	4013      	ands	r3, r2
 800fddc:	64bb      	str	r3, [r7, #72]	; 0x48
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	3308      	adds	r3, #8
 800fde4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fde6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fde8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fdec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fdee:	e841 2300 	strex	r3, r2, [r1]
 800fdf2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fdf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d1e5      	bne.n	800fdc6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fdfe:	2b01      	cmp	r3, #1
 800fe00:	d118      	bne.n	800fe34 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	e853 3f00 	ldrex	r3, [r3]
 800fe0e:	60bb      	str	r3, [r7, #8]
   return(result);
 800fe10:	68bb      	ldr	r3, [r7, #8]
 800fe12:	f023 0310 	bic.w	r3, r3, #16
 800fe16:	647b      	str	r3, [r7, #68]	; 0x44
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	461a      	mov	r2, r3
 800fe1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fe20:	61bb      	str	r3, [r7, #24]
 800fe22:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe24:	6979      	ldr	r1, [r7, #20]
 800fe26:	69ba      	ldr	r2, [r7, #24]
 800fe28:	e841 2300 	strex	r3, r2, [r1]
 800fe2c:	613b      	str	r3, [r7, #16]
   return(result);
 800fe2e:	693b      	ldr	r3, [r7, #16]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d1e6      	bne.n	800fe02 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	2220      	movs	r2, #32
 800fe38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	2200      	movs	r2, #0
 800fe40:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	2200      	movs	r2, #0
 800fe46:	671a      	str	r2, [r3, #112]	; 0x70
}
 800fe48:	bf00      	nop
 800fe4a:	3754      	adds	r7, #84	; 0x54
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe52:	4770      	bx	lr
 800fe54:	effffffe 	.word	0xeffffffe

0800fe58 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b090      	sub	sp, #64	; 0x40
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe64:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	69db      	ldr	r3, [r3, #28]
 800fe6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fe6e:	d037      	beq.n	800fee0 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800fe70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe72:	2200      	movs	r2, #0
 800fe74:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fe78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	3308      	adds	r3, #8
 800fe7e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe82:	e853 3f00 	ldrex	r3, [r3]
 800fe86:	623b      	str	r3, [r7, #32]
   return(result);
 800fe88:	6a3b      	ldr	r3, [r7, #32]
 800fe8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fe8e:	63bb      	str	r3, [r7, #56]	; 0x38
 800fe90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	3308      	adds	r3, #8
 800fe96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fe98:	633a      	str	r2, [r7, #48]	; 0x30
 800fe9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe9c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fe9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fea0:	e841 2300 	strex	r3, r2, [r1]
 800fea4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800fea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d1e5      	bne.n	800fe78 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800feac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800feb2:	693b      	ldr	r3, [r7, #16]
 800feb4:	e853 3f00 	ldrex	r3, [r3]
 800feb8:	60fb      	str	r3, [r7, #12]
   return(result);
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fec0:	637b      	str	r3, [r7, #52]	; 0x34
 800fec2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	461a      	mov	r2, r3
 800fec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800feca:	61fb      	str	r3, [r7, #28]
 800fecc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fece:	69b9      	ldr	r1, [r7, #24]
 800fed0:	69fa      	ldr	r2, [r7, #28]
 800fed2:	e841 2300 	strex	r3, r2, [r1]
 800fed6:	617b      	str	r3, [r7, #20]
   return(result);
 800fed8:	697b      	ldr	r3, [r7, #20]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d1e6      	bne.n	800feac <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fede:	e002      	b.n	800fee6 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800fee0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800fee2:	f7fe ff19 	bl	800ed18 <HAL_UART_TxCpltCallback>
}
 800fee6:	bf00      	nop
 800fee8:	3740      	adds	r7, #64	; 0x40
 800feea:	46bd      	mov	sp, r7
 800feec:	bd80      	pop	{r7, pc}

0800feee <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800feee:	b580      	push	{r7, lr}
 800fef0:	b084      	sub	sp, #16
 800fef2:	af00      	add	r7, sp, #0
 800fef4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fefa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800fefc:	68f8      	ldr	r0, [r7, #12]
 800fefe:	f7fe ff15 	bl	800ed2c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ff02:	bf00      	nop
 800ff04:	3710      	adds	r7, #16
 800ff06:	46bd      	mov	sp, r7
 800ff08:	bd80      	pop	{r7, pc}

0800ff0a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ff0a:	b580      	push	{r7, lr}
 800ff0c:	b09c      	sub	sp, #112	; 0x70
 800ff0e:	af00      	add	r7, sp, #0
 800ff10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ff16:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	69db      	ldr	r3, [r3, #28]
 800ff1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ff20:	d071      	beq.n	8010006 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800ff22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ff24:	2200      	movs	r2, #0
 800ff26:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ff2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ff32:	e853 3f00 	ldrex	r3, [r3]
 800ff36:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ff38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ff3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ff3e:	66bb      	str	r3, [r7, #104]	; 0x68
 800ff40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	461a      	mov	r2, r3
 800ff46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ff48:	65bb      	str	r3, [r7, #88]	; 0x58
 800ff4a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff4c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ff4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ff50:	e841 2300 	strex	r3, r2, [r1]
 800ff54:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ff56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d1e6      	bne.n	800ff2a <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	3308      	adds	r3, #8
 800ff62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff66:	e853 3f00 	ldrex	r3, [r3]
 800ff6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ff6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff6e:	f023 0301 	bic.w	r3, r3, #1
 800ff72:	667b      	str	r3, [r7, #100]	; 0x64
 800ff74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	3308      	adds	r3, #8
 800ff7a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ff7c:	647a      	str	r2, [r7, #68]	; 0x44
 800ff7e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff80:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ff82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ff84:	e841 2300 	strex	r3, r2, [r1]
 800ff88:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ff8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d1e5      	bne.n	800ff5c <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ff90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	3308      	adds	r3, #8
 800ff96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff9a:	e853 3f00 	ldrex	r3, [r3]
 800ff9e:	623b      	str	r3, [r7, #32]
   return(result);
 800ffa0:	6a3b      	ldr	r3, [r7, #32]
 800ffa2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ffa6:	663b      	str	r3, [r7, #96]	; 0x60
 800ffa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	3308      	adds	r3, #8
 800ffae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ffb0:	633a      	str	r2, [r7, #48]	; 0x30
 800ffb2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffb4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ffb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ffb8:	e841 2300 	strex	r3, r2, [r1]
 800ffbc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ffbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d1e5      	bne.n	800ff90 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ffc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ffc6:	2220      	movs	r2, #32
 800ffc8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ffcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ffce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ffd0:	2b01      	cmp	r3, #1
 800ffd2:	d118      	bne.n	8010006 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ffd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffda:	693b      	ldr	r3, [r7, #16]
 800ffdc:	e853 3f00 	ldrex	r3, [r3]
 800ffe0:	60fb      	str	r3, [r7, #12]
   return(result);
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	f023 0310 	bic.w	r3, r3, #16
 800ffe8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ffea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	461a      	mov	r2, r3
 800fff0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fff2:	61fb      	str	r3, [r7, #28]
 800fff4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fff6:	69b9      	ldr	r1, [r7, #24]
 800fff8:	69fa      	ldr	r2, [r7, #28]
 800fffa:	e841 2300 	strex	r3, r2, [r1]
 800fffe:	617b      	str	r3, [r7, #20]
   return(result);
 8010000:	697b      	ldr	r3, [r7, #20]
 8010002:	2b00      	cmp	r3, #0
 8010004:	d1e6      	bne.n	800ffd4 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010006:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010008:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801000a:	2b01      	cmp	r3, #1
 801000c:	d107      	bne.n	801001e <UART_DMAReceiveCplt+0x114>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801000e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010010:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010014:	4619      	mov	r1, r3
 8010016:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8010018:	f7f3 f8c2 	bl	80031a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801001c:	e002      	b.n	8010024 <UART_DMAReceiveCplt+0x11a>
    HAL_UART_RxCpltCallback(huart);
 801001e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8010020:	f7fe fe8e 	bl	800ed40 <HAL_UART_RxCpltCallback>
}
 8010024:	bf00      	nop
 8010026:	3770      	adds	r7, #112	; 0x70
 8010028:	46bd      	mov	sp, r7
 801002a:	bd80      	pop	{r7, pc}

0801002c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801002c:	b580      	push	{r7, lr}
 801002e:	b084      	sub	sp, #16
 8010030:	af00      	add	r7, sp, #0
 8010032:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010038:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801003e:	2b01      	cmp	r3, #1
 8010040:	d109      	bne.n	8010056 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010048:	085b      	lsrs	r3, r3, #1
 801004a:	b29b      	uxth	r3, r3
 801004c:	4619      	mov	r1, r3
 801004e:	68f8      	ldr	r0, [r7, #12]
 8010050:	f7f3 f8a6 	bl	80031a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010054:	e002      	b.n	801005c <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8010056:	68f8      	ldr	r0, [r7, #12]
 8010058:	f7fe fe7c 	bl	800ed54 <HAL_UART_RxHalfCpltCallback>
}
 801005c:	bf00      	nop
 801005e:	3710      	adds	r7, #16
 8010060:	46bd      	mov	sp, r7
 8010062:	bd80      	pop	{r7, pc}

08010064 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010064:	b580      	push	{r7, lr}
 8010066:	b086      	sub	sp, #24
 8010068:	af00      	add	r7, sp, #0
 801006a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010070:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010072:	697b      	ldr	r3, [r7, #20]
 8010074:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010078:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801007a:	697b      	ldr	r3, [r7, #20]
 801007c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010080:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010082:	697b      	ldr	r3, [r7, #20]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	689b      	ldr	r3, [r3, #8]
 8010088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801008c:	2b80      	cmp	r3, #128	; 0x80
 801008e:	d109      	bne.n	80100a4 <UART_DMAError+0x40>
 8010090:	693b      	ldr	r3, [r7, #16]
 8010092:	2b21      	cmp	r3, #33	; 0x21
 8010094:	d106      	bne.n	80100a4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010096:	697b      	ldr	r3, [r7, #20]
 8010098:	2200      	movs	r2, #0
 801009a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 801009e:	6978      	ldr	r0, [r7, #20]
 80100a0:	f7ff fe32 	bl	800fd08 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80100a4:	697b      	ldr	r3, [r7, #20]
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	689b      	ldr	r3, [r3, #8]
 80100aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80100ae:	2b40      	cmp	r3, #64	; 0x40
 80100b0:	d109      	bne.n	80100c6 <UART_DMAError+0x62>
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	2b22      	cmp	r3, #34	; 0x22
 80100b6:	d106      	bne.n	80100c6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80100b8:	697b      	ldr	r3, [r7, #20]
 80100ba:	2200      	movs	r2, #0
 80100bc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80100c0:	6978      	ldr	r0, [r7, #20]
 80100c2:	f7ff fe63 	bl	800fd8c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80100c6:	697b      	ldr	r3, [r7, #20]
 80100c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80100cc:	f043 0210 	orr.w	r2, r3, #16
 80100d0:	697b      	ldr	r3, [r7, #20]
 80100d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80100d6:	6978      	ldr	r0, [r7, #20]
 80100d8:	f7fe fe46 	bl	800ed68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80100dc:	bf00      	nop
 80100de:	3718      	adds	r7, #24
 80100e0:	46bd      	mov	sp, r7
 80100e2:	bd80      	pop	{r7, pc}

080100e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	b084      	sub	sp, #16
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80100f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	2200      	movs	r2, #0
 80100f6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	2200      	movs	r2, #0
 80100fe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010102:	68f8      	ldr	r0, [r7, #12]
 8010104:	f7fe fe30 	bl	800ed68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010108:	bf00      	nop
 801010a:	3710      	adds	r7, #16
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}

08010110 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010110:	b580      	push	{r7, lr}
 8010112:	b088      	sub	sp, #32
 8010114:	af00      	add	r7, sp, #0
 8010116:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	e853 3f00 	ldrex	r3, [r3]
 8010124:	60bb      	str	r3, [r7, #8]
   return(result);
 8010126:	68bb      	ldr	r3, [r7, #8]
 8010128:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801012c:	61fb      	str	r3, [r7, #28]
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	461a      	mov	r2, r3
 8010134:	69fb      	ldr	r3, [r7, #28]
 8010136:	61bb      	str	r3, [r7, #24]
 8010138:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801013a:	6979      	ldr	r1, [r7, #20]
 801013c:	69ba      	ldr	r2, [r7, #24]
 801013e:	e841 2300 	strex	r3, r2, [r1]
 8010142:	613b      	str	r3, [r7, #16]
   return(result);
 8010144:	693b      	ldr	r3, [r7, #16]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d1e6      	bne.n	8010118 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	2220      	movs	r2, #32
 801014e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	2200      	movs	r2, #0
 8010156:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010158:	6878      	ldr	r0, [r7, #4]
 801015a:	f7fe fddd 	bl	800ed18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801015e:	bf00      	nop
 8010160:	3720      	adds	r7, #32
 8010162:	46bd      	mov	sp, r7
 8010164:	bd80      	pop	{r7, pc}

08010166 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010166:	b480      	push	{r7}
 8010168:	b083      	sub	sp, #12
 801016a:	af00      	add	r7, sp, #0
 801016c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801016e:	bf00      	nop
 8010170:	370c      	adds	r7, #12
 8010172:	46bd      	mov	sp, r7
 8010174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010178:	4770      	bx	lr

0801017a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801017a:	b480      	push	{r7}
 801017c:	b083      	sub	sp, #12
 801017e:	af00      	add	r7, sp, #0
 8010180:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010182:	bf00      	nop
 8010184:	370c      	adds	r7, #12
 8010186:	46bd      	mov	sp, r7
 8010188:	f85d 7b04 	ldr.w	r7, [sp], #4
 801018c:	4770      	bx	lr

0801018e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801018e:	b480      	push	{r7}
 8010190:	b083      	sub	sp, #12
 8010192:	af00      	add	r7, sp, #0
 8010194:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010196:	bf00      	nop
 8010198:	370c      	adds	r7, #12
 801019a:	46bd      	mov	sp, r7
 801019c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a0:	4770      	bx	lr

080101a2 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 80101a2:	b580      	push	{r7, lr}
 80101a4:	b084      	sub	sp, #16
 80101a6:	af00      	add	r7, sp, #0
 80101a8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80101b0:	2b01      	cmp	r3, #1
 80101b2:	d101      	bne.n	80101b8 <HAL_UARTEx_EnableFifoMode+0x16>
 80101b4:	2302      	movs	r3, #2
 80101b6:	e02b      	b.n	8010210 <HAL_UARTEx_EnableFifoMode+0x6e>
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	2201      	movs	r2, #1
 80101bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	2224      	movs	r2, #36	; 0x24
 80101c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	681a      	ldr	r2, [r3, #0]
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	f022 0201 	bic.w	r2, r2, #1
 80101de:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80101e6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80101ee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	68fa      	ldr	r2, [r7, #12]
 80101f6:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80101f8:	6878      	ldr	r0, [r7, #4]
 80101fa:	f000 f91f 	bl	801043c <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	2220      	movs	r2, #32
 8010202:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	2200      	movs	r2, #0
 801020a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801020e:	2300      	movs	r3, #0
}
 8010210:	4618      	mov	r0, r3
 8010212:	3710      	adds	r7, #16
 8010214:	46bd      	mov	sp, r7
 8010216:	bd80      	pop	{r7, pc}

08010218 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010218:	b480      	push	{r7}
 801021a:	b085      	sub	sp, #20
 801021c:	af00      	add	r7, sp, #0
 801021e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010226:	2b01      	cmp	r3, #1
 8010228:	d101      	bne.n	801022e <HAL_UARTEx_DisableFifoMode+0x16>
 801022a:	2302      	movs	r3, #2
 801022c:	e027      	b.n	801027e <HAL_UARTEx_DisableFifoMode+0x66>
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	2201      	movs	r2, #1
 8010232:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	2224      	movs	r2, #36	; 0x24
 801023a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	681a      	ldr	r2, [r3, #0]
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	f022 0201 	bic.w	r2, r2, #1
 8010254:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 801025c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	2200      	movs	r2, #0
 8010262:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	68fa      	ldr	r2, [r7, #12]
 801026a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	2220      	movs	r2, #32
 8010270:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	2200      	movs	r2, #0
 8010278:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801027c:	2300      	movs	r3, #0
}
 801027e:	4618      	mov	r0, r3
 8010280:	3714      	adds	r7, #20
 8010282:	46bd      	mov	sp, r7
 8010284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010288:	4770      	bx	lr

0801028a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801028a:	b580      	push	{r7, lr}
 801028c:	b084      	sub	sp, #16
 801028e:	af00      	add	r7, sp, #0
 8010290:	6078      	str	r0, [r7, #4]
 8010292:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801029a:	2b01      	cmp	r3, #1
 801029c:	d101      	bne.n	80102a2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801029e:	2302      	movs	r3, #2
 80102a0:	e02d      	b.n	80102fe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	2201      	movs	r2, #1
 80102a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	2224      	movs	r2, #36	; 0x24
 80102ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	681a      	ldr	r2, [r3, #0]
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	f022 0201 	bic.w	r2, r2, #1
 80102c8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	689b      	ldr	r3, [r3, #8]
 80102d0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	683a      	ldr	r2, [r7, #0]
 80102da:	430a      	orrs	r2, r1
 80102dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80102de:	6878      	ldr	r0, [r7, #4]
 80102e0:	f000 f8ac 	bl	801043c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	68fa      	ldr	r2, [r7, #12]
 80102ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	2220      	movs	r2, #32
 80102f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	2200      	movs	r2, #0
 80102f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80102fc:	2300      	movs	r3, #0
}
 80102fe:	4618      	mov	r0, r3
 8010300:	3710      	adds	r7, #16
 8010302:	46bd      	mov	sp, r7
 8010304:	bd80      	pop	{r7, pc}

08010306 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010306:	b580      	push	{r7, lr}
 8010308:	b084      	sub	sp, #16
 801030a:	af00      	add	r7, sp, #0
 801030c:	6078      	str	r0, [r7, #4]
 801030e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010316:	2b01      	cmp	r3, #1
 8010318:	d101      	bne.n	801031e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801031a:	2302      	movs	r3, #2
 801031c:	e02d      	b.n	801037a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	2201      	movs	r2, #1
 8010322:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	2224      	movs	r2, #36	; 0x24
 801032a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	681a      	ldr	r2, [r3, #0]
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	f022 0201 	bic.w	r2, r2, #1
 8010344:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	689b      	ldr	r3, [r3, #8]
 801034c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	683a      	ldr	r2, [r7, #0]
 8010356:	430a      	orrs	r2, r1
 8010358:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801035a:	6878      	ldr	r0, [r7, #4]
 801035c:	f000 f86e 	bl	801043c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	68fa      	ldr	r2, [r7, #12]
 8010366:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	2220      	movs	r2, #32
 801036c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2200      	movs	r2, #0
 8010374:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010378:	2300      	movs	r3, #0
}
 801037a:	4618      	mov	r0, r3
 801037c:	3710      	adds	r7, #16
 801037e:	46bd      	mov	sp, r7
 8010380:	bd80      	pop	{r7, pc}

08010382 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010382:	b580      	push	{r7, lr}
 8010384:	b08c      	sub	sp, #48	; 0x30
 8010386:	af00      	add	r7, sp, #0
 8010388:	60f8      	str	r0, [r7, #12]
 801038a:	60b9      	str	r1, [r7, #8]
 801038c:	4613      	mov	r3, r2
 801038e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010396:	2b20      	cmp	r3, #32
 8010398:	d14a      	bne.n	8010430 <HAL_UARTEx_ReceiveToIdle_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 801039a:	68bb      	ldr	r3, [r7, #8]
 801039c:	2b00      	cmp	r3, #0
 801039e:	d002      	beq.n	80103a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80103a0:	88fb      	ldrh	r3, [r7, #6]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d101      	bne.n	80103aa <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80103a6:	2301      	movs	r3, #1
 80103a8:	e043      	b.n	8010432 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
    }

    __HAL_LOCK(huart);
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80103b0:	2b01      	cmp	r3, #1
 80103b2:	d101      	bne.n	80103b8 <HAL_UARTEx_ReceiveToIdle_DMA+0x36>
 80103b4:	2302      	movs	r3, #2
 80103b6:	e03c      	b.n	8010432 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	2201      	movs	r2, #1
 80103bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	2201      	movs	r2, #1
 80103c4:	66da      	str	r2, [r3, #108]	; 0x6c

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80103c6:	88fb      	ldrh	r3, [r7, #6]
 80103c8:	461a      	mov	r2, r3
 80103ca:	68b9      	ldr	r1, [r7, #8]
 80103cc:	68f8      	ldr	r0, [r7, #12]
 80103ce:	f7ff fbf3 	bl	800fbb8 <UART_Start_Receive_DMA>
 80103d2:	4603      	mov	r3, r0
 80103d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80103d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d124      	bne.n	801042a <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80103e4:	2b01      	cmp	r3, #1
 80103e6:	d11d      	bne.n	8010424 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	2210      	movs	r2, #16
 80103ee:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103f6:	69bb      	ldr	r3, [r7, #24]
 80103f8:	e853 3f00 	ldrex	r3, [r3]
 80103fc:	617b      	str	r3, [r7, #20]
   return(result);
 80103fe:	697b      	ldr	r3, [r7, #20]
 8010400:	f043 0310 	orr.w	r3, r3, #16
 8010404:	62bb      	str	r3, [r7, #40]	; 0x28
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	461a      	mov	r2, r3
 801040c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801040e:	627b      	str	r3, [r7, #36]	; 0x24
 8010410:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010412:	6a39      	ldr	r1, [r7, #32]
 8010414:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010416:	e841 2300 	strex	r3, r2, [r1]
 801041a:	61fb      	str	r3, [r7, #28]
   return(result);
 801041c:	69fb      	ldr	r3, [r7, #28]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d1e6      	bne.n	80103f0 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8010422:	e002      	b.n	801042a <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8010424:	2301      	movs	r3, #1
 8010426:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 801042a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801042e:	e000      	b.n	8010432 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8010430:	2302      	movs	r3, #2
  }
}
 8010432:	4618      	mov	r0, r3
 8010434:	3730      	adds	r7, #48	; 0x30
 8010436:	46bd      	mov	sp, r7
 8010438:	bd80      	pop	{r7, pc}
	...

0801043c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801043c:	b480      	push	{r7}
 801043e:	b085      	sub	sp, #20
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010448:	2b00      	cmp	r3, #0
 801044a:	d108      	bne.n	801045e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	2201      	movs	r2, #1
 8010450:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	2201      	movs	r2, #1
 8010458:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801045c:	e031      	b.n	80104c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801045e:	2310      	movs	r3, #16
 8010460:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010462:	2310      	movs	r3, #16
 8010464:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	689b      	ldr	r3, [r3, #8]
 801046c:	0e5b      	lsrs	r3, r3, #25
 801046e:	b2db      	uxtb	r3, r3
 8010470:	f003 0307 	and.w	r3, r3, #7
 8010474:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	689b      	ldr	r3, [r3, #8]
 801047c:	0f5b      	lsrs	r3, r3, #29
 801047e:	b2db      	uxtb	r3, r3
 8010480:	f003 0307 	and.w	r3, r3, #7
 8010484:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010486:	7bbb      	ldrb	r3, [r7, #14]
 8010488:	7b3a      	ldrb	r2, [r7, #12]
 801048a:	4911      	ldr	r1, [pc, #68]	; (80104d0 <UARTEx_SetNbDataToProcess+0x94>)
 801048c:	5c8a      	ldrb	r2, [r1, r2]
 801048e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010492:	7b3a      	ldrb	r2, [r7, #12]
 8010494:	490f      	ldr	r1, [pc, #60]	; (80104d4 <UARTEx_SetNbDataToProcess+0x98>)
 8010496:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010498:	fb93 f3f2 	sdiv	r3, r3, r2
 801049c:	b29a      	uxth	r2, r3
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80104a4:	7bfb      	ldrb	r3, [r7, #15]
 80104a6:	7b7a      	ldrb	r2, [r7, #13]
 80104a8:	4909      	ldr	r1, [pc, #36]	; (80104d0 <UARTEx_SetNbDataToProcess+0x94>)
 80104aa:	5c8a      	ldrb	r2, [r1, r2]
 80104ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80104b0:	7b7a      	ldrb	r2, [r7, #13]
 80104b2:	4908      	ldr	r1, [pc, #32]	; (80104d4 <UARTEx_SetNbDataToProcess+0x98>)
 80104b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80104b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80104ba:	b29a      	uxth	r2, r3
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80104c2:	bf00      	nop
 80104c4:	3714      	adds	r7, #20
 80104c6:	46bd      	mov	sp, r7
 80104c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104cc:	4770      	bx	lr
 80104ce:	bf00      	nop
 80104d0:	08014554 	.word	0x08014554
 80104d4:	0801455c 	.word	0x0801455c

080104d8 <checkint>:
 80104d8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80104dc:	f240 33fe 	movw	r3, #1022	; 0x3fe
 80104e0:	429a      	cmp	r2, r3
 80104e2:	b570      	push	{r4, r5, r6, lr}
 80104e4:	dd2a      	ble.n	801053c <checkint+0x64>
 80104e6:	f240 4333 	movw	r3, #1075	; 0x433
 80104ea:	429a      	cmp	r2, r3
 80104ec:	dc24      	bgt.n	8010538 <checkint+0x60>
 80104ee:	1a9b      	subs	r3, r3, r2
 80104f0:	f1a3 0620 	sub.w	r6, r3, #32
 80104f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80104f8:	fa02 f403 	lsl.w	r4, r2, r3
 80104fc:	fa02 f606 	lsl.w	r6, r2, r6
 8010500:	f1c3 0520 	rsb	r5, r3, #32
 8010504:	fa22 f505 	lsr.w	r5, r2, r5
 8010508:	4334      	orrs	r4, r6
 801050a:	432c      	orrs	r4, r5
 801050c:	409a      	lsls	r2, r3
 801050e:	ea20 0202 	bic.w	r2, r0, r2
 8010512:	ea21 0404 	bic.w	r4, r1, r4
 8010516:	4322      	orrs	r2, r4
 8010518:	f1a3 0420 	sub.w	r4, r3, #32
 801051c:	f1c3 0220 	rsb	r2, r3, #32
 8010520:	d10c      	bne.n	801053c <checkint+0x64>
 8010522:	40d8      	lsrs	r0, r3
 8010524:	fa01 f302 	lsl.w	r3, r1, r2
 8010528:	4318      	orrs	r0, r3
 801052a:	40e1      	lsrs	r1, r4
 801052c:	4308      	orrs	r0, r1
 801052e:	f000 0001 	and.w	r0, r0, #1
 8010532:	f1d0 0002 	rsbs	r0, r0, #2
 8010536:	bd70      	pop	{r4, r5, r6, pc}
 8010538:	2002      	movs	r0, #2
 801053a:	e7fc      	b.n	8010536 <checkint+0x5e>
 801053c:	2000      	movs	r0, #0
 801053e:	e7fa      	b.n	8010536 <checkint+0x5e>

08010540 <pow>:
 8010540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010544:	ee10 4a90 	vmov	r4, s1
 8010548:	ed2d 8b0a 	vpush	{d8-d12}
 801054c:	ea4f 5a14 	mov.w	sl, r4, lsr #20
 8010550:	ee11 7a90 	vmov	r7, s3
 8010554:	f10a 32ff 	add.w	r2, sl, #4294967295	; 0xffffffff
 8010558:	f240 73fd 	movw	r3, #2045	; 0x7fd
 801055c:	429a      	cmp	r2, r3
 801055e:	ee10 6a10 	vmov	r6, s0
 8010562:	ee11 0a10 	vmov	r0, s2
 8010566:	b086      	sub	sp, #24
 8010568:	46d4      	mov	ip, sl
 801056a:	ea4f 5517 	mov.w	r5, r7, lsr #20
 801056e:	d806      	bhi.n	801057e <pow+0x3e>
 8010570:	f3c5 030a 	ubfx	r3, r5, #0, #11
 8010574:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 8010578:	2b7f      	cmp	r3, #127	; 0x7f
 801057a:	f240 8156 	bls.w	801082a <pow+0x2ea>
 801057e:	1802      	adds	r2, r0, r0
 8010580:	eb47 0107 	adc.w	r1, r7, r7
 8010584:	f06f 0e01 	mvn.w	lr, #1
 8010588:	f112 39ff 	adds.w	r9, r2, #4294967295	; 0xffffffff
 801058c:	f141 38ff 	adc.w	r8, r1, #4294967295	; 0xffffffff
 8010590:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 8010594:	45ce      	cmp	lr, r9
 8010596:	eb73 0808 	sbcs.w	r8, r3, r8
 801059a:	d23f      	bcs.n	801061c <pow+0xdc>
 801059c:	ea52 0301 	orrs.w	r3, r2, r1
 80105a0:	f04f 0300 	mov.w	r3, #0
 80105a4:	d10c      	bne.n	80105c0 <pow+0x80>
 80105a6:	19b6      	adds	r6, r6, r6
 80105a8:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 80105ac:	4164      	adcs	r4, r4
 80105ae:	42b3      	cmp	r3, r6
 80105b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80105b4:	41a3      	sbcs	r3, r4
 80105b6:	f0c0 808c 	bcc.w	80106d2 <pow+0x192>
 80105ba:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80105be:	e028      	b.n	8010612 <pow+0xd2>
 80105c0:	4da3      	ldr	r5, [pc, #652]	; (8010850 <pow+0x310>)
 80105c2:	42ac      	cmp	r4, r5
 80105c4:	bf08      	it	eq
 80105c6:	429e      	cmpeq	r6, r3
 80105c8:	d107      	bne.n	80105da <pow+0x9a>
 80105ca:	1800      	adds	r0, r0, r0
 80105cc:	f487 2700 	eor.w	r7, r7, #524288	; 0x80000
 80105d0:	417f      	adcs	r7, r7
 80105d2:	4283      	cmp	r3, r0
 80105d4:	4b9f      	ldr	r3, [pc, #636]	; (8010854 <pow+0x314>)
 80105d6:	41bb      	sbcs	r3, r7
 80105d8:	e7ed      	b.n	80105b6 <pow+0x76>
 80105da:	19b6      	adds	r6, r6, r6
 80105dc:	489e      	ldr	r0, [pc, #632]	; (8010858 <pow+0x318>)
 80105de:	4164      	adcs	r4, r4
 80105e0:	42b3      	cmp	r3, r6
 80105e2:	eb70 0504 	sbcs.w	r5, r0, r4
 80105e6:	d374      	bcc.n	80106d2 <pow+0x192>
 80105e8:	4281      	cmp	r1, r0
 80105ea:	bf08      	it	eq
 80105ec:	429a      	cmpeq	r2, r3
 80105ee:	d170      	bne.n	80106d2 <pow+0x192>
 80105f0:	4a9a      	ldr	r2, [pc, #616]	; (801085c <pow+0x31c>)
 80105f2:	4294      	cmp	r4, r2
 80105f4:	bf08      	it	eq
 80105f6:	429e      	cmpeq	r6, r3
 80105f8:	d0df      	beq.n	80105ba <pow+0x7a>
 80105fa:	4294      	cmp	r4, r2
 80105fc:	ea6f 0707 	mvn.w	r7, r7
 8010600:	bf34      	ite	cc
 8010602:	2400      	movcc	r4, #0
 8010604:	2401      	movcs	r4, #1
 8010606:	0fff      	lsrs	r7, r7, #31
 8010608:	42bc      	cmp	r4, r7
 801060a:	f040 81d9 	bne.w	80109c0 <pow+0x480>
 801060e:	ee21 0b01 	vmul.f64	d0, d1, d1
 8010612:	b006      	add	sp, #24
 8010614:	ecbd 8b0a 	vpop	{d8-d12}
 8010618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801061c:	eb16 0806 	adds.w	r8, r6, r6
 8010620:	eb44 0904 	adc.w	r9, r4, r4
 8010624:	f118 31ff 	adds.w	r1, r8, #4294967295	; 0xffffffff
 8010628:	f169 0200 	sbc.w	r2, r9, #0
 801062c:	458e      	cmp	lr, r1
 801062e:	4193      	sbcs	r3, r2
 8010630:	d223      	bcs.n	801067a <pow+0x13a>
 8010632:	ee20 0b00 	vmul.f64	d0, d0, d0
 8010636:	2c00      	cmp	r4, #0
 8010638:	da12      	bge.n	8010660 <pow+0x120>
 801063a:	4639      	mov	r1, r7
 801063c:	f7ff ff4c 	bl	80104d8 <checkint>
 8010640:	2801      	cmp	r0, #1
 8010642:	d10d      	bne.n	8010660 <pow+0x120>
 8010644:	eeb1 0b40 	vneg.f64	d0, d0
 8010648:	ea58 0309 	orrs.w	r3, r8, r9
 801064c:	d10a      	bne.n	8010664 <pow+0x124>
 801064e:	2f00      	cmp	r7, #0
 8010650:	dadf      	bge.n	8010612 <pow+0xd2>
 8010652:	b006      	add	sp, #24
 8010654:	ecbd 8b0a 	vpop	{d8-d12}
 8010658:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801065c:	f000 bfec 	b.w	8011638 <__math_divzero>
 8010660:	2000      	movs	r0, #0
 8010662:	e7f1      	b.n	8010648 <pow+0x108>
 8010664:	2f00      	cmp	r7, #0
 8010666:	dad4      	bge.n	8010612 <pow+0xd2>
 8010668:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801066c:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8010670:	ed8d 7b00 	vstr	d7, [sp]
 8010674:	ed9d 0b00 	vldr	d0, [sp]
 8010678:	e7cb      	b.n	8010612 <pow+0xd2>
 801067a:	2c00      	cmp	r4, #0
 801067c:	da2c      	bge.n	80106d8 <pow+0x198>
 801067e:	4639      	mov	r1, r7
 8010680:	f7ff ff2a 	bl	80104d8 <checkint>
 8010684:	b930      	cbnz	r0, 8010694 <pow+0x154>
 8010686:	b006      	add	sp, #24
 8010688:	ecbd 8b0a 	vpop	{d8-d12}
 801068c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010690:	f000 bfea 	b.w	8011668 <__math_invalid>
 8010694:	2801      	cmp	r0, #1
 8010696:	bf14      	ite	ne
 8010698:	2000      	movne	r0, #0
 801069a:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
 801069e:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80106a2:	f3ca 0c0a 	ubfx	ip, sl, #0, #11
 80106a6:	f3c5 020a 	ubfx	r2, r5, #0, #11
 80106aa:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 80106ae:	2b7f      	cmp	r3, #127	; 0x7f
 80106b0:	d92d      	bls.n	801070e <pow+0x1ce>
 80106b2:	4b67      	ldr	r3, [pc, #412]	; (8010850 <pow+0x310>)
 80106b4:	2000      	movs	r0, #0
 80106b6:	429c      	cmp	r4, r3
 80106b8:	bf08      	it	eq
 80106ba:	4286      	cmpeq	r6, r0
 80106bc:	f43f af7d 	beq.w	80105ba <pow+0x7a>
 80106c0:	f240 31bd 	movw	r1, #957	; 0x3bd
 80106c4:	428a      	cmp	r2, r1
 80106c6:	d80c      	bhi.n	80106e2 <pow+0x1a2>
 80106c8:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80106cc:	42b0      	cmp	r0, r6
 80106ce:	41a3      	sbcs	r3, r4
 80106d0:	d204      	bcs.n	80106dc <pow+0x19c>
 80106d2:	ee31 0b00 	vadd.f64	d0, d1, d0
 80106d6:	e79c      	b.n	8010612 <pow+0xd2>
 80106d8:	2000      	movs	r0, #0
 80106da:	e7e4      	b.n	80106a6 <pow+0x166>
 80106dc:	ee30 0b41 	vsub.f64	d0, d0, d1
 80106e0:	e797      	b.n	8010612 <pow+0xd2>
 80106e2:	2e01      	cmp	r6, #1
 80106e4:	eb74 0303 	sbcs.w	r3, r4, r3
 80106e8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80106ec:	bf34      	ite	cc
 80106ee:	2301      	movcc	r3, #1
 80106f0:	2300      	movcs	r3, #0
 80106f2:	4295      	cmp	r5, r2
 80106f4:	bf8c      	ite	hi
 80106f6:	2500      	movhi	r5, #0
 80106f8:	2501      	movls	r5, #1
 80106fa:	42ab      	cmp	r3, r5
 80106fc:	f000 809d 	beq.w	801083a <pow+0x2fa>
 8010700:	b006      	add	sp, #24
 8010702:	ecbd 8b0a 	vpop	{d8-d12}
 8010706:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801070a:	f000 bf8d 	b.w	8011628 <__math_oflow>
 801070e:	f1bc 0f00 	cmp.w	ip, #0
 8010712:	d10b      	bne.n	801072c <pow+0x1ec>
 8010714:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8010848 <pow+0x308>
 8010718:	ee20 7b07 	vmul.f64	d7, d0, d7
 801071c:	ec53 2b17 	vmov	r2, r3, d7
 8010720:	ee17 6a10 	vmov	r6, s14
 8010724:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8010728:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 801072c:	4b4c      	ldr	r3, [pc, #304]	; (8010860 <pow+0x320>)
 801072e:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8010732:	4423      	add	r3, r4
 8010734:	f3c3 3246 	ubfx	r2, r3, #13, #7
 8010738:	1519      	asrs	r1, r3, #20
 801073a:	0d1b      	lsrs	r3, r3, #20
 801073c:	051b      	lsls	r3, r3, #20
 801073e:	eba4 0903 	sub.w	r9, r4, r3
 8010742:	4b48      	ldr	r3, [pc, #288]	; (8010864 <pow+0x324>)
 8010744:	ee04 1a10 	vmov	s8, r1
 8010748:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 801074c:	f1b6 0800 	subs.w	r8, r6, #0
 8010750:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 8010754:	ec49 8b15 	vmov	d5, r8, r9
 8010758:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 801075c:	eea5 6b07 	vfma.f64	d6, d5, d7
 8010760:	ed93 7b00 	vldr	d7, [r3]
 8010764:	ed93 5b02 	vldr	d5, [r3, #8]
 8010768:	eeb8 4bc4 	vcvt.f64.s32	d4, s8
 801076c:	eea4 2b07 	vfma.f64	d2, d4, d7
 8010770:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 8010774:	ee36 ab02 	vadd.f64	d10, d6, d2
 8010778:	ee32 2b4a 	vsub.f64	d2, d2, d10
 801077c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8010780:	ed93 5b04 	vldr	d5, [r3, #16]
 8010784:	ee32 2b06 	vadd.f64	d2, d2, d6
 8010788:	ee37 7b02 	vadd.f64	d7, d7, d2
 801078c:	ee26 5b05 	vmul.f64	d5, d6, d5
 8010790:	ed93 4b08 	vldr	d4, [r3, #32]
 8010794:	ee26 0b05 	vmul.f64	d0, d6, d5
 8010798:	eeb0 9b40 	vmov.f64	d9, d0
 801079c:	ee95 9b06 	vfnms.f64	d9, d5, d6
 80107a0:	ed93 5b06 	vldr	d5, [r3, #24]
 80107a4:	ee3a 8b00 	vadd.f64	d8, d10, d0
 80107a8:	ee26 bb00 	vmul.f64	d11, d6, d0
 80107ac:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 80107b0:	eea6 5b04 	vfma.f64	d5, d6, d4
 80107b4:	ee3a ab48 	vsub.f64	d10, d10, d8
 80107b8:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 80107bc:	ee37 9b09 	vadd.f64	d9, d7, d9
 80107c0:	ee3a ab00 	vadd.f64	d10, d10, d0
 80107c4:	eea6 4b03 	vfma.f64	d4, d6, d3
 80107c8:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 80107cc:	ee39 ab0a 	vadd.f64	d10, d9, d10
 80107d0:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 80107d4:	eea6 3b0c 	vfma.f64	d3, d6, d12
 80107d8:	eea0 4b03 	vfma.f64	d4, d0, d3
 80107dc:	eea0 5b04 	vfma.f64	d5, d0, d4
 80107e0:	eeab ab05 	vfma.f64	d10, d11, d5
 80107e4:	ee38 6b0a 	vadd.f64	d6, d8, d10
 80107e8:	ee21 7b06 	vmul.f64	d7, d1, d6
 80107ec:	ee17 3a90 	vmov	r3, s15
 80107f0:	eeb0 5b47 	vmov.f64	d5, d7
 80107f4:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80107f8:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 80107fc:	18b2      	adds	r2, r6, r2
 80107fe:	2a3e      	cmp	r2, #62	; 0x3e
 8010800:	ee91 5b06 	vfnms.f64	d5, d1, d6
 8010804:	ee38 8b46 	vsub.f64	d8, d8, d6
 8010808:	ee38 ab0a 	vadd.f64	d10, d8, d10
 801080c:	eea1 5b0a 	vfma.f64	d5, d1, d10
 8010810:	d92b      	bls.n	801086a <pow+0x32a>
 8010812:	2a00      	cmp	r2, #0
 8010814:	da0b      	bge.n	801082e <pow+0x2ee>
 8010816:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801081a:	ee37 0b00 	vadd.f64	d0, d7, d0
 801081e:	2800      	cmp	r0, #0
 8010820:	f43f aef7 	beq.w	8010612 <pow+0xd2>
 8010824:	eeb1 0b40 	vneg.f64	d0, d0
 8010828:	e6f3      	b.n	8010612 <pow+0xd2>
 801082a:	2000      	movs	r0, #0
 801082c:	e77e      	b.n	801072c <pow+0x1ec>
 801082e:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 8010832:	d919      	bls.n	8010868 <pow+0x328>
 8010834:	2b00      	cmp	r3, #0
 8010836:	f6bf af63 	bge.w	8010700 <pow+0x1c0>
 801083a:	b006      	add	sp, #24
 801083c:	ecbd 8b0a 	vpop	{d8-d12}
 8010840:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010844:	f000 bee8 	b.w	8011618 <__math_uflow>
 8010848:	00000000 	.word	0x00000000
 801084c:	43300000 	.word	0x43300000
 8010850:	3ff00000 	.word	0x3ff00000
 8010854:	fff00000 	.word	0xfff00000
 8010858:	ffe00000 	.word	0xffe00000
 801085c:	7fe00000 	.word	0x7fe00000
 8010860:	c0196aab 	.word	0xc0196aab
 8010864:	08014568 	.word	0x08014568
 8010868:	2600      	movs	r6, #0
 801086a:	495d      	ldr	r1, [pc, #372]	; (80109e0 <pow+0x4a0>)
 801086c:	ed91 4b02 	vldr	d4, [r1, #8]
 8010870:	ed91 3b00 	vldr	d3, [r1]
 8010874:	eeb0 6b44 	vmov.f64	d6, d4
 8010878:	eea7 6b03 	vfma.f64	d6, d7, d3
 801087c:	ee16 5a10 	vmov	r5, s12
 8010880:	ee36 6b44 	vsub.f64	d6, d6, d4
 8010884:	ed91 4b04 	vldr	d4, [r1, #16]
 8010888:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 801088c:	eea6 7b04 	vfma.f64	d7, d6, d4
 8010890:	eeb0 0b47 	vmov.f64	d0, d7
 8010894:	ed91 7b06 	vldr	d7, [r1, #24]
 8010898:	18dc      	adds	r4, r3, r3
 801089a:	f104 030f 	add.w	r3, r4, #15
 801089e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 80108a2:	eea6 0b07 	vfma.f64	d0, d6, d7
 80108a6:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 80108aa:	ee35 0b00 	vadd.f64	d0, d5, d0
 80108ae:	ee20 6b00 	vmul.f64	d6, d0, d0
 80108b2:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 80108b6:	ed91 5b08 	vldr	d5, [r1, #32]
 80108ba:	ee30 7b07 	vadd.f64	d7, d0, d7
 80108be:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 80108c2:	eea0 5b04 	vfma.f64	d5, d0, d4
 80108c6:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 80108ca:	eea6 7b05 	vfma.f64	d7, d6, d5
 80108ce:	ee26 6b06 	vmul.f64	d6, d6, d6
 80108d2:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 80108d6:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 80108da:	f8d2 e004 	ldr.w	lr, [r2, #4]
 80108de:	eea0 5b04 	vfma.f64	d5, d0, d4
 80108e2:	1940      	adds	r0, r0, r5
 80108e4:	2700      	movs	r7, #0
 80108e6:	eb17 020c 	adds.w	r2, r7, ip
 80108ea:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 80108ee:	eea6 7b05 	vfma.f64	d7, d6, d5
 80108f2:	2e00      	cmp	r6, #0
 80108f4:	d15f      	bne.n	80109b6 <pow+0x476>
 80108f6:	42bd      	cmp	r5, r7
 80108f8:	db13      	blt.n	8010922 <pow+0x3e2>
 80108fa:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 80108fe:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8010902:	4610      	mov	r0, r2
 8010904:	ec41 0b10 	vmov	d0, r0, r1
 8010908:	eea7 0b00 	vfma.f64	d0, d7, d0
 801090c:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80109c8 <pow+0x488>
 8010910:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010914:	b006      	add	sp, #24
 8010916:	ecbd 8b0a 	vpop	{d8-d12}
 801091a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801091e:	f000 bebb 	b.w	8011698 <__math_check_oflow>
 8010922:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8010926:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 801092a:	4610      	mov	r0, r2
 801092c:	ec41 0b15 	vmov	d5, r0, r1
 8010930:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010934:	ee27 6b05 	vmul.f64	d6, d7, d5
 8010938:	ee35 7b06 	vadd.f64	d7, d5, d6
 801093c:	eeb0 3bc7 	vabs.f64	d3, d7
 8010940:	eeb4 3bc4 	vcmpe.f64	d3, d4
 8010944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010948:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80109d0 <pow+0x490>
 801094c:	d52a      	bpl.n	80109a4 <pow+0x464>
 801094e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010952:	ee35 5b47 	vsub.f64	d5, d5, d7
 8010956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801095a:	eebf 3b00 	vmov.f64	d3, #240	; 0xbf800000 -1.0
 801095e:	ee35 6b06 	vadd.f64	d6, d5, d6
 8010962:	bf48      	it	mi
 8010964:	eeb0 4b43 	vmovmi.f64	d4, d3
 8010968:	ee37 3b04 	vadd.f64	d3, d7, d4
 801096c:	ee34 5b43 	vsub.f64	d5, d4, d3
 8010970:	ee35 7b07 	vadd.f64	d7, d5, d7
 8010974:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010978:	ee37 7b03 	vadd.f64	d7, d7, d3
 801097c:	ee37 7b44 	vsub.f64	d7, d7, d4
 8010980:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010988:	d104      	bne.n	8010994 <pow+0x454>
 801098a:	4632      	mov	r2, r6
 801098c:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8010990:	ec43 2b17 	vmov	d7, r2, r3
 8010994:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010998:	ed9d 6b02 	vldr	d6, [sp, #8]
 801099c:	ee26 6b00 	vmul.f64	d6, d6, d0
 80109a0:	ed8d 6b04 	vstr	d6, [sp, #16]
 80109a4:	ee27 0b00 	vmul.f64	d0, d7, d0
 80109a8:	b006      	add	sp, #24
 80109aa:	ecbd 8b0a 	vpop	{d8-d12}
 80109ae:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80109b2:	f000 be68 	b.w	8011686 <__math_check_uflow>
 80109b6:	ec43 2b10 	vmov	d0, r2, r3
 80109ba:	eea7 0b00 	vfma.f64	d0, d7, d0
 80109be:	e628      	b.n	8010612 <pow+0xd2>
 80109c0:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80109d8 <pow+0x498>
 80109c4:	e625      	b.n	8010612 <pow+0xd2>
 80109c6:	bf00      	nop
 80109c8:	00000000 	.word	0x00000000
 80109cc:	7f000000 	.word	0x7f000000
 80109d0:	00000000 	.word	0x00000000
 80109d4:	00100000 	.word	0x00100000
	...
 80109e0:	08015750 	.word	0x08015750
 80109e4:	00000000 	.word	0x00000000

080109e8 <cos>:
 80109e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80109ea:	eeb0 7b40 	vmov.f64	d7, d0
 80109ee:	ee17 3a90 	vmov	r3, s15
 80109f2:	4a21      	ldr	r2, [pc, #132]	; (8010a78 <cos+0x90>)
 80109f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80109f8:	4293      	cmp	r3, r2
 80109fa:	dc06      	bgt.n	8010a0a <cos+0x22>
 80109fc:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8010a70 <cos+0x88>
 8010a00:	b005      	add	sp, #20
 8010a02:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a06:	f000 ba8f 	b.w	8010f28 <__kernel_cos>
 8010a0a:	4a1c      	ldr	r2, [pc, #112]	; (8010a7c <cos+0x94>)
 8010a0c:	4293      	cmp	r3, r2
 8010a0e:	dd04      	ble.n	8010a1a <cos+0x32>
 8010a10:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010a14:	b005      	add	sp, #20
 8010a16:	f85d fb04 	ldr.w	pc, [sp], #4
 8010a1a:	4668      	mov	r0, sp
 8010a1c:	f000 f89c 	bl	8010b58 <__ieee754_rem_pio2>
 8010a20:	f000 0003 	and.w	r0, r0, #3
 8010a24:	2801      	cmp	r0, #1
 8010a26:	d009      	beq.n	8010a3c <cos+0x54>
 8010a28:	2802      	cmp	r0, #2
 8010a2a:	d010      	beq.n	8010a4e <cos+0x66>
 8010a2c:	b9b0      	cbnz	r0, 8010a5c <cos+0x74>
 8010a2e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010a32:	ed9d 0b00 	vldr	d0, [sp]
 8010a36:	f000 fa77 	bl	8010f28 <__kernel_cos>
 8010a3a:	e7eb      	b.n	8010a14 <cos+0x2c>
 8010a3c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010a40:	ed9d 0b00 	vldr	d0, [sp]
 8010a44:	f000 fd74 	bl	8011530 <__kernel_sin>
 8010a48:	eeb1 0b40 	vneg.f64	d0, d0
 8010a4c:	e7e2      	b.n	8010a14 <cos+0x2c>
 8010a4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010a52:	ed9d 0b00 	vldr	d0, [sp]
 8010a56:	f000 fa67 	bl	8010f28 <__kernel_cos>
 8010a5a:	e7f5      	b.n	8010a48 <cos+0x60>
 8010a5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010a60:	ed9d 0b00 	vldr	d0, [sp]
 8010a64:	2001      	movs	r0, #1
 8010a66:	f000 fd63 	bl	8011530 <__kernel_sin>
 8010a6a:	e7d3      	b.n	8010a14 <cos+0x2c>
 8010a6c:	f3af 8000 	nop.w
	...
 8010a78:	3fe921fb 	.word	0x3fe921fb
 8010a7c:	7fefffff 	.word	0x7fefffff

08010a80 <sin>:
 8010a80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010a82:	eeb0 7b40 	vmov.f64	d7, d0
 8010a86:	ee17 3a90 	vmov	r3, s15
 8010a8a:	4a21      	ldr	r2, [pc, #132]	; (8010b10 <sin+0x90>)
 8010a8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010a90:	4293      	cmp	r3, r2
 8010a92:	dc07      	bgt.n	8010aa4 <sin+0x24>
 8010a94:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8010b08 <sin+0x88>
 8010a98:	2000      	movs	r0, #0
 8010a9a:	b005      	add	sp, #20
 8010a9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010aa0:	f000 bd46 	b.w	8011530 <__kernel_sin>
 8010aa4:	4a1b      	ldr	r2, [pc, #108]	; (8010b14 <sin+0x94>)
 8010aa6:	4293      	cmp	r3, r2
 8010aa8:	dd04      	ble.n	8010ab4 <sin+0x34>
 8010aaa:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010aae:	b005      	add	sp, #20
 8010ab0:	f85d fb04 	ldr.w	pc, [sp], #4
 8010ab4:	4668      	mov	r0, sp
 8010ab6:	f000 f84f 	bl	8010b58 <__ieee754_rem_pio2>
 8010aba:	f000 0003 	and.w	r0, r0, #3
 8010abe:	2801      	cmp	r0, #1
 8010ac0:	d00a      	beq.n	8010ad8 <sin+0x58>
 8010ac2:	2802      	cmp	r0, #2
 8010ac4:	d00f      	beq.n	8010ae6 <sin+0x66>
 8010ac6:	b9c0      	cbnz	r0, 8010afa <sin+0x7a>
 8010ac8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010acc:	ed9d 0b00 	vldr	d0, [sp]
 8010ad0:	2001      	movs	r0, #1
 8010ad2:	f000 fd2d 	bl	8011530 <__kernel_sin>
 8010ad6:	e7ea      	b.n	8010aae <sin+0x2e>
 8010ad8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010adc:	ed9d 0b00 	vldr	d0, [sp]
 8010ae0:	f000 fa22 	bl	8010f28 <__kernel_cos>
 8010ae4:	e7e3      	b.n	8010aae <sin+0x2e>
 8010ae6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010aea:	ed9d 0b00 	vldr	d0, [sp]
 8010aee:	2001      	movs	r0, #1
 8010af0:	f000 fd1e 	bl	8011530 <__kernel_sin>
 8010af4:	eeb1 0b40 	vneg.f64	d0, d0
 8010af8:	e7d9      	b.n	8010aae <sin+0x2e>
 8010afa:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010afe:	ed9d 0b00 	vldr	d0, [sp]
 8010b02:	f000 fa11 	bl	8010f28 <__kernel_cos>
 8010b06:	e7f5      	b.n	8010af4 <sin+0x74>
	...
 8010b10:	3fe921fb 	.word	0x3fe921fb
 8010b14:	7fefffff 	.word	0x7fefffff

08010b18 <atan2f>:
 8010b18:	f000 b962 	b.w	8010de0 <__ieee754_atan2f>

08010b1c <sqrtf>:
 8010b1c:	b508      	push	{r3, lr}
 8010b1e:	ed2d 8b02 	vpush	{d8}
 8010b22:	eeb0 8a40 	vmov.f32	s16, s0
 8010b26:	f000 f9f9 	bl	8010f1c <__ieee754_sqrtf>
 8010b2a:	eeb4 8a48 	vcmp.f32	s16, s16
 8010b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b32:	d60c      	bvs.n	8010b4e <sqrtf+0x32>
 8010b34:	eddf 8a07 	vldr	s17, [pc, #28]	; 8010b54 <sqrtf+0x38>
 8010b38:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b40:	d505      	bpl.n	8010b4e <sqrtf+0x32>
 8010b42:	f000 ffa3 	bl	8011a8c <__errno>
 8010b46:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8010b4a:	2321      	movs	r3, #33	; 0x21
 8010b4c:	6003      	str	r3, [r0, #0]
 8010b4e:	ecbd 8b02 	vpop	{d8}
 8010b52:	bd08      	pop	{r3, pc}
 8010b54:	00000000 	.word	0x00000000

08010b58 <__ieee754_rem_pio2>:
 8010b58:	b570      	push	{r4, r5, r6, lr}
 8010b5a:	eeb0 7b40 	vmov.f64	d7, d0
 8010b5e:	ee17 5a90 	vmov	r5, s15
 8010b62:	4b99      	ldr	r3, [pc, #612]	; (8010dc8 <__ieee754_rem_pio2+0x270>)
 8010b64:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010b68:	429e      	cmp	r6, r3
 8010b6a:	b088      	sub	sp, #32
 8010b6c:	4604      	mov	r4, r0
 8010b6e:	dc07      	bgt.n	8010b80 <__ieee754_rem_pio2+0x28>
 8010b70:	2200      	movs	r2, #0
 8010b72:	2300      	movs	r3, #0
 8010b74:	ed84 0b00 	vstr	d0, [r4]
 8010b78:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010b7c:	2000      	movs	r0, #0
 8010b7e:	e01b      	b.n	8010bb8 <__ieee754_rem_pio2+0x60>
 8010b80:	4b92      	ldr	r3, [pc, #584]	; (8010dcc <__ieee754_rem_pio2+0x274>)
 8010b82:	429e      	cmp	r6, r3
 8010b84:	dc3b      	bgt.n	8010bfe <__ieee754_rem_pio2+0xa6>
 8010b86:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8010b8a:	2d00      	cmp	r5, #0
 8010b8c:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8010d88 <__ieee754_rem_pio2+0x230>
 8010b90:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8010b94:	dd19      	ble.n	8010bca <__ieee754_rem_pio2+0x72>
 8010b96:	ee30 7b46 	vsub.f64	d7, d0, d6
 8010b9a:	429e      	cmp	r6, r3
 8010b9c:	d00e      	beq.n	8010bbc <__ieee754_rem_pio2+0x64>
 8010b9e:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8010d90 <__ieee754_rem_pio2+0x238>
 8010ba2:	ee37 5b46 	vsub.f64	d5, d7, d6
 8010ba6:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010baa:	ed84 5b00 	vstr	d5, [r4]
 8010bae:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010bb2:	ed84 7b02 	vstr	d7, [r4, #8]
 8010bb6:	2001      	movs	r0, #1
 8010bb8:	b008      	add	sp, #32
 8010bba:	bd70      	pop	{r4, r5, r6, pc}
 8010bbc:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8010d98 <__ieee754_rem_pio2+0x240>
 8010bc0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010bc4:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8010da0 <__ieee754_rem_pio2+0x248>
 8010bc8:	e7eb      	b.n	8010ba2 <__ieee754_rem_pio2+0x4a>
 8010bca:	429e      	cmp	r6, r3
 8010bcc:	ee30 7b06 	vadd.f64	d7, d0, d6
 8010bd0:	d00e      	beq.n	8010bf0 <__ieee754_rem_pio2+0x98>
 8010bd2:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8010d90 <__ieee754_rem_pio2+0x238>
 8010bd6:	ee37 5b06 	vadd.f64	d5, d7, d6
 8010bda:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010bde:	ed84 5b00 	vstr	d5, [r4]
 8010be2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010be6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010bea:	ed84 7b02 	vstr	d7, [r4, #8]
 8010bee:	e7e3      	b.n	8010bb8 <__ieee754_rem_pio2+0x60>
 8010bf0:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8010d98 <__ieee754_rem_pio2+0x240>
 8010bf4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010bf8:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8010da0 <__ieee754_rem_pio2+0x248>
 8010bfc:	e7eb      	b.n	8010bd6 <__ieee754_rem_pio2+0x7e>
 8010bfe:	4b74      	ldr	r3, [pc, #464]	; (8010dd0 <__ieee754_rem_pio2+0x278>)
 8010c00:	429e      	cmp	r6, r3
 8010c02:	dc70      	bgt.n	8010ce6 <__ieee754_rem_pio2+0x18e>
 8010c04:	f000 fd5c 	bl	80116c0 <fabs>
 8010c08:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8010c0c:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8010da8 <__ieee754_rem_pio2+0x250>
 8010c10:	eea0 7b06 	vfma.f64	d7, d0, d6
 8010c14:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8010c18:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8010c1c:	ee17 0a90 	vmov	r0, s15
 8010c20:	eeb1 4b45 	vneg.f64	d4, d5
 8010c24:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8010d88 <__ieee754_rem_pio2+0x230>
 8010c28:	eea5 0b47 	vfms.f64	d0, d5, d7
 8010c2c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8010d90 <__ieee754_rem_pio2+0x238>
 8010c30:	281f      	cmp	r0, #31
 8010c32:	ee25 7b07 	vmul.f64	d7, d5, d7
 8010c36:	ee30 6b47 	vsub.f64	d6, d0, d7
 8010c3a:	dc08      	bgt.n	8010c4e <__ieee754_rem_pio2+0xf6>
 8010c3c:	4b65      	ldr	r3, [pc, #404]	; (8010dd4 <__ieee754_rem_pio2+0x27c>)
 8010c3e:	1e42      	subs	r2, r0, #1
 8010c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c44:	42b3      	cmp	r3, r6
 8010c46:	d002      	beq.n	8010c4e <__ieee754_rem_pio2+0xf6>
 8010c48:	ed84 6b00 	vstr	d6, [r4]
 8010c4c:	e026      	b.n	8010c9c <__ieee754_rem_pio2+0x144>
 8010c4e:	ee16 3a90 	vmov	r3, s13
 8010c52:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8010c56:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8010c5a:	2b10      	cmp	r3, #16
 8010c5c:	ea4f 5226 	mov.w	r2, r6, asr #20
 8010c60:	ddf2      	ble.n	8010c48 <__ieee754_rem_pio2+0xf0>
 8010c62:	eeb0 6b40 	vmov.f64	d6, d0
 8010c66:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8010d98 <__ieee754_rem_pio2+0x240>
 8010c6a:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8010da0 <__ieee754_rem_pio2+0x248>
 8010c6e:	eea4 6b07 	vfma.f64	d6, d4, d7
 8010c72:	ee30 0b46 	vsub.f64	d0, d0, d6
 8010c76:	eea4 0b07 	vfma.f64	d0, d4, d7
 8010c7a:	eeb0 7b40 	vmov.f64	d7, d0
 8010c7e:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8010c82:	ee36 3b47 	vsub.f64	d3, d6, d7
 8010c86:	ee13 3a90 	vmov	r3, s7
 8010c8a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8010c8e:	1ad3      	subs	r3, r2, r3
 8010c90:	2b31      	cmp	r3, #49	; 0x31
 8010c92:	dc17      	bgt.n	8010cc4 <__ieee754_rem_pio2+0x16c>
 8010c94:	eeb0 0b46 	vmov.f64	d0, d6
 8010c98:	ed84 3b00 	vstr	d3, [r4]
 8010c9c:	ed94 6b00 	vldr	d6, [r4]
 8010ca0:	2d00      	cmp	r5, #0
 8010ca2:	ee30 0b46 	vsub.f64	d0, d0, d6
 8010ca6:	ee30 0b47 	vsub.f64	d0, d0, d7
 8010caa:	ed84 0b02 	vstr	d0, [r4, #8]
 8010cae:	da83      	bge.n	8010bb8 <__ieee754_rem_pio2+0x60>
 8010cb0:	eeb1 6b46 	vneg.f64	d6, d6
 8010cb4:	eeb1 0b40 	vneg.f64	d0, d0
 8010cb8:	ed84 6b00 	vstr	d6, [r4]
 8010cbc:	ed84 0b02 	vstr	d0, [r4, #8]
 8010cc0:	4240      	negs	r0, r0
 8010cc2:	e779      	b.n	8010bb8 <__ieee754_rem_pio2+0x60>
 8010cc4:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8010db0 <__ieee754_rem_pio2+0x258>
 8010cc8:	eeb0 0b46 	vmov.f64	d0, d6
 8010ccc:	eea4 0b03 	vfma.f64	d0, d4, d3
 8010cd0:	ee36 7b40 	vsub.f64	d7, d6, d0
 8010cd4:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8010db8 <__ieee754_rem_pio2+0x260>
 8010cd8:	eea4 7b03 	vfma.f64	d7, d4, d3
 8010cdc:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8010ce0:	ee30 6b47 	vsub.f64	d6, d0, d7
 8010ce4:	e7b0      	b.n	8010c48 <__ieee754_rem_pio2+0xf0>
 8010ce6:	4b3c      	ldr	r3, [pc, #240]	; (8010dd8 <__ieee754_rem_pio2+0x280>)
 8010ce8:	429e      	cmp	r6, r3
 8010cea:	dd06      	ble.n	8010cfa <__ieee754_rem_pio2+0x1a2>
 8010cec:	ee30 7b40 	vsub.f64	d7, d0, d0
 8010cf0:	ed80 7b02 	vstr	d7, [r0, #8]
 8010cf4:	ed80 7b00 	vstr	d7, [r0]
 8010cf8:	e740      	b.n	8010b7c <__ieee754_rem_pio2+0x24>
 8010cfa:	1532      	asrs	r2, r6, #20
 8010cfc:	ee10 0a10 	vmov	r0, s0
 8010d00:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8010d04:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8010d08:	ec41 0b17 	vmov	d7, r0, r1
 8010d0c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8010d10:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8010dc0 <__ieee754_rem_pio2+0x268>
 8010d14:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8010d18:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010d1c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8010d20:	ee27 7b05 	vmul.f64	d7, d7, d5
 8010d24:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8010d28:	a902      	add	r1, sp, #8
 8010d2a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8010d2e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010d32:	ed8d 6b04 	vstr	d6, [sp, #16]
 8010d36:	ee27 7b05 	vmul.f64	d7, d7, d5
 8010d3a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010d3e:	2603      	movs	r6, #3
 8010d40:	4608      	mov	r0, r1
 8010d42:	ed91 7b04 	vldr	d7, [r1, #16]
 8010d46:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d4e:	4633      	mov	r3, r6
 8010d50:	f1a1 0108 	sub.w	r1, r1, #8
 8010d54:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 8010d58:	d0f3      	beq.n	8010d42 <__ieee754_rem_pio2+0x1ea>
 8010d5a:	4920      	ldr	r1, [pc, #128]	; (8010ddc <__ieee754_rem_pio2+0x284>)
 8010d5c:	9101      	str	r1, [sp, #4]
 8010d5e:	2102      	movs	r1, #2
 8010d60:	9100      	str	r1, [sp, #0]
 8010d62:	4621      	mov	r1, r4
 8010d64:	f000 f94c 	bl	8011000 <__kernel_rem_pio2>
 8010d68:	2d00      	cmp	r5, #0
 8010d6a:	f6bf af25 	bge.w	8010bb8 <__ieee754_rem_pio2+0x60>
 8010d6e:	ed94 7b00 	vldr	d7, [r4]
 8010d72:	eeb1 7b47 	vneg.f64	d7, d7
 8010d76:	ed84 7b00 	vstr	d7, [r4]
 8010d7a:	ed94 7b02 	vldr	d7, [r4, #8]
 8010d7e:	eeb1 7b47 	vneg.f64	d7, d7
 8010d82:	ed84 7b02 	vstr	d7, [r4, #8]
 8010d86:	e79b      	b.n	8010cc0 <__ieee754_rem_pio2+0x168>
 8010d88:	54400000 	.word	0x54400000
 8010d8c:	3ff921fb 	.word	0x3ff921fb
 8010d90:	1a626331 	.word	0x1a626331
 8010d94:	3dd0b461 	.word	0x3dd0b461
 8010d98:	1a600000 	.word	0x1a600000
 8010d9c:	3dd0b461 	.word	0x3dd0b461
 8010da0:	2e037073 	.word	0x2e037073
 8010da4:	3ba3198a 	.word	0x3ba3198a
 8010da8:	6dc9c883 	.word	0x6dc9c883
 8010dac:	3fe45f30 	.word	0x3fe45f30
 8010db0:	2e000000 	.word	0x2e000000
 8010db4:	3ba3198a 	.word	0x3ba3198a
 8010db8:	252049c1 	.word	0x252049c1
 8010dbc:	397b839a 	.word	0x397b839a
 8010dc0:	00000000 	.word	0x00000000
 8010dc4:	41700000 	.word	0x41700000
 8010dc8:	3fe921fb 	.word	0x3fe921fb
 8010dcc:	4002d97b 	.word	0x4002d97b
 8010dd0:	413921fb 	.word	0x413921fb
 8010dd4:	080155b0 	.word	0x080155b0
 8010dd8:	7fefffff 	.word	0x7fefffff
 8010ddc:	08015630 	.word	0x08015630

08010de0 <__ieee754_atan2f>:
 8010de0:	ee10 2a90 	vmov	r2, s1
 8010de4:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8010de8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8010dec:	b510      	push	{r4, lr}
 8010dee:	eef0 7a40 	vmov.f32	s15, s0
 8010df2:	dc06      	bgt.n	8010e02 <__ieee754_atan2f+0x22>
 8010df4:	ee10 0a10 	vmov	r0, s0
 8010df8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8010dfc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010e00:	dd04      	ble.n	8010e0c <__ieee754_atan2f+0x2c>
 8010e02:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8010e06:	eeb0 0a67 	vmov.f32	s0, s15
 8010e0a:	bd10      	pop	{r4, pc}
 8010e0c:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8010e10:	d103      	bne.n	8010e1a <__ieee754_atan2f+0x3a>
 8010e12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010e16:	f000 bd5d 	b.w	80118d4 <atanf>
 8010e1a:	1794      	asrs	r4, r2, #30
 8010e1c:	f004 0402 	and.w	r4, r4, #2
 8010e20:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8010e24:	b93b      	cbnz	r3, 8010e36 <__ieee754_atan2f+0x56>
 8010e26:	2c02      	cmp	r4, #2
 8010e28:	d05c      	beq.n	8010ee4 <__ieee754_atan2f+0x104>
 8010e2a:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8010ef8 <__ieee754_atan2f+0x118>
 8010e2e:	2c03      	cmp	r4, #3
 8010e30:	fe47 7a00 	vseleq.f32	s15, s14, s0
 8010e34:	e7e7      	b.n	8010e06 <__ieee754_atan2f+0x26>
 8010e36:	b939      	cbnz	r1, 8010e48 <__ieee754_atan2f+0x68>
 8010e38:	eddf 7a30 	vldr	s15, [pc, #192]	; 8010efc <__ieee754_atan2f+0x11c>
 8010e3c:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8010f00 <__ieee754_atan2f+0x120>
 8010e40:	2800      	cmp	r0, #0
 8010e42:	fe67 7a80 	vselge.f32	s15, s15, s0
 8010e46:	e7de      	b.n	8010e06 <__ieee754_atan2f+0x26>
 8010e48:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8010e4c:	d110      	bne.n	8010e70 <__ieee754_atan2f+0x90>
 8010e4e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010e52:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8010e56:	d107      	bne.n	8010e68 <__ieee754_atan2f+0x88>
 8010e58:	2c02      	cmp	r4, #2
 8010e5a:	d846      	bhi.n	8010eea <__ieee754_atan2f+0x10a>
 8010e5c:	4b29      	ldr	r3, [pc, #164]	; (8010f04 <__ieee754_atan2f+0x124>)
 8010e5e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010e62:	edd4 7a00 	vldr	s15, [r4]
 8010e66:	e7ce      	b.n	8010e06 <__ieee754_atan2f+0x26>
 8010e68:	2c02      	cmp	r4, #2
 8010e6a:	d841      	bhi.n	8010ef0 <__ieee754_atan2f+0x110>
 8010e6c:	4b26      	ldr	r3, [pc, #152]	; (8010f08 <__ieee754_atan2f+0x128>)
 8010e6e:	e7f6      	b.n	8010e5e <__ieee754_atan2f+0x7e>
 8010e70:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010e74:	d0e0      	beq.n	8010e38 <__ieee754_atan2f+0x58>
 8010e76:	1a5b      	subs	r3, r3, r1
 8010e78:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8010e7c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8010e80:	da1a      	bge.n	8010eb8 <__ieee754_atan2f+0xd8>
 8010e82:	2a00      	cmp	r2, #0
 8010e84:	da01      	bge.n	8010e8a <__ieee754_atan2f+0xaa>
 8010e86:	313c      	adds	r1, #60	; 0x3c
 8010e88:	db19      	blt.n	8010ebe <__ieee754_atan2f+0xde>
 8010e8a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8010e8e:	f000 fdf5 	bl	8011a7c <fabsf>
 8010e92:	f000 fd1f 	bl	80118d4 <atanf>
 8010e96:	eef0 7a40 	vmov.f32	s15, s0
 8010e9a:	2c01      	cmp	r4, #1
 8010e9c:	d012      	beq.n	8010ec4 <__ieee754_atan2f+0xe4>
 8010e9e:	2c02      	cmp	r4, #2
 8010ea0:	d017      	beq.n	8010ed2 <__ieee754_atan2f+0xf2>
 8010ea2:	2c00      	cmp	r4, #0
 8010ea4:	d0af      	beq.n	8010e06 <__ieee754_atan2f+0x26>
 8010ea6:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8010f0c <__ieee754_atan2f+0x12c>
 8010eaa:	ee77 7a80 	vadd.f32	s15, s15, s0
 8010eae:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8010f10 <__ieee754_atan2f+0x130>
 8010eb2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8010eb6:	e7a6      	b.n	8010e06 <__ieee754_atan2f+0x26>
 8010eb8:	eddf 7a10 	vldr	s15, [pc, #64]	; 8010efc <__ieee754_atan2f+0x11c>
 8010ebc:	e7ed      	b.n	8010e9a <__ieee754_atan2f+0xba>
 8010ebe:	eddf 7a15 	vldr	s15, [pc, #84]	; 8010f14 <__ieee754_atan2f+0x134>
 8010ec2:	e7ea      	b.n	8010e9a <__ieee754_atan2f+0xba>
 8010ec4:	ee17 3a90 	vmov	r3, s15
 8010ec8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010ecc:	ee07 3a90 	vmov	s15, r3
 8010ed0:	e799      	b.n	8010e06 <__ieee754_atan2f+0x26>
 8010ed2:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8010f0c <__ieee754_atan2f+0x12c>
 8010ed6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8010eda:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8010f10 <__ieee754_atan2f+0x130>
 8010ede:	ee70 7a67 	vsub.f32	s15, s0, s15
 8010ee2:	e790      	b.n	8010e06 <__ieee754_atan2f+0x26>
 8010ee4:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8010f10 <__ieee754_atan2f+0x130>
 8010ee8:	e78d      	b.n	8010e06 <__ieee754_atan2f+0x26>
 8010eea:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8010f18 <__ieee754_atan2f+0x138>
 8010eee:	e78a      	b.n	8010e06 <__ieee754_atan2f+0x26>
 8010ef0:	eddf 7a08 	vldr	s15, [pc, #32]	; 8010f14 <__ieee754_atan2f+0x134>
 8010ef4:	e787      	b.n	8010e06 <__ieee754_atan2f+0x26>
 8010ef6:	bf00      	nop
 8010ef8:	c0490fdb 	.word	0xc0490fdb
 8010efc:	3fc90fdb 	.word	0x3fc90fdb
 8010f00:	bfc90fdb 	.word	0xbfc90fdb
 8010f04:	08015738 	.word	0x08015738
 8010f08:	08015744 	.word	0x08015744
 8010f0c:	33bbbd2e 	.word	0x33bbbd2e
 8010f10:	40490fdb 	.word	0x40490fdb
 8010f14:	00000000 	.word	0x00000000
 8010f18:	3f490fdb 	.word	0x3f490fdb

08010f1c <__ieee754_sqrtf>:
 8010f1c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010f20:	4770      	bx	lr
 8010f22:	0000      	movs	r0, r0
 8010f24:	0000      	movs	r0, r0
	...

08010f28 <__kernel_cos>:
 8010f28:	ee10 1a90 	vmov	r1, s1
 8010f2c:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010f30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010f34:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8010f38:	da05      	bge.n	8010f46 <__kernel_cos+0x1e>
 8010f3a:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8010f3e:	ee17 3a90 	vmov	r3, s15
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d03d      	beq.n	8010fc2 <__kernel_cos+0x9a>
 8010f46:	ee20 3b00 	vmul.f64	d3, d0, d0
 8010f4a:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8010fc8 <__kernel_cos+0xa0>
 8010f4e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8010fd0 <__kernel_cos+0xa8>
 8010f52:	eea3 6b07 	vfma.f64	d6, d3, d7
 8010f56:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010fd8 <__kernel_cos+0xb0>
 8010f5a:	eea6 7b03 	vfma.f64	d7, d6, d3
 8010f5e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8010fe0 <__kernel_cos+0xb8>
 8010f62:	eea7 6b03 	vfma.f64	d6, d7, d3
 8010f66:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010fe8 <__kernel_cos+0xc0>
 8010f6a:	4b23      	ldr	r3, [pc, #140]	; (8010ff8 <__kernel_cos+0xd0>)
 8010f6c:	eea6 7b03 	vfma.f64	d7, d6, d3
 8010f70:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8010ff0 <__kernel_cos+0xc8>
 8010f74:	4299      	cmp	r1, r3
 8010f76:	eea7 6b03 	vfma.f64	d6, d7, d3
 8010f7a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8010f7e:	ee26 5b03 	vmul.f64	d5, d6, d3
 8010f82:	ee23 7b07 	vmul.f64	d7, d3, d7
 8010f86:	ee21 6b40 	vnmul.f64	d6, d1, d0
 8010f8a:	eea3 6b05 	vfma.f64	d6, d3, d5
 8010f8e:	dc04      	bgt.n	8010f9a <__kernel_cos+0x72>
 8010f90:	ee37 6b46 	vsub.f64	d6, d7, d6
 8010f94:	ee34 0b46 	vsub.f64	d0, d4, d6
 8010f98:	4770      	bx	lr
 8010f9a:	4b18      	ldr	r3, [pc, #96]	; (8010ffc <__kernel_cos+0xd4>)
 8010f9c:	4299      	cmp	r1, r3
 8010f9e:	dc0d      	bgt.n	8010fbc <__kernel_cos+0x94>
 8010fa0:	2200      	movs	r2, #0
 8010fa2:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8010fa6:	ec43 2b15 	vmov	d5, r2, r3
 8010faa:	ee34 0b45 	vsub.f64	d0, d4, d5
 8010fae:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010fb2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010fb6:	ee30 0b47 	vsub.f64	d0, d0, d7
 8010fba:	4770      	bx	lr
 8010fbc:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8010fc0:	e7f3      	b.n	8010faa <__kernel_cos+0x82>
 8010fc2:	eeb0 0b44 	vmov.f64	d0, d4
 8010fc6:	4770      	bx	lr
 8010fc8:	be8838d4 	.word	0xbe8838d4
 8010fcc:	bda8fae9 	.word	0xbda8fae9
 8010fd0:	bdb4b1c4 	.word	0xbdb4b1c4
 8010fd4:	3e21ee9e 	.word	0x3e21ee9e
 8010fd8:	809c52ad 	.word	0x809c52ad
 8010fdc:	be927e4f 	.word	0xbe927e4f
 8010fe0:	19cb1590 	.word	0x19cb1590
 8010fe4:	3efa01a0 	.word	0x3efa01a0
 8010fe8:	16c15177 	.word	0x16c15177
 8010fec:	bf56c16c 	.word	0xbf56c16c
 8010ff0:	5555554c 	.word	0x5555554c
 8010ff4:	3fa55555 	.word	0x3fa55555
 8010ff8:	3fd33332 	.word	0x3fd33332
 8010ffc:	3fe90000 	.word	0x3fe90000

08011000 <__kernel_rem_pio2>:
 8011000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011004:	ed2d 8b06 	vpush	{d8-d10}
 8011008:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 801100c:	460f      	mov	r7, r1
 801100e:	9002      	str	r0, [sp, #8]
 8011010:	49c5      	ldr	r1, [pc, #788]	; (8011328 <__kernel_rem_pio2+0x328>)
 8011012:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8011014:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8011018:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 801101c:	9301      	str	r3, [sp, #4]
 801101e:	f112 0f14 	cmn.w	r2, #20
 8011022:	bfa8      	it	ge
 8011024:	2018      	movge	r0, #24
 8011026:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 801102a:	bfb8      	it	lt
 801102c:	2000      	movlt	r0, #0
 801102e:	f06f 0417 	mvn.w	r4, #23
 8011032:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8011310 <__kernel_rem_pio2+0x310>
 8011036:	bfa4      	itt	ge
 8011038:	f1a2 0a03 	subge.w	sl, r2, #3
 801103c:	fb9a f0f0 	sdivge	r0, sl, r0
 8011040:	fb00 4404 	mla	r4, r0, r4, r4
 8011044:	1a46      	subs	r6, r0, r1
 8011046:	4414      	add	r4, r2
 8011048:	eb09 0c01 	add.w	ip, r9, r1
 801104c:	ad1a      	add	r5, sp, #104	; 0x68
 801104e:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 8011052:	2200      	movs	r2, #0
 8011054:	4562      	cmp	r2, ip
 8011056:	dd10      	ble.n	801107a <__kernel_rem_pio2+0x7a>
 8011058:	9a01      	ldr	r2, [sp, #4]
 801105a:	ab1a      	add	r3, sp, #104	; 0x68
 801105c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8011060:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 8011064:	f04f 0c00 	mov.w	ip, #0
 8011068:	45cc      	cmp	ip, r9
 801106a:	dc26      	bgt.n	80110ba <__kernel_rem_pio2+0xba>
 801106c:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8011310 <__kernel_rem_pio2+0x310>
 8011070:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011074:	4616      	mov	r6, r2
 8011076:	2500      	movs	r5, #0
 8011078:	e015      	b.n	80110a6 <__kernel_rem_pio2+0xa6>
 801107a:	42d6      	cmn	r6, r2
 801107c:	d409      	bmi.n	8011092 <__kernel_rem_pio2+0x92>
 801107e:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 8011082:	ee07 3a90 	vmov	s15, r3
 8011086:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801108a:	eca5 7b02 	vstmia	r5!, {d7}
 801108e:	3201      	adds	r2, #1
 8011090:	e7e0      	b.n	8011054 <__kernel_rem_pio2+0x54>
 8011092:	eeb0 7b46 	vmov.f64	d7, d6
 8011096:	e7f8      	b.n	801108a <__kernel_rem_pio2+0x8a>
 8011098:	ecb8 5b02 	vldmia	r8!, {d5}
 801109c:	ed96 6b00 	vldr	d6, [r6]
 80110a0:	3501      	adds	r5, #1
 80110a2:	eea5 7b06 	vfma.f64	d7, d5, d6
 80110a6:	428d      	cmp	r5, r1
 80110a8:	f1a6 0608 	sub.w	r6, r6, #8
 80110ac:	ddf4      	ble.n	8011098 <__kernel_rem_pio2+0x98>
 80110ae:	ecaa 7b02 	vstmia	sl!, {d7}
 80110b2:	f10c 0c01 	add.w	ip, ip, #1
 80110b6:	3208      	adds	r2, #8
 80110b8:	e7d6      	b.n	8011068 <__kernel_rem_pio2+0x68>
 80110ba:	ab06      	add	r3, sp, #24
 80110bc:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8011318 <__kernel_rem_pio2+0x318>
 80110c0:	ed9f ab97 	vldr	d10, [pc, #604]	; 8011320 <__kernel_rem_pio2+0x320>
 80110c4:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80110c8:	9303      	str	r3, [sp, #12]
 80110ca:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 80110ce:	464d      	mov	r5, r9
 80110d0:	00eb      	lsls	r3, r5, #3
 80110d2:	9304      	str	r3, [sp, #16]
 80110d4:	ab92      	add	r3, sp, #584	; 0x248
 80110d6:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80110da:	f10d 0b18 	add.w	fp, sp, #24
 80110de:	ab6a      	add	r3, sp, #424	; 0x1a8
 80110e0:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 80110e4:	465e      	mov	r6, fp
 80110e6:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80110ea:	4628      	mov	r0, r5
 80110ec:	2800      	cmp	r0, #0
 80110ee:	f1a2 0208 	sub.w	r2, r2, #8
 80110f2:	dc4c      	bgt.n	801118e <__kernel_rem_pio2+0x18e>
 80110f4:	4620      	mov	r0, r4
 80110f6:	9105      	str	r1, [sp, #20]
 80110f8:	f000 fb62 	bl	80117c0 <scalbn>
 80110fc:	eeb0 8b40 	vmov.f64	d8, d0
 8011100:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8011104:	ee28 0b00 	vmul.f64	d0, d8, d0
 8011108:	f000 fae6 	bl	80116d8 <floor>
 801110c:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8011110:	eea0 8b47 	vfms.f64	d8, d0, d7
 8011114:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8011118:	2c00      	cmp	r4, #0
 801111a:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 801111e:	ee17 8a90 	vmov	r8, s15
 8011122:	ee38 8b40 	vsub.f64	d8, d8, d0
 8011126:	9905      	ldr	r1, [sp, #20]
 8011128:	dd43      	ble.n	80111b2 <__kernel_rem_pio2+0x1b2>
 801112a:	1e68      	subs	r0, r5, #1
 801112c:	ab06      	add	r3, sp, #24
 801112e:	f1c4 0c18 	rsb	ip, r4, #24
 8011132:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8011136:	fa46 f20c 	asr.w	r2, r6, ip
 801113a:	4490      	add	r8, r2
 801113c:	fa02 f20c 	lsl.w	r2, r2, ip
 8011140:	1ab6      	subs	r6, r6, r2
 8011142:	f1c4 0217 	rsb	r2, r4, #23
 8011146:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 801114a:	4116      	asrs	r6, r2
 801114c:	2e00      	cmp	r6, #0
 801114e:	dd3f      	ble.n	80111d0 <__kernel_rem_pio2+0x1d0>
 8011150:	f04f 0c00 	mov.w	ip, #0
 8011154:	f108 0801 	add.w	r8, r8, #1
 8011158:	4660      	mov	r0, ip
 801115a:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 801115e:	4565      	cmp	r5, ip
 8011160:	dc6e      	bgt.n	8011240 <__kernel_rem_pio2+0x240>
 8011162:	2c00      	cmp	r4, #0
 8011164:	dd04      	ble.n	8011170 <__kernel_rem_pio2+0x170>
 8011166:	2c01      	cmp	r4, #1
 8011168:	d07f      	beq.n	801126a <__kernel_rem_pio2+0x26a>
 801116a:	2c02      	cmp	r4, #2
 801116c:	f000 8087 	beq.w	801127e <__kernel_rem_pio2+0x27e>
 8011170:	2e02      	cmp	r6, #2
 8011172:	d12d      	bne.n	80111d0 <__kernel_rem_pio2+0x1d0>
 8011174:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8011178:	ee30 8b48 	vsub.f64	d8, d0, d8
 801117c:	b340      	cbz	r0, 80111d0 <__kernel_rem_pio2+0x1d0>
 801117e:	4620      	mov	r0, r4
 8011180:	9105      	str	r1, [sp, #20]
 8011182:	f000 fb1d 	bl	80117c0 <scalbn>
 8011186:	9905      	ldr	r1, [sp, #20]
 8011188:	ee38 8b40 	vsub.f64	d8, d8, d0
 801118c:	e020      	b.n	80111d0 <__kernel_rem_pio2+0x1d0>
 801118e:	ee20 7b09 	vmul.f64	d7, d0, d9
 8011192:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8011196:	3801      	subs	r0, #1
 8011198:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801119c:	eea7 0b4a 	vfms.f64	d0, d7, d10
 80111a0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80111a4:	eca6 0a01 	vstmia	r6!, {s0}
 80111a8:	ed92 0b00 	vldr	d0, [r2]
 80111ac:	ee37 0b00 	vadd.f64	d0, d7, d0
 80111b0:	e79c      	b.n	80110ec <__kernel_rem_pio2+0xec>
 80111b2:	d105      	bne.n	80111c0 <__kernel_rem_pio2+0x1c0>
 80111b4:	1e6a      	subs	r2, r5, #1
 80111b6:	ab06      	add	r3, sp, #24
 80111b8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 80111bc:	15f6      	asrs	r6, r6, #23
 80111be:	e7c5      	b.n	801114c <__kernel_rem_pio2+0x14c>
 80111c0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80111c4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80111c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111cc:	da36      	bge.n	801123c <__kernel_rem_pio2+0x23c>
 80111ce:	2600      	movs	r6, #0
 80111d0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80111d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111d8:	f040 80aa 	bne.w	8011330 <__kernel_rem_pio2+0x330>
 80111dc:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 80111e0:	4658      	mov	r0, fp
 80111e2:	2200      	movs	r2, #0
 80111e4:	4548      	cmp	r0, r9
 80111e6:	da52      	bge.n	801128e <__kernel_rem_pio2+0x28e>
 80111e8:	2a00      	cmp	r2, #0
 80111ea:	f000 8081 	beq.w	80112f0 <__kernel_rem_pio2+0x2f0>
 80111ee:	ab06      	add	r3, sp, #24
 80111f0:	3c18      	subs	r4, #24
 80111f2:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	f000 8087 	beq.w	801130a <__kernel_rem_pio2+0x30a>
 80111fc:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8011200:	4620      	mov	r0, r4
 8011202:	f000 fadd 	bl	80117c0 <scalbn>
 8011206:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 801120a:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8011318 <__kernel_rem_pio2+0x318>
 801120e:	a96a      	add	r1, sp, #424	; 0x1a8
 8011210:	f103 0208 	add.w	r2, r3, #8
 8011214:	1888      	adds	r0, r1, r2
 8011216:	4659      	mov	r1, fp
 8011218:	2900      	cmp	r1, #0
 801121a:	f280 80b7 	bge.w	801138c <__kernel_rem_pio2+0x38c>
 801121e:	4659      	mov	r1, fp
 8011220:	2900      	cmp	r1, #0
 8011222:	f2c0 80d5 	blt.w	80113d0 <__kernel_rem_pio2+0x3d0>
 8011226:	a86a      	add	r0, sp, #424	; 0x1a8
 8011228:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 801122c:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8011310 <__kernel_rem_pio2+0x310>
 8011230:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 801132c <__kernel_rem_pio2+0x32c>
 8011234:	2400      	movs	r4, #0
 8011236:	ebab 0001 	sub.w	r0, fp, r1
 801123a:	e0be      	b.n	80113ba <__kernel_rem_pio2+0x3ba>
 801123c:	2602      	movs	r6, #2
 801123e:	e787      	b.n	8011150 <__kernel_rem_pio2+0x150>
 8011240:	f8db 2000 	ldr.w	r2, [fp]
 8011244:	b958      	cbnz	r0, 801125e <__kernel_rem_pio2+0x25e>
 8011246:	b122      	cbz	r2, 8011252 <__kernel_rem_pio2+0x252>
 8011248:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 801124c:	f8cb 2000 	str.w	r2, [fp]
 8011250:	2201      	movs	r2, #1
 8011252:	f10c 0c01 	add.w	ip, ip, #1
 8011256:	f10b 0b04 	add.w	fp, fp, #4
 801125a:	4610      	mov	r0, r2
 801125c:	e77f      	b.n	801115e <__kernel_rem_pio2+0x15e>
 801125e:	ebae 0202 	sub.w	r2, lr, r2
 8011262:	f8cb 2000 	str.w	r2, [fp]
 8011266:	4602      	mov	r2, r0
 8011268:	e7f3      	b.n	8011252 <__kernel_rem_pio2+0x252>
 801126a:	f105 3cff 	add.w	ip, r5, #4294967295	; 0xffffffff
 801126e:	ab06      	add	r3, sp, #24
 8011270:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8011274:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8011278:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 801127c:	e778      	b.n	8011170 <__kernel_rem_pio2+0x170>
 801127e:	f105 3cff 	add.w	ip, r5, #4294967295	; 0xffffffff
 8011282:	ab06      	add	r3, sp, #24
 8011284:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8011288:	f3c2 0215 	ubfx	r2, r2, #0, #22
 801128c:	e7f4      	b.n	8011278 <__kernel_rem_pio2+0x278>
 801128e:	ab06      	add	r3, sp, #24
 8011290:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8011294:	3801      	subs	r0, #1
 8011296:	431a      	orrs	r2, r3
 8011298:	e7a4      	b.n	80111e4 <__kernel_rem_pio2+0x1e4>
 801129a:	f10c 0c01 	add.w	ip, ip, #1
 801129e:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 80112a2:	2800      	cmp	r0, #0
 80112a4:	d0f9      	beq.n	801129a <__kernel_rem_pio2+0x29a>
 80112a6:	9b04      	ldr	r3, [sp, #16]
 80112a8:	f503 7312 	add.w	r3, r3, #584	; 0x248
 80112ac:	eb0d 0203 	add.w	r2, sp, r3
 80112b0:	9b01      	ldr	r3, [sp, #4]
 80112b2:	18e8      	adds	r0, r5, r3
 80112b4:	ab1a      	add	r3, sp, #104	; 0x68
 80112b6:	1c6e      	adds	r6, r5, #1
 80112b8:	3a98      	subs	r2, #152	; 0x98
 80112ba:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80112be:	4465      	add	r5, ip
 80112c0:	42b5      	cmp	r5, r6
 80112c2:	f6ff af05 	blt.w	80110d0 <__kernel_rem_pio2+0xd0>
 80112c6:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 80112ca:	f8dd e008 	ldr.w	lr, [sp, #8]
 80112ce:	ee07 3a90 	vmov	s15, r3
 80112d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80112d6:	f04f 0c00 	mov.w	ip, #0
 80112da:	eca0 7b02 	vstmia	r0!, {d7}
 80112de:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8011310 <__kernel_rem_pio2+0x310>
 80112e2:	4680      	mov	r8, r0
 80112e4:	458c      	cmp	ip, r1
 80112e6:	dd07      	ble.n	80112f8 <__kernel_rem_pio2+0x2f8>
 80112e8:	eca2 7b02 	vstmia	r2!, {d7}
 80112ec:	3601      	adds	r6, #1
 80112ee:	e7e7      	b.n	80112c0 <__kernel_rem_pio2+0x2c0>
 80112f0:	9a03      	ldr	r2, [sp, #12]
 80112f2:	f04f 0c01 	mov.w	ip, #1
 80112f6:	e7d2      	b.n	801129e <__kernel_rem_pio2+0x29e>
 80112f8:	ecbe 5b02 	vldmia	lr!, {d5}
 80112fc:	ed38 6b02 	vldmdb	r8!, {d6}
 8011300:	f10c 0c01 	add.w	ip, ip, #1
 8011304:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011308:	e7ec      	b.n	80112e4 <__kernel_rem_pio2+0x2e4>
 801130a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801130e:	e76e      	b.n	80111ee <__kernel_rem_pio2+0x1ee>
	...
 801131c:	3e700000 	.word	0x3e700000
 8011320:	00000000 	.word	0x00000000
 8011324:	41700000 	.word	0x41700000
 8011328:	08016000 	.word	0x08016000
 801132c:	08015fc0 	.word	0x08015fc0
 8011330:	4260      	negs	r0, r4
 8011332:	eeb0 0b48 	vmov.f64	d0, d8
 8011336:	f000 fa43 	bl	80117c0 <scalbn>
 801133a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8011518 <__kernel_rem_pio2+0x518>
 801133e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8011342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011346:	db18      	blt.n	801137a <__kernel_rem_pio2+0x37a>
 8011348:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8011520 <__kernel_rem_pio2+0x520>
 801134c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8011350:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8011354:	aa06      	add	r2, sp, #24
 8011356:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 801135a:	eea5 0b46 	vfms.f64	d0, d5, d6
 801135e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8011362:	f105 0b01 	add.w	fp, r5, #1
 8011366:	ee10 3a10 	vmov	r3, s0
 801136a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 801136e:	ee17 3a10 	vmov	r3, s14
 8011372:	3418      	adds	r4, #24
 8011374:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8011378:	e740      	b.n	80111fc <__kernel_rem_pio2+0x1fc>
 801137a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801137e:	aa06      	add	r2, sp, #24
 8011380:	ee10 3a10 	vmov	r3, s0
 8011384:	46ab      	mov	fp, r5
 8011386:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 801138a:	e737      	b.n	80111fc <__kernel_rem_pio2+0x1fc>
 801138c:	ac06      	add	r4, sp, #24
 801138e:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 8011392:	9401      	str	r4, [sp, #4]
 8011394:	ee07 4a90 	vmov	s15, r4
 8011398:	3901      	subs	r1, #1
 801139a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801139e:	ee27 7b00 	vmul.f64	d7, d7, d0
 80113a2:	ee20 0b06 	vmul.f64	d0, d0, d6
 80113a6:	ed20 7b02 	vstmdb	r0!, {d7}
 80113aa:	e735      	b.n	8011218 <__kernel_rem_pio2+0x218>
 80113ac:	ecbc 5b02 	vldmia	ip!, {d5}
 80113b0:	ecb5 6b02 	vldmia	r5!, {d6}
 80113b4:	3401      	adds	r4, #1
 80113b6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80113ba:	454c      	cmp	r4, r9
 80113bc:	dc01      	bgt.n	80113c2 <__kernel_rem_pio2+0x3c2>
 80113be:	4284      	cmp	r4, r0
 80113c0:	ddf4      	ble.n	80113ac <__kernel_rem_pio2+0x3ac>
 80113c2:	ac42      	add	r4, sp, #264	; 0x108
 80113c4:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 80113c8:	ed80 7b00 	vstr	d7, [r0]
 80113cc:	3901      	subs	r1, #1
 80113ce:	e727      	b.n	8011220 <__kernel_rem_pio2+0x220>
 80113d0:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80113d2:	2902      	cmp	r1, #2
 80113d4:	dc0a      	bgt.n	80113ec <__kernel_rem_pio2+0x3ec>
 80113d6:	2900      	cmp	r1, #0
 80113d8:	dc2c      	bgt.n	8011434 <__kernel_rem_pio2+0x434>
 80113da:	d045      	beq.n	8011468 <__kernel_rem_pio2+0x468>
 80113dc:	f008 0007 	and.w	r0, r8, #7
 80113e0:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 80113e4:	ecbd 8b06 	vpop	{d8-d10}
 80113e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113ec:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 80113ee:	2a03      	cmp	r2, #3
 80113f0:	d1f4      	bne.n	80113dc <__kernel_rem_pio2+0x3dc>
 80113f2:	aa42      	add	r2, sp, #264	; 0x108
 80113f4:	4413      	add	r3, r2
 80113f6:	461a      	mov	r2, r3
 80113f8:	4619      	mov	r1, r3
 80113fa:	4658      	mov	r0, fp
 80113fc:	2800      	cmp	r0, #0
 80113fe:	f1a1 0108 	sub.w	r1, r1, #8
 8011402:	dc54      	bgt.n	80114ae <__kernel_rem_pio2+0x4ae>
 8011404:	4659      	mov	r1, fp
 8011406:	2901      	cmp	r1, #1
 8011408:	f1a2 0208 	sub.w	r2, r2, #8
 801140c:	dc5f      	bgt.n	80114ce <__kernel_rem_pio2+0x4ce>
 801140e:	ed9f 7b46 	vldr	d7, [pc, #280]	; 8011528 <__kernel_rem_pio2+0x528>
 8011412:	3308      	adds	r3, #8
 8011414:	f1bb 0f01 	cmp.w	fp, #1
 8011418:	dc69      	bgt.n	80114ee <__kernel_rem_pio2+0x4ee>
 801141a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 801141e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8011422:	2e00      	cmp	r6, #0
 8011424:	d16a      	bne.n	80114fc <__kernel_rem_pio2+0x4fc>
 8011426:	ed87 5b00 	vstr	d5, [r7]
 801142a:	ed87 6b02 	vstr	d6, [r7, #8]
 801142e:	ed87 7b04 	vstr	d7, [r7, #16]
 8011432:	e7d3      	b.n	80113dc <__kernel_rem_pio2+0x3dc>
 8011434:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8011528 <__kernel_rem_pio2+0x528>
 8011438:	ab42      	add	r3, sp, #264	; 0x108
 801143a:	441a      	add	r2, r3
 801143c:	465b      	mov	r3, fp
 801143e:	2b00      	cmp	r3, #0
 8011440:	da26      	bge.n	8011490 <__kernel_rem_pio2+0x490>
 8011442:	b35e      	cbz	r6, 801149c <__kernel_rem_pio2+0x49c>
 8011444:	eeb1 7b46 	vneg.f64	d7, d6
 8011448:	ed87 7b00 	vstr	d7, [r7]
 801144c:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8011450:	aa44      	add	r2, sp, #272	; 0x110
 8011452:	2301      	movs	r3, #1
 8011454:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011458:	459b      	cmp	fp, r3
 801145a:	da22      	bge.n	80114a2 <__kernel_rem_pio2+0x4a2>
 801145c:	b10e      	cbz	r6, 8011462 <__kernel_rem_pio2+0x462>
 801145e:	eeb1 7b47 	vneg.f64	d7, d7
 8011462:	ed87 7b02 	vstr	d7, [r7, #8]
 8011466:	e7b9      	b.n	80113dc <__kernel_rem_pio2+0x3dc>
 8011468:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8011528 <__kernel_rem_pio2+0x528>
 801146c:	ab42      	add	r3, sp, #264	; 0x108
 801146e:	441a      	add	r2, r3
 8011470:	f1bb 0f00 	cmp.w	fp, #0
 8011474:	da05      	bge.n	8011482 <__kernel_rem_pio2+0x482>
 8011476:	b10e      	cbz	r6, 801147c <__kernel_rem_pio2+0x47c>
 8011478:	eeb1 7b47 	vneg.f64	d7, d7
 801147c:	ed87 7b00 	vstr	d7, [r7]
 8011480:	e7ac      	b.n	80113dc <__kernel_rem_pio2+0x3dc>
 8011482:	ed32 6b02 	vldmdb	r2!, {d6}
 8011486:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 801148a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801148e:	e7ef      	b.n	8011470 <__kernel_rem_pio2+0x470>
 8011490:	ed32 7b02 	vldmdb	r2!, {d7}
 8011494:	3b01      	subs	r3, #1
 8011496:	ee36 6b07 	vadd.f64	d6, d6, d7
 801149a:	e7d0      	b.n	801143e <__kernel_rem_pio2+0x43e>
 801149c:	eeb0 7b46 	vmov.f64	d7, d6
 80114a0:	e7d2      	b.n	8011448 <__kernel_rem_pio2+0x448>
 80114a2:	ecb2 6b02 	vldmia	r2!, {d6}
 80114a6:	3301      	adds	r3, #1
 80114a8:	ee37 7b06 	vadd.f64	d7, d7, d6
 80114ac:	e7d4      	b.n	8011458 <__kernel_rem_pio2+0x458>
 80114ae:	ed91 7b00 	vldr	d7, [r1]
 80114b2:	ed91 5b02 	vldr	d5, [r1, #8]
 80114b6:	3801      	subs	r0, #1
 80114b8:	ee37 6b05 	vadd.f64	d6, d7, d5
 80114bc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80114c0:	ed81 6b00 	vstr	d6, [r1]
 80114c4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80114c8:	ed81 7b02 	vstr	d7, [r1, #8]
 80114cc:	e796      	b.n	80113fc <__kernel_rem_pio2+0x3fc>
 80114ce:	ed92 7b00 	vldr	d7, [r2]
 80114d2:	ed92 5b02 	vldr	d5, [r2, #8]
 80114d6:	3901      	subs	r1, #1
 80114d8:	ee37 6b05 	vadd.f64	d6, d7, d5
 80114dc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80114e0:	ed82 6b00 	vstr	d6, [r2]
 80114e4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80114e8:	ed82 7b02 	vstr	d7, [r2, #8]
 80114ec:	e78b      	b.n	8011406 <__kernel_rem_pio2+0x406>
 80114ee:	ed33 6b02 	vldmdb	r3!, {d6}
 80114f2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80114f6:	ee37 7b06 	vadd.f64	d7, d7, d6
 80114fa:	e78b      	b.n	8011414 <__kernel_rem_pio2+0x414>
 80114fc:	eeb1 5b45 	vneg.f64	d5, d5
 8011500:	eeb1 6b46 	vneg.f64	d6, d6
 8011504:	ed87 5b00 	vstr	d5, [r7]
 8011508:	eeb1 7b47 	vneg.f64	d7, d7
 801150c:	ed87 6b02 	vstr	d6, [r7, #8]
 8011510:	e78d      	b.n	801142e <__kernel_rem_pio2+0x42e>
 8011512:	bf00      	nop
 8011514:	f3af 8000 	nop.w
 8011518:	00000000 	.word	0x00000000
 801151c:	41700000 	.word	0x41700000
 8011520:	00000000 	.word	0x00000000
 8011524:	3e700000 	.word	0x3e700000
	...

08011530 <__kernel_sin>:
 8011530:	ee10 3a90 	vmov	r3, s1
 8011534:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011538:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801153c:	da04      	bge.n	8011548 <__kernel_sin+0x18>
 801153e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8011542:	ee17 3a90 	vmov	r3, s15
 8011546:	b35b      	cbz	r3, 80115a0 <__kernel_sin+0x70>
 8011548:	ee20 6b00 	vmul.f64	d6, d0, d0
 801154c:	ee20 5b06 	vmul.f64	d5, d0, d6
 8011550:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80115a8 <__kernel_sin+0x78>
 8011554:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80115b0 <__kernel_sin+0x80>
 8011558:	eea6 4b07 	vfma.f64	d4, d6, d7
 801155c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80115b8 <__kernel_sin+0x88>
 8011560:	eea4 7b06 	vfma.f64	d7, d4, d6
 8011564:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80115c0 <__kernel_sin+0x90>
 8011568:	eea7 4b06 	vfma.f64	d4, d7, d6
 801156c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80115c8 <__kernel_sin+0x98>
 8011570:	eea4 7b06 	vfma.f64	d7, d4, d6
 8011574:	b930      	cbnz	r0, 8011584 <__kernel_sin+0x54>
 8011576:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80115d0 <__kernel_sin+0xa0>
 801157a:	eea6 4b07 	vfma.f64	d4, d6, d7
 801157e:	eea4 0b05 	vfma.f64	d0, d4, d5
 8011582:	4770      	bx	lr
 8011584:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8011588:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 801158c:	eea1 7b04 	vfma.f64	d7, d1, d4
 8011590:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8011594:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80115d8 <__kernel_sin+0xa8>
 8011598:	eea5 1b07 	vfma.f64	d1, d5, d7
 801159c:	ee30 0b41 	vsub.f64	d0, d0, d1
 80115a0:	4770      	bx	lr
 80115a2:	bf00      	nop
 80115a4:	f3af 8000 	nop.w
 80115a8:	5acfd57c 	.word	0x5acfd57c
 80115ac:	3de5d93a 	.word	0x3de5d93a
 80115b0:	8a2b9ceb 	.word	0x8a2b9ceb
 80115b4:	be5ae5e6 	.word	0xbe5ae5e6
 80115b8:	57b1fe7d 	.word	0x57b1fe7d
 80115bc:	3ec71de3 	.word	0x3ec71de3
 80115c0:	19c161d5 	.word	0x19c161d5
 80115c4:	bf2a01a0 	.word	0xbf2a01a0
 80115c8:	1110f8a6 	.word	0x1110f8a6
 80115cc:	3f811111 	.word	0x3f811111
 80115d0:	55555549 	.word	0x55555549
 80115d4:	bfc55555 	.word	0xbfc55555
 80115d8:	55555549 	.word	0x55555549
 80115dc:	3fc55555 	.word	0x3fc55555

080115e0 <with_errno>:
 80115e0:	b513      	push	{r0, r1, r4, lr}
 80115e2:	4604      	mov	r4, r0
 80115e4:	ed8d 0b00 	vstr	d0, [sp]
 80115e8:	f000 fa50 	bl	8011a8c <__errno>
 80115ec:	ed9d 0b00 	vldr	d0, [sp]
 80115f0:	6004      	str	r4, [r0, #0]
 80115f2:	b002      	add	sp, #8
 80115f4:	bd10      	pop	{r4, pc}

080115f6 <xflow>:
 80115f6:	b082      	sub	sp, #8
 80115f8:	b158      	cbz	r0, 8011612 <xflow+0x1c>
 80115fa:	eeb1 7b40 	vneg.f64	d7, d0
 80115fe:	ed8d 7b00 	vstr	d7, [sp]
 8011602:	ed9d 7b00 	vldr	d7, [sp]
 8011606:	2022      	movs	r0, #34	; 0x22
 8011608:	ee20 0b07 	vmul.f64	d0, d0, d7
 801160c:	b002      	add	sp, #8
 801160e:	f7ff bfe7 	b.w	80115e0 <with_errno>
 8011612:	eeb0 7b40 	vmov.f64	d7, d0
 8011616:	e7f2      	b.n	80115fe <xflow+0x8>

08011618 <__math_uflow>:
 8011618:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011620 <__math_uflow+0x8>
 801161c:	f7ff bfeb 	b.w	80115f6 <xflow>
 8011620:	00000000 	.word	0x00000000
 8011624:	10000000 	.word	0x10000000

08011628 <__math_oflow>:
 8011628:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011630 <__math_oflow+0x8>
 801162c:	f7ff bfe3 	b.w	80115f6 <xflow>
 8011630:	00000000 	.word	0x00000000
 8011634:	70000000 	.word	0x70000000

08011638 <__math_divzero>:
 8011638:	b082      	sub	sp, #8
 801163a:	2800      	cmp	r0, #0
 801163c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8011640:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8011644:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8011648:	ed8d 7b00 	vstr	d7, [sp]
 801164c:	ed9d 0b00 	vldr	d0, [sp]
 8011650:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8011660 <__math_divzero+0x28>
 8011654:	2022      	movs	r0, #34	; 0x22
 8011656:	ee80 0b07 	vdiv.f64	d0, d0, d7
 801165a:	b002      	add	sp, #8
 801165c:	f7ff bfc0 	b.w	80115e0 <with_errno>
	...

08011668 <__math_invalid>:
 8011668:	eeb0 7b40 	vmov.f64	d7, d0
 801166c:	eeb4 7b47 	vcmp.f64	d7, d7
 8011670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011674:	ee30 6b40 	vsub.f64	d6, d0, d0
 8011678:	ee86 0b06 	vdiv.f64	d0, d6, d6
 801167c:	d602      	bvs.n	8011684 <__math_invalid+0x1c>
 801167e:	2021      	movs	r0, #33	; 0x21
 8011680:	f7ff bfae 	b.w	80115e0 <with_errno>
 8011684:	4770      	bx	lr

08011686 <__math_check_uflow>:
 8011686:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801168a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801168e:	d102      	bne.n	8011696 <__math_check_uflow+0x10>
 8011690:	2022      	movs	r0, #34	; 0x22
 8011692:	f7ff bfa5 	b.w	80115e0 <with_errno>
 8011696:	4770      	bx	lr

08011698 <__math_check_oflow>:
 8011698:	ed9f 6b07 	vldr	d6, [pc, #28]	; 80116b8 <__math_check_oflow+0x20>
 801169c:	eeb0 7bc0 	vabs.f64	d7, d0
 80116a0:	eeb4 7b46 	vcmp.f64	d7, d6
 80116a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116a8:	dd02      	ble.n	80116b0 <__math_check_oflow+0x18>
 80116aa:	2022      	movs	r0, #34	; 0x22
 80116ac:	f7ff bf98 	b.w	80115e0 <with_errno>
 80116b0:	4770      	bx	lr
 80116b2:	bf00      	nop
 80116b4:	f3af 8000 	nop.w
 80116b8:	ffffffff 	.word	0xffffffff
 80116bc:	7fefffff 	.word	0x7fefffff

080116c0 <fabs>:
 80116c0:	ec51 0b10 	vmov	r0, r1, d0
 80116c4:	ee10 2a10 	vmov	r2, s0
 80116c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80116cc:	ec43 2b10 	vmov	d0, r2, r3
 80116d0:	4770      	bx	lr
 80116d2:	0000      	movs	r0, r0
 80116d4:	0000      	movs	r0, r0
	...

080116d8 <floor>:
 80116d8:	ee10 1a90 	vmov	r1, s1
 80116dc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80116e0:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 80116e4:	2b13      	cmp	r3, #19
 80116e6:	b530      	push	{r4, r5, lr}
 80116e8:	ee10 0a10 	vmov	r0, s0
 80116ec:	ee10 5a10 	vmov	r5, s0
 80116f0:	dc31      	bgt.n	8011756 <floor+0x7e>
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	da15      	bge.n	8011722 <floor+0x4a>
 80116f6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80117b0 <floor+0xd8>
 80116fa:	ee30 0b07 	vadd.f64	d0, d0, d7
 80116fe:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011706:	dd07      	ble.n	8011718 <floor+0x40>
 8011708:	2900      	cmp	r1, #0
 801170a:	da4e      	bge.n	80117aa <floor+0xd2>
 801170c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011710:	4318      	orrs	r0, r3
 8011712:	d001      	beq.n	8011718 <floor+0x40>
 8011714:	4928      	ldr	r1, [pc, #160]	; (80117b8 <floor+0xe0>)
 8011716:	2000      	movs	r0, #0
 8011718:	460b      	mov	r3, r1
 801171a:	4602      	mov	r2, r0
 801171c:	ec43 2b10 	vmov	d0, r2, r3
 8011720:	e020      	b.n	8011764 <floor+0x8c>
 8011722:	4a26      	ldr	r2, [pc, #152]	; (80117bc <floor+0xe4>)
 8011724:	411a      	asrs	r2, r3
 8011726:	ea01 0402 	and.w	r4, r1, r2
 801172a:	4304      	orrs	r4, r0
 801172c:	d01a      	beq.n	8011764 <floor+0x8c>
 801172e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80117b0 <floor+0xd8>
 8011732:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011736:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801173a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801173e:	ddeb      	ble.n	8011718 <floor+0x40>
 8011740:	2900      	cmp	r1, #0
 8011742:	bfbe      	ittt	lt
 8011744:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8011748:	fa40 f303 	asrlt.w	r3, r0, r3
 801174c:	18c9      	addlt	r1, r1, r3
 801174e:	ea21 0102 	bic.w	r1, r1, r2
 8011752:	2000      	movs	r0, #0
 8011754:	e7e0      	b.n	8011718 <floor+0x40>
 8011756:	2b33      	cmp	r3, #51	; 0x33
 8011758:	dd05      	ble.n	8011766 <floor+0x8e>
 801175a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801175e:	d101      	bne.n	8011764 <floor+0x8c>
 8011760:	ee30 0b00 	vadd.f64	d0, d0, d0
 8011764:	bd30      	pop	{r4, r5, pc}
 8011766:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 801176a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801176e:	40e2      	lsrs	r2, r4
 8011770:	4202      	tst	r2, r0
 8011772:	d0f7      	beq.n	8011764 <floor+0x8c>
 8011774:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80117b0 <floor+0xd8>
 8011778:	ee30 0b07 	vadd.f64	d0, d0, d7
 801177c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011784:	ddc8      	ble.n	8011718 <floor+0x40>
 8011786:	2900      	cmp	r1, #0
 8011788:	da02      	bge.n	8011790 <floor+0xb8>
 801178a:	2b14      	cmp	r3, #20
 801178c:	d103      	bne.n	8011796 <floor+0xbe>
 801178e:	3101      	adds	r1, #1
 8011790:	ea20 0002 	bic.w	r0, r0, r2
 8011794:	e7c0      	b.n	8011718 <floor+0x40>
 8011796:	2401      	movs	r4, #1
 8011798:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801179c:	fa04 f303 	lsl.w	r3, r4, r3
 80117a0:	4418      	add	r0, r3
 80117a2:	42a8      	cmp	r0, r5
 80117a4:	bf38      	it	cc
 80117a6:	1909      	addcc	r1, r1, r4
 80117a8:	e7f2      	b.n	8011790 <floor+0xb8>
 80117aa:	2000      	movs	r0, #0
 80117ac:	4601      	mov	r1, r0
 80117ae:	e7b3      	b.n	8011718 <floor+0x40>
 80117b0:	8800759c 	.word	0x8800759c
 80117b4:	7e37e43c 	.word	0x7e37e43c
 80117b8:	bff00000 	.word	0xbff00000
 80117bc:	000fffff 	.word	0x000fffff

080117c0 <scalbn>:
 80117c0:	ee10 1a90 	vmov	r1, s1
 80117c4:	b510      	push	{r4, lr}
 80117c6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 80117ca:	b98c      	cbnz	r4, 80117f0 <scalbn+0x30>
 80117cc:	ee10 3a10 	vmov	r3, s0
 80117d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80117d4:	430b      	orrs	r3, r1
 80117d6:	d011      	beq.n	80117fc <scalbn+0x3c>
 80117d8:	ed9f 7b31 	vldr	d7, [pc, #196]	; 80118a0 <scalbn+0xe0>
 80117dc:	4b3c      	ldr	r3, [pc, #240]	; (80118d0 <scalbn+0x110>)
 80117de:	ee20 0b07 	vmul.f64	d0, d0, d7
 80117e2:	4298      	cmp	r0, r3
 80117e4:	da0b      	bge.n	80117fe <scalbn+0x3e>
 80117e6:	ed9f 7b30 	vldr	d7, [pc, #192]	; 80118a8 <scalbn+0xe8>
 80117ea:	ee20 0b07 	vmul.f64	d0, d0, d7
 80117ee:	e005      	b.n	80117fc <scalbn+0x3c>
 80117f0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80117f4:	429c      	cmp	r4, r3
 80117f6:	d107      	bne.n	8011808 <scalbn+0x48>
 80117f8:	ee30 0b00 	vadd.f64	d0, d0, d0
 80117fc:	bd10      	pop	{r4, pc}
 80117fe:	ee10 1a90 	vmov	r1, s1
 8011802:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8011806:	3c36      	subs	r4, #54	; 0x36
 8011808:	4404      	add	r4, r0
 801180a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 801180e:	429c      	cmp	r4, r3
 8011810:	dd0d      	ble.n	801182e <scalbn+0x6e>
 8011812:	ed9f 7b27 	vldr	d7, [pc, #156]	; 80118b0 <scalbn+0xf0>
 8011816:	ed9f 5b28 	vldr	d5, [pc, #160]	; 80118b8 <scalbn+0xf8>
 801181a:	eeb0 6b47 	vmov.f64	d6, d7
 801181e:	ee10 3a90 	vmov	r3, s1
 8011822:	2b00      	cmp	r3, #0
 8011824:	fe27 7b05 	vselge.f64	d7, d7, d5
 8011828:	ee27 0b06 	vmul.f64	d0, d7, d6
 801182c:	e7e6      	b.n	80117fc <scalbn+0x3c>
 801182e:	2c00      	cmp	r4, #0
 8011830:	dd0a      	ble.n	8011848 <scalbn+0x88>
 8011832:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8011836:	ec53 2b10 	vmov	r2, r3, d0
 801183a:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 801183e:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8011842:	ec43 2b10 	vmov	d0, r2, r3
 8011846:	e7d9      	b.n	80117fc <scalbn+0x3c>
 8011848:	f114 0f35 	cmn.w	r4, #53	; 0x35
 801184c:	da19      	bge.n	8011882 <scalbn+0xc2>
 801184e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011852:	4298      	cmp	r0, r3
 8011854:	ee10 3a90 	vmov	r3, s1
 8011858:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801185c:	dd09      	ble.n	8011872 <scalbn+0xb2>
 801185e:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80118b0 <scalbn+0xf0>
 8011862:	ed9f 6b15 	vldr	d6, [pc, #84]	; 80118b8 <scalbn+0xf8>
 8011866:	eeb0 7b40 	vmov.f64	d7, d0
 801186a:	2b00      	cmp	r3, #0
 801186c:	fe00 0b06 	vseleq.f64	d0, d0, d6
 8011870:	e7bb      	b.n	80117ea <scalbn+0x2a>
 8011872:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 80118a8 <scalbn+0xe8>
 8011876:	ed9f 6b12 	vldr	d6, [pc, #72]	; 80118c0 <scalbn+0x100>
 801187a:	eeb0 7b40 	vmov.f64	d7, d0
 801187e:	2b00      	cmp	r3, #0
 8011880:	e7f4      	b.n	801186c <scalbn+0xac>
 8011882:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8011886:	ec53 2b10 	vmov	r2, r3, d0
 801188a:	3436      	adds	r4, #54	; 0x36
 801188c:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8011890:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8011894:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 80118c8 <scalbn+0x108>
 8011898:	ec43 2b10 	vmov	d0, r2, r3
 801189c:	e7a5      	b.n	80117ea <scalbn+0x2a>
 801189e:	bf00      	nop
 80118a0:	00000000 	.word	0x00000000
 80118a4:	43500000 	.word	0x43500000
 80118a8:	c2f8f359 	.word	0xc2f8f359
 80118ac:	01a56e1f 	.word	0x01a56e1f
 80118b0:	8800759c 	.word	0x8800759c
 80118b4:	7e37e43c 	.word	0x7e37e43c
 80118b8:	8800759c 	.word	0x8800759c
 80118bc:	fe37e43c 	.word	0xfe37e43c
 80118c0:	c2f8f359 	.word	0xc2f8f359
 80118c4:	81a56e1f 	.word	0x81a56e1f
 80118c8:	00000000 	.word	0x00000000
 80118cc:	3c900000 	.word	0x3c900000
 80118d0:	ffff3cb0 	.word	0xffff3cb0

080118d4 <atanf>:
 80118d4:	b538      	push	{r3, r4, r5, lr}
 80118d6:	ee10 5a10 	vmov	r5, s0
 80118da:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80118de:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80118e2:	eef0 7a40 	vmov.f32	s15, s0
 80118e6:	db0f      	blt.n	8011908 <atanf+0x34>
 80118e8:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80118ec:	dd04      	ble.n	80118f8 <atanf+0x24>
 80118ee:	ee70 7a00 	vadd.f32	s15, s0, s0
 80118f2:	eeb0 0a67 	vmov.f32	s0, s15
 80118f6:	bd38      	pop	{r3, r4, r5, pc}
 80118f8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8011a30 <atanf+0x15c>
 80118fc:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8011a34 <atanf+0x160>
 8011900:	2d00      	cmp	r5, #0
 8011902:	fe77 7a80 	vselgt.f32	s15, s15, s0
 8011906:	e7f4      	b.n	80118f2 <atanf+0x1e>
 8011908:	4b4b      	ldr	r3, [pc, #300]	; (8011a38 <atanf+0x164>)
 801190a:	429c      	cmp	r4, r3
 801190c:	dc10      	bgt.n	8011930 <atanf+0x5c>
 801190e:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8011912:	da0a      	bge.n	801192a <atanf+0x56>
 8011914:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8011a3c <atanf+0x168>
 8011918:	ee30 7a07 	vadd.f32	s14, s0, s14
 801191c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011920:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8011924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011928:	dce3      	bgt.n	80118f2 <atanf+0x1e>
 801192a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801192e:	e013      	b.n	8011958 <atanf+0x84>
 8011930:	f000 f8a4 	bl	8011a7c <fabsf>
 8011934:	4b42      	ldr	r3, [pc, #264]	; (8011a40 <atanf+0x16c>)
 8011936:	429c      	cmp	r4, r3
 8011938:	dc4f      	bgt.n	80119da <atanf+0x106>
 801193a:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 801193e:	429c      	cmp	r4, r3
 8011940:	dc41      	bgt.n	80119c6 <atanf+0xf2>
 8011942:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8011946:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801194a:	eea0 7a27 	vfma.f32	s14, s0, s15
 801194e:	2300      	movs	r3, #0
 8011950:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011954:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011958:	1c5a      	adds	r2, r3, #1
 801195a:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801195e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8011a44 <atanf+0x170>
 8011962:	eddf 5a39 	vldr	s11, [pc, #228]	; 8011a48 <atanf+0x174>
 8011966:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8011a4c <atanf+0x178>
 801196a:	ee66 6a06 	vmul.f32	s13, s12, s12
 801196e:	eee6 5a87 	vfma.f32	s11, s13, s14
 8011972:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8011a50 <atanf+0x17c>
 8011976:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801197a:	eddf 5a36 	vldr	s11, [pc, #216]	; 8011a54 <atanf+0x180>
 801197e:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011982:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8011a58 <atanf+0x184>
 8011986:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801198a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8011a5c <atanf+0x188>
 801198e:	eee7 5a26 	vfma.f32	s11, s14, s13
 8011992:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8011a60 <atanf+0x18c>
 8011996:	eea6 5a87 	vfma.f32	s10, s13, s14
 801199a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8011a64 <atanf+0x190>
 801199e:	eea5 7a26 	vfma.f32	s14, s10, s13
 80119a2:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8011a68 <atanf+0x194>
 80119a6:	eea7 5a26 	vfma.f32	s10, s14, s13
 80119aa:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8011a6c <atanf+0x198>
 80119ae:	eea5 7a26 	vfma.f32	s14, s10, s13
 80119b2:	ee27 7a26 	vmul.f32	s14, s14, s13
 80119b6:	eea5 7a86 	vfma.f32	s14, s11, s12
 80119ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80119be:	d121      	bne.n	8011a04 <atanf+0x130>
 80119c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80119c4:	e795      	b.n	80118f2 <atanf+0x1e>
 80119c6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80119ca:	ee30 7a67 	vsub.f32	s14, s0, s15
 80119ce:	ee30 0a27 	vadd.f32	s0, s0, s15
 80119d2:	2301      	movs	r3, #1
 80119d4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80119d8:	e7be      	b.n	8011958 <atanf+0x84>
 80119da:	4b25      	ldr	r3, [pc, #148]	; (8011a70 <atanf+0x19c>)
 80119dc:	429c      	cmp	r4, r3
 80119de:	dc0b      	bgt.n	80119f8 <atanf+0x124>
 80119e0:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80119e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80119e8:	eea0 7a27 	vfma.f32	s14, s0, s15
 80119ec:	2302      	movs	r3, #2
 80119ee:	ee70 6a67 	vsub.f32	s13, s0, s15
 80119f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80119f6:	e7af      	b.n	8011958 <atanf+0x84>
 80119f8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80119fc:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011a00:	2303      	movs	r3, #3
 8011a02:	e7a9      	b.n	8011958 <atanf+0x84>
 8011a04:	4a1b      	ldr	r2, [pc, #108]	; (8011a74 <atanf+0x1a0>)
 8011a06:	491c      	ldr	r1, [pc, #112]	; (8011a78 <atanf+0x1a4>)
 8011a08:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011a0c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8011a10:	ed93 0a00 	vldr	s0, [r3]
 8011a14:	ee37 7a40 	vsub.f32	s14, s14, s0
 8011a18:	ed92 0a00 	vldr	s0, [r2]
 8011a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011a20:	2d00      	cmp	r5, #0
 8011a22:	ee70 7a67 	vsub.f32	s15, s0, s15
 8011a26:	bfb8      	it	lt
 8011a28:	eef1 7a67 	vneglt.f32	s15, s15
 8011a2c:	e761      	b.n	80118f2 <atanf+0x1e>
 8011a2e:	bf00      	nop
 8011a30:	3fc90fdb 	.word	0x3fc90fdb
 8011a34:	bfc90fdb 	.word	0xbfc90fdb
 8011a38:	3edfffff 	.word	0x3edfffff
 8011a3c:	7149f2ca 	.word	0x7149f2ca
 8011a40:	3f97ffff 	.word	0x3f97ffff
 8011a44:	3c8569d7 	.word	0x3c8569d7
 8011a48:	3d4bda59 	.word	0x3d4bda59
 8011a4c:	bd6ef16b 	.word	0xbd6ef16b
 8011a50:	3d886b35 	.word	0x3d886b35
 8011a54:	3dba2e6e 	.word	0x3dba2e6e
 8011a58:	3e124925 	.word	0x3e124925
 8011a5c:	3eaaaaab 	.word	0x3eaaaaab
 8011a60:	bd15a221 	.word	0xbd15a221
 8011a64:	bd9d8795 	.word	0xbd9d8795
 8011a68:	bde38e38 	.word	0xbde38e38
 8011a6c:	be4ccccd 	.word	0xbe4ccccd
 8011a70:	401bffff 	.word	0x401bffff
 8011a74:	08016010 	.word	0x08016010
 8011a78:	08016020 	.word	0x08016020

08011a7c <fabsf>:
 8011a7c:	ee10 3a10 	vmov	r3, s0
 8011a80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011a84:	ee00 3a10 	vmov	s0, r3
 8011a88:	4770      	bx	lr
	...

08011a8c <__errno>:
 8011a8c:	4b01      	ldr	r3, [pc, #4]	; (8011a94 <__errno+0x8>)
 8011a8e:	6818      	ldr	r0, [r3, #0]
 8011a90:	4770      	bx	lr
 8011a92:	bf00      	nop
 8011a94:	24000240 	.word	0x24000240

08011a98 <__libc_init_array>:
 8011a98:	b570      	push	{r4, r5, r6, lr}
 8011a9a:	4d0d      	ldr	r5, [pc, #52]	; (8011ad0 <__libc_init_array+0x38>)
 8011a9c:	4c0d      	ldr	r4, [pc, #52]	; (8011ad4 <__libc_init_array+0x3c>)
 8011a9e:	1b64      	subs	r4, r4, r5
 8011aa0:	10a4      	asrs	r4, r4, #2
 8011aa2:	2600      	movs	r6, #0
 8011aa4:	42a6      	cmp	r6, r4
 8011aa6:	d109      	bne.n	8011abc <__libc_init_array+0x24>
 8011aa8:	4d0b      	ldr	r5, [pc, #44]	; (8011ad8 <__libc_init_array+0x40>)
 8011aaa:	4c0c      	ldr	r4, [pc, #48]	; (8011adc <__libc_init_array+0x44>)
 8011aac:	f002 fd02 	bl	80144b4 <_init>
 8011ab0:	1b64      	subs	r4, r4, r5
 8011ab2:	10a4      	asrs	r4, r4, #2
 8011ab4:	2600      	movs	r6, #0
 8011ab6:	42a6      	cmp	r6, r4
 8011ab8:	d105      	bne.n	8011ac6 <__libc_init_array+0x2e>
 8011aba:	bd70      	pop	{r4, r5, r6, pc}
 8011abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ac0:	4798      	blx	r3
 8011ac2:	3601      	adds	r6, #1
 8011ac4:	e7ee      	b.n	8011aa4 <__libc_init_array+0xc>
 8011ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8011aca:	4798      	blx	r3
 8011acc:	3601      	adds	r6, #1
 8011ace:	e7f2      	b.n	8011ab6 <__libc_init_array+0x1e>
 8011ad0:	08016414 	.word	0x08016414
 8011ad4:	08016414 	.word	0x08016414
 8011ad8:	08016414 	.word	0x08016414
 8011adc:	0801641c 	.word	0x0801641c

08011ae0 <memset>:
 8011ae0:	4402      	add	r2, r0
 8011ae2:	4603      	mov	r3, r0
 8011ae4:	4293      	cmp	r3, r2
 8011ae6:	d100      	bne.n	8011aea <memset+0xa>
 8011ae8:	4770      	bx	lr
 8011aea:	f803 1b01 	strb.w	r1, [r3], #1
 8011aee:	e7f9      	b.n	8011ae4 <memset+0x4>

08011af0 <__cvt>:
 8011af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011af2:	ed2d 8b02 	vpush	{d8}
 8011af6:	eeb0 8b40 	vmov.f64	d8, d0
 8011afa:	b085      	sub	sp, #20
 8011afc:	4617      	mov	r7, r2
 8011afe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8011b00:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011b02:	ee18 2a90 	vmov	r2, s17
 8011b06:	f025 0520 	bic.w	r5, r5, #32
 8011b0a:	2a00      	cmp	r2, #0
 8011b0c:	bfb6      	itet	lt
 8011b0e:	222d      	movlt	r2, #45	; 0x2d
 8011b10:	2200      	movge	r2, #0
 8011b12:	eeb1 8b40 	vneglt.f64	d8, d0
 8011b16:	2d46      	cmp	r5, #70	; 0x46
 8011b18:	460c      	mov	r4, r1
 8011b1a:	701a      	strb	r2, [r3, #0]
 8011b1c:	d004      	beq.n	8011b28 <__cvt+0x38>
 8011b1e:	2d45      	cmp	r5, #69	; 0x45
 8011b20:	d100      	bne.n	8011b24 <__cvt+0x34>
 8011b22:	3401      	adds	r4, #1
 8011b24:	2102      	movs	r1, #2
 8011b26:	e000      	b.n	8011b2a <__cvt+0x3a>
 8011b28:	2103      	movs	r1, #3
 8011b2a:	ab03      	add	r3, sp, #12
 8011b2c:	9301      	str	r3, [sp, #4]
 8011b2e:	ab02      	add	r3, sp, #8
 8011b30:	9300      	str	r3, [sp, #0]
 8011b32:	4622      	mov	r2, r4
 8011b34:	4633      	mov	r3, r6
 8011b36:	eeb0 0b48 	vmov.f64	d0, d8
 8011b3a:	f000 fddd 	bl	80126f8 <_dtoa_r>
 8011b3e:	2d47      	cmp	r5, #71	; 0x47
 8011b40:	d101      	bne.n	8011b46 <__cvt+0x56>
 8011b42:	07fb      	lsls	r3, r7, #31
 8011b44:	d51a      	bpl.n	8011b7c <__cvt+0x8c>
 8011b46:	2d46      	cmp	r5, #70	; 0x46
 8011b48:	eb00 0204 	add.w	r2, r0, r4
 8011b4c:	d10c      	bne.n	8011b68 <__cvt+0x78>
 8011b4e:	7803      	ldrb	r3, [r0, #0]
 8011b50:	2b30      	cmp	r3, #48	; 0x30
 8011b52:	d107      	bne.n	8011b64 <__cvt+0x74>
 8011b54:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b5c:	bf1c      	itt	ne
 8011b5e:	f1c4 0401 	rsbne	r4, r4, #1
 8011b62:	6034      	strne	r4, [r6, #0]
 8011b64:	6833      	ldr	r3, [r6, #0]
 8011b66:	441a      	add	r2, r3
 8011b68:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b70:	bf08      	it	eq
 8011b72:	9203      	streq	r2, [sp, #12]
 8011b74:	2130      	movs	r1, #48	; 0x30
 8011b76:	9b03      	ldr	r3, [sp, #12]
 8011b78:	4293      	cmp	r3, r2
 8011b7a:	d307      	bcc.n	8011b8c <__cvt+0x9c>
 8011b7c:	9b03      	ldr	r3, [sp, #12]
 8011b7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011b80:	1a1b      	subs	r3, r3, r0
 8011b82:	6013      	str	r3, [r2, #0]
 8011b84:	b005      	add	sp, #20
 8011b86:	ecbd 8b02 	vpop	{d8}
 8011b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b8c:	1c5c      	adds	r4, r3, #1
 8011b8e:	9403      	str	r4, [sp, #12]
 8011b90:	7019      	strb	r1, [r3, #0]
 8011b92:	e7f0      	b.n	8011b76 <__cvt+0x86>

08011b94 <__exponent>:
 8011b94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b96:	4603      	mov	r3, r0
 8011b98:	2900      	cmp	r1, #0
 8011b9a:	bfb8      	it	lt
 8011b9c:	4249      	neglt	r1, r1
 8011b9e:	f803 2b02 	strb.w	r2, [r3], #2
 8011ba2:	bfb4      	ite	lt
 8011ba4:	222d      	movlt	r2, #45	; 0x2d
 8011ba6:	222b      	movge	r2, #43	; 0x2b
 8011ba8:	2909      	cmp	r1, #9
 8011baa:	7042      	strb	r2, [r0, #1]
 8011bac:	dd2a      	ble.n	8011c04 <__exponent+0x70>
 8011bae:	f10d 0407 	add.w	r4, sp, #7
 8011bb2:	46a4      	mov	ip, r4
 8011bb4:	270a      	movs	r7, #10
 8011bb6:	46a6      	mov	lr, r4
 8011bb8:	460a      	mov	r2, r1
 8011bba:	fb91 f6f7 	sdiv	r6, r1, r7
 8011bbe:	fb07 1516 	mls	r5, r7, r6, r1
 8011bc2:	3530      	adds	r5, #48	; 0x30
 8011bc4:	2a63      	cmp	r2, #99	; 0x63
 8011bc6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8011bca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011bce:	4631      	mov	r1, r6
 8011bd0:	dcf1      	bgt.n	8011bb6 <__exponent+0x22>
 8011bd2:	3130      	adds	r1, #48	; 0x30
 8011bd4:	f1ae 0502 	sub.w	r5, lr, #2
 8011bd8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011bdc:	1c44      	adds	r4, r0, #1
 8011bde:	4629      	mov	r1, r5
 8011be0:	4561      	cmp	r1, ip
 8011be2:	d30a      	bcc.n	8011bfa <__exponent+0x66>
 8011be4:	f10d 0209 	add.w	r2, sp, #9
 8011be8:	eba2 020e 	sub.w	r2, r2, lr
 8011bec:	4565      	cmp	r5, ip
 8011bee:	bf88      	it	hi
 8011bf0:	2200      	movhi	r2, #0
 8011bf2:	4413      	add	r3, r2
 8011bf4:	1a18      	subs	r0, r3, r0
 8011bf6:	b003      	add	sp, #12
 8011bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011bfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011bfe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011c02:	e7ed      	b.n	8011be0 <__exponent+0x4c>
 8011c04:	2330      	movs	r3, #48	; 0x30
 8011c06:	3130      	adds	r1, #48	; 0x30
 8011c08:	7083      	strb	r3, [r0, #2]
 8011c0a:	70c1      	strb	r1, [r0, #3]
 8011c0c:	1d03      	adds	r3, r0, #4
 8011c0e:	e7f1      	b.n	8011bf4 <__exponent+0x60>

08011c10 <_printf_float>:
 8011c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c14:	b08b      	sub	sp, #44	; 0x2c
 8011c16:	460c      	mov	r4, r1
 8011c18:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8011c1c:	4616      	mov	r6, r2
 8011c1e:	461f      	mov	r7, r3
 8011c20:	4605      	mov	r5, r0
 8011c22:	f001 fc8f 	bl	8013544 <_localeconv_r>
 8011c26:	f8d0 b000 	ldr.w	fp, [r0]
 8011c2a:	4658      	mov	r0, fp
 8011c2c:	f7ee fb58 	bl	80002e0 <strlen>
 8011c30:	2300      	movs	r3, #0
 8011c32:	9308      	str	r3, [sp, #32]
 8011c34:	f8d8 3000 	ldr.w	r3, [r8]
 8011c38:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011c3c:	6822      	ldr	r2, [r4, #0]
 8011c3e:	3307      	adds	r3, #7
 8011c40:	f023 0307 	bic.w	r3, r3, #7
 8011c44:	f103 0108 	add.w	r1, r3, #8
 8011c48:	f8c8 1000 	str.w	r1, [r8]
 8011c4c:	4682      	mov	sl, r0
 8011c4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011c52:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8011c56:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8011eb8 <_printf_float+0x2a8>
 8011c5a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8011c5e:	eeb0 6bc0 	vabs.f64	d6, d0
 8011c62:	eeb4 6b47 	vcmp.f64	d6, d7
 8011c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c6a:	dd24      	ble.n	8011cb6 <_printf_float+0xa6>
 8011c6c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c74:	d502      	bpl.n	8011c7c <_printf_float+0x6c>
 8011c76:	232d      	movs	r3, #45	; 0x2d
 8011c78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c7c:	4b90      	ldr	r3, [pc, #576]	; (8011ec0 <_printf_float+0x2b0>)
 8011c7e:	4891      	ldr	r0, [pc, #580]	; (8011ec4 <_printf_float+0x2b4>)
 8011c80:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8011c84:	bf94      	ite	ls
 8011c86:	4698      	movls	r8, r3
 8011c88:	4680      	movhi	r8, r0
 8011c8a:	2303      	movs	r3, #3
 8011c8c:	6123      	str	r3, [r4, #16]
 8011c8e:	f022 0204 	bic.w	r2, r2, #4
 8011c92:	2300      	movs	r3, #0
 8011c94:	6022      	str	r2, [r4, #0]
 8011c96:	9304      	str	r3, [sp, #16]
 8011c98:	9700      	str	r7, [sp, #0]
 8011c9a:	4633      	mov	r3, r6
 8011c9c:	aa09      	add	r2, sp, #36	; 0x24
 8011c9e:	4621      	mov	r1, r4
 8011ca0:	4628      	mov	r0, r5
 8011ca2:	f000 f9d3 	bl	801204c <_printf_common>
 8011ca6:	3001      	adds	r0, #1
 8011ca8:	f040 808a 	bne.w	8011dc0 <_printf_float+0x1b0>
 8011cac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011cb0:	b00b      	add	sp, #44	; 0x2c
 8011cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cb6:	eeb4 0b40 	vcmp.f64	d0, d0
 8011cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cbe:	d709      	bvc.n	8011cd4 <_printf_float+0xc4>
 8011cc0:	ee10 3a90 	vmov	r3, s1
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	bfbc      	itt	lt
 8011cc8:	232d      	movlt	r3, #45	; 0x2d
 8011cca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011cce:	487e      	ldr	r0, [pc, #504]	; (8011ec8 <_printf_float+0x2b8>)
 8011cd0:	4b7e      	ldr	r3, [pc, #504]	; (8011ecc <_printf_float+0x2bc>)
 8011cd2:	e7d5      	b.n	8011c80 <_printf_float+0x70>
 8011cd4:	6863      	ldr	r3, [r4, #4]
 8011cd6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8011cda:	9104      	str	r1, [sp, #16]
 8011cdc:	1c59      	adds	r1, r3, #1
 8011cde:	d13c      	bne.n	8011d5a <_printf_float+0x14a>
 8011ce0:	2306      	movs	r3, #6
 8011ce2:	6063      	str	r3, [r4, #4]
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	9303      	str	r3, [sp, #12]
 8011ce8:	ab08      	add	r3, sp, #32
 8011cea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8011cee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8011cf2:	ab07      	add	r3, sp, #28
 8011cf4:	6861      	ldr	r1, [r4, #4]
 8011cf6:	9300      	str	r3, [sp, #0]
 8011cf8:	6022      	str	r2, [r4, #0]
 8011cfa:	f10d 031b 	add.w	r3, sp, #27
 8011cfe:	4628      	mov	r0, r5
 8011d00:	f7ff fef6 	bl	8011af0 <__cvt>
 8011d04:	9b04      	ldr	r3, [sp, #16]
 8011d06:	9907      	ldr	r1, [sp, #28]
 8011d08:	2b47      	cmp	r3, #71	; 0x47
 8011d0a:	4680      	mov	r8, r0
 8011d0c:	d108      	bne.n	8011d20 <_printf_float+0x110>
 8011d0e:	1cc8      	adds	r0, r1, #3
 8011d10:	db02      	blt.n	8011d18 <_printf_float+0x108>
 8011d12:	6863      	ldr	r3, [r4, #4]
 8011d14:	4299      	cmp	r1, r3
 8011d16:	dd41      	ble.n	8011d9c <_printf_float+0x18c>
 8011d18:	f1a9 0902 	sub.w	r9, r9, #2
 8011d1c:	fa5f f989 	uxtb.w	r9, r9
 8011d20:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8011d24:	d820      	bhi.n	8011d68 <_printf_float+0x158>
 8011d26:	3901      	subs	r1, #1
 8011d28:	464a      	mov	r2, r9
 8011d2a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011d2e:	9107      	str	r1, [sp, #28]
 8011d30:	f7ff ff30 	bl	8011b94 <__exponent>
 8011d34:	9a08      	ldr	r2, [sp, #32]
 8011d36:	9004      	str	r0, [sp, #16]
 8011d38:	1813      	adds	r3, r2, r0
 8011d3a:	2a01      	cmp	r2, #1
 8011d3c:	6123      	str	r3, [r4, #16]
 8011d3e:	dc02      	bgt.n	8011d46 <_printf_float+0x136>
 8011d40:	6822      	ldr	r2, [r4, #0]
 8011d42:	07d2      	lsls	r2, r2, #31
 8011d44:	d501      	bpl.n	8011d4a <_printf_float+0x13a>
 8011d46:	3301      	adds	r3, #1
 8011d48:	6123      	str	r3, [r4, #16]
 8011d4a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d0a2      	beq.n	8011c98 <_printf_float+0x88>
 8011d52:	232d      	movs	r3, #45	; 0x2d
 8011d54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011d58:	e79e      	b.n	8011c98 <_printf_float+0x88>
 8011d5a:	9904      	ldr	r1, [sp, #16]
 8011d5c:	2947      	cmp	r1, #71	; 0x47
 8011d5e:	d1c1      	bne.n	8011ce4 <_printf_float+0xd4>
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d1bf      	bne.n	8011ce4 <_printf_float+0xd4>
 8011d64:	2301      	movs	r3, #1
 8011d66:	e7bc      	b.n	8011ce2 <_printf_float+0xd2>
 8011d68:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8011d6c:	d118      	bne.n	8011da0 <_printf_float+0x190>
 8011d6e:	2900      	cmp	r1, #0
 8011d70:	6863      	ldr	r3, [r4, #4]
 8011d72:	dd0b      	ble.n	8011d8c <_printf_float+0x17c>
 8011d74:	6121      	str	r1, [r4, #16]
 8011d76:	b913      	cbnz	r3, 8011d7e <_printf_float+0x16e>
 8011d78:	6822      	ldr	r2, [r4, #0]
 8011d7a:	07d0      	lsls	r0, r2, #31
 8011d7c:	d502      	bpl.n	8011d84 <_printf_float+0x174>
 8011d7e:	3301      	adds	r3, #1
 8011d80:	440b      	add	r3, r1
 8011d82:	6123      	str	r3, [r4, #16]
 8011d84:	2300      	movs	r3, #0
 8011d86:	65a1      	str	r1, [r4, #88]	; 0x58
 8011d88:	9304      	str	r3, [sp, #16]
 8011d8a:	e7de      	b.n	8011d4a <_printf_float+0x13a>
 8011d8c:	b913      	cbnz	r3, 8011d94 <_printf_float+0x184>
 8011d8e:	6822      	ldr	r2, [r4, #0]
 8011d90:	07d2      	lsls	r2, r2, #31
 8011d92:	d501      	bpl.n	8011d98 <_printf_float+0x188>
 8011d94:	3302      	adds	r3, #2
 8011d96:	e7f4      	b.n	8011d82 <_printf_float+0x172>
 8011d98:	2301      	movs	r3, #1
 8011d9a:	e7f2      	b.n	8011d82 <_printf_float+0x172>
 8011d9c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8011da0:	9b08      	ldr	r3, [sp, #32]
 8011da2:	4299      	cmp	r1, r3
 8011da4:	db05      	blt.n	8011db2 <_printf_float+0x1a2>
 8011da6:	6823      	ldr	r3, [r4, #0]
 8011da8:	6121      	str	r1, [r4, #16]
 8011daa:	07d8      	lsls	r0, r3, #31
 8011dac:	d5ea      	bpl.n	8011d84 <_printf_float+0x174>
 8011dae:	1c4b      	adds	r3, r1, #1
 8011db0:	e7e7      	b.n	8011d82 <_printf_float+0x172>
 8011db2:	2900      	cmp	r1, #0
 8011db4:	bfd4      	ite	le
 8011db6:	f1c1 0202 	rsble	r2, r1, #2
 8011dba:	2201      	movgt	r2, #1
 8011dbc:	4413      	add	r3, r2
 8011dbe:	e7e0      	b.n	8011d82 <_printf_float+0x172>
 8011dc0:	6823      	ldr	r3, [r4, #0]
 8011dc2:	055a      	lsls	r2, r3, #21
 8011dc4:	d407      	bmi.n	8011dd6 <_printf_float+0x1c6>
 8011dc6:	6923      	ldr	r3, [r4, #16]
 8011dc8:	4642      	mov	r2, r8
 8011dca:	4631      	mov	r1, r6
 8011dcc:	4628      	mov	r0, r5
 8011dce:	47b8      	blx	r7
 8011dd0:	3001      	adds	r0, #1
 8011dd2:	d12a      	bne.n	8011e2a <_printf_float+0x21a>
 8011dd4:	e76a      	b.n	8011cac <_printf_float+0x9c>
 8011dd6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8011dda:	f240 80e2 	bls.w	8011fa2 <_printf_float+0x392>
 8011dde:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8011de2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dea:	d133      	bne.n	8011e54 <_printf_float+0x244>
 8011dec:	4a38      	ldr	r2, [pc, #224]	; (8011ed0 <_printf_float+0x2c0>)
 8011dee:	2301      	movs	r3, #1
 8011df0:	4631      	mov	r1, r6
 8011df2:	4628      	mov	r0, r5
 8011df4:	47b8      	blx	r7
 8011df6:	3001      	adds	r0, #1
 8011df8:	f43f af58 	beq.w	8011cac <_printf_float+0x9c>
 8011dfc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011e00:	429a      	cmp	r2, r3
 8011e02:	db02      	blt.n	8011e0a <_printf_float+0x1fa>
 8011e04:	6823      	ldr	r3, [r4, #0]
 8011e06:	07d8      	lsls	r0, r3, #31
 8011e08:	d50f      	bpl.n	8011e2a <_printf_float+0x21a>
 8011e0a:	4653      	mov	r3, sl
 8011e0c:	465a      	mov	r2, fp
 8011e0e:	4631      	mov	r1, r6
 8011e10:	4628      	mov	r0, r5
 8011e12:	47b8      	blx	r7
 8011e14:	3001      	adds	r0, #1
 8011e16:	f43f af49 	beq.w	8011cac <_printf_float+0x9c>
 8011e1a:	f04f 0800 	mov.w	r8, #0
 8011e1e:	f104 091a 	add.w	r9, r4, #26
 8011e22:	9b08      	ldr	r3, [sp, #32]
 8011e24:	3b01      	subs	r3, #1
 8011e26:	4543      	cmp	r3, r8
 8011e28:	dc09      	bgt.n	8011e3e <_printf_float+0x22e>
 8011e2a:	6823      	ldr	r3, [r4, #0]
 8011e2c:	079b      	lsls	r3, r3, #30
 8011e2e:	f100 8108 	bmi.w	8012042 <_printf_float+0x432>
 8011e32:	68e0      	ldr	r0, [r4, #12]
 8011e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e36:	4298      	cmp	r0, r3
 8011e38:	bfb8      	it	lt
 8011e3a:	4618      	movlt	r0, r3
 8011e3c:	e738      	b.n	8011cb0 <_printf_float+0xa0>
 8011e3e:	2301      	movs	r3, #1
 8011e40:	464a      	mov	r2, r9
 8011e42:	4631      	mov	r1, r6
 8011e44:	4628      	mov	r0, r5
 8011e46:	47b8      	blx	r7
 8011e48:	3001      	adds	r0, #1
 8011e4a:	f43f af2f 	beq.w	8011cac <_printf_float+0x9c>
 8011e4e:	f108 0801 	add.w	r8, r8, #1
 8011e52:	e7e6      	b.n	8011e22 <_printf_float+0x212>
 8011e54:	9b07      	ldr	r3, [sp, #28]
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	dc3c      	bgt.n	8011ed4 <_printf_float+0x2c4>
 8011e5a:	4a1d      	ldr	r2, [pc, #116]	; (8011ed0 <_printf_float+0x2c0>)
 8011e5c:	2301      	movs	r3, #1
 8011e5e:	4631      	mov	r1, r6
 8011e60:	4628      	mov	r0, r5
 8011e62:	47b8      	blx	r7
 8011e64:	3001      	adds	r0, #1
 8011e66:	f43f af21 	beq.w	8011cac <_printf_float+0x9c>
 8011e6a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011e6e:	4313      	orrs	r3, r2
 8011e70:	d102      	bne.n	8011e78 <_printf_float+0x268>
 8011e72:	6823      	ldr	r3, [r4, #0]
 8011e74:	07d9      	lsls	r1, r3, #31
 8011e76:	d5d8      	bpl.n	8011e2a <_printf_float+0x21a>
 8011e78:	4653      	mov	r3, sl
 8011e7a:	465a      	mov	r2, fp
 8011e7c:	4631      	mov	r1, r6
 8011e7e:	4628      	mov	r0, r5
 8011e80:	47b8      	blx	r7
 8011e82:	3001      	adds	r0, #1
 8011e84:	f43f af12 	beq.w	8011cac <_printf_float+0x9c>
 8011e88:	f04f 0900 	mov.w	r9, #0
 8011e8c:	f104 0a1a 	add.w	sl, r4, #26
 8011e90:	9b07      	ldr	r3, [sp, #28]
 8011e92:	425b      	negs	r3, r3
 8011e94:	454b      	cmp	r3, r9
 8011e96:	dc01      	bgt.n	8011e9c <_printf_float+0x28c>
 8011e98:	9b08      	ldr	r3, [sp, #32]
 8011e9a:	e795      	b.n	8011dc8 <_printf_float+0x1b8>
 8011e9c:	2301      	movs	r3, #1
 8011e9e:	4652      	mov	r2, sl
 8011ea0:	4631      	mov	r1, r6
 8011ea2:	4628      	mov	r0, r5
 8011ea4:	47b8      	blx	r7
 8011ea6:	3001      	adds	r0, #1
 8011ea8:	f43f af00 	beq.w	8011cac <_printf_float+0x9c>
 8011eac:	f109 0901 	add.w	r9, r9, #1
 8011eb0:	e7ee      	b.n	8011e90 <_printf_float+0x280>
 8011eb2:	bf00      	nop
 8011eb4:	f3af 8000 	nop.w
 8011eb8:	ffffffff 	.word	0xffffffff
 8011ebc:	7fefffff 	.word	0x7fefffff
 8011ec0:	08016034 	.word	0x08016034
 8011ec4:	08016038 	.word	0x08016038
 8011ec8:	08016040 	.word	0x08016040
 8011ecc:	0801603c 	.word	0x0801603c
 8011ed0:	08016044 	.word	0x08016044
 8011ed4:	9a08      	ldr	r2, [sp, #32]
 8011ed6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011ed8:	429a      	cmp	r2, r3
 8011eda:	bfa8      	it	ge
 8011edc:	461a      	movge	r2, r3
 8011ede:	2a00      	cmp	r2, #0
 8011ee0:	4691      	mov	r9, r2
 8011ee2:	dc38      	bgt.n	8011f56 <_printf_float+0x346>
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	9305      	str	r3, [sp, #20]
 8011ee8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011eec:	f104 021a 	add.w	r2, r4, #26
 8011ef0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011ef2:	9905      	ldr	r1, [sp, #20]
 8011ef4:	9304      	str	r3, [sp, #16]
 8011ef6:	eba3 0309 	sub.w	r3, r3, r9
 8011efa:	428b      	cmp	r3, r1
 8011efc:	dc33      	bgt.n	8011f66 <_printf_float+0x356>
 8011efe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011f02:	429a      	cmp	r2, r3
 8011f04:	db3c      	blt.n	8011f80 <_printf_float+0x370>
 8011f06:	6823      	ldr	r3, [r4, #0]
 8011f08:	07da      	lsls	r2, r3, #31
 8011f0a:	d439      	bmi.n	8011f80 <_printf_float+0x370>
 8011f0c:	9b08      	ldr	r3, [sp, #32]
 8011f0e:	9a04      	ldr	r2, [sp, #16]
 8011f10:	9907      	ldr	r1, [sp, #28]
 8011f12:	1a9a      	subs	r2, r3, r2
 8011f14:	eba3 0901 	sub.w	r9, r3, r1
 8011f18:	4591      	cmp	r9, r2
 8011f1a:	bfa8      	it	ge
 8011f1c:	4691      	movge	r9, r2
 8011f1e:	f1b9 0f00 	cmp.w	r9, #0
 8011f22:	dc35      	bgt.n	8011f90 <_printf_float+0x380>
 8011f24:	f04f 0800 	mov.w	r8, #0
 8011f28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011f2c:	f104 0a1a 	add.w	sl, r4, #26
 8011f30:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011f34:	1a9b      	subs	r3, r3, r2
 8011f36:	eba3 0309 	sub.w	r3, r3, r9
 8011f3a:	4543      	cmp	r3, r8
 8011f3c:	f77f af75 	ble.w	8011e2a <_printf_float+0x21a>
 8011f40:	2301      	movs	r3, #1
 8011f42:	4652      	mov	r2, sl
 8011f44:	4631      	mov	r1, r6
 8011f46:	4628      	mov	r0, r5
 8011f48:	47b8      	blx	r7
 8011f4a:	3001      	adds	r0, #1
 8011f4c:	f43f aeae 	beq.w	8011cac <_printf_float+0x9c>
 8011f50:	f108 0801 	add.w	r8, r8, #1
 8011f54:	e7ec      	b.n	8011f30 <_printf_float+0x320>
 8011f56:	4613      	mov	r3, r2
 8011f58:	4631      	mov	r1, r6
 8011f5a:	4642      	mov	r2, r8
 8011f5c:	4628      	mov	r0, r5
 8011f5e:	47b8      	blx	r7
 8011f60:	3001      	adds	r0, #1
 8011f62:	d1bf      	bne.n	8011ee4 <_printf_float+0x2d4>
 8011f64:	e6a2      	b.n	8011cac <_printf_float+0x9c>
 8011f66:	2301      	movs	r3, #1
 8011f68:	4631      	mov	r1, r6
 8011f6a:	4628      	mov	r0, r5
 8011f6c:	9204      	str	r2, [sp, #16]
 8011f6e:	47b8      	blx	r7
 8011f70:	3001      	adds	r0, #1
 8011f72:	f43f ae9b 	beq.w	8011cac <_printf_float+0x9c>
 8011f76:	9b05      	ldr	r3, [sp, #20]
 8011f78:	9a04      	ldr	r2, [sp, #16]
 8011f7a:	3301      	adds	r3, #1
 8011f7c:	9305      	str	r3, [sp, #20]
 8011f7e:	e7b7      	b.n	8011ef0 <_printf_float+0x2e0>
 8011f80:	4653      	mov	r3, sl
 8011f82:	465a      	mov	r2, fp
 8011f84:	4631      	mov	r1, r6
 8011f86:	4628      	mov	r0, r5
 8011f88:	47b8      	blx	r7
 8011f8a:	3001      	adds	r0, #1
 8011f8c:	d1be      	bne.n	8011f0c <_printf_float+0x2fc>
 8011f8e:	e68d      	b.n	8011cac <_printf_float+0x9c>
 8011f90:	9a04      	ldr	r2, [sp, #16]
 8011f92:	464b      	mov	r3, r9
 8011f94:	4442      	add	r2, r8
 8011f96:	4631      	mov	r1, r6
 8011f98:	4628      	mov	r0, r5
 8011f9a:	47b8      	blx	r7
 8011f9c:	3001      	adds	r0, #1
 8011f9e:	d1c1      	bne.n	8011f24 <_printf_float+0x314>
 8011fa0:	e684      	b.n	8011cac <_printf_float+0x9c>
 8011fa2:	9a08      	ldr	r2, [sp, #32]
 8011fa4:	2a01      	cmp	r2, #1
 8011fa6:	dc01      	bgt.n	8011fac <_printf_float+0x39c>
 8011fa8:	07db      	lsls	r3, r3, #31
 8011faa:	d537      	bpl.n	801201c <_printf_float+0x40c>
 8011fac:	2301      	movs	r3, #1
 8011fae:	4642      	mov	r2, r8
 8011fb0:	4631      	mov	r1, r6
 8011fb2:	4628      	mov	r0, r5
 8011fb4:	47b8      	blx	r7
 8011fb6:	3001      	adds	r0, #1
 8011fb8:	f43f ae78 	beq.w	8011cac <_printf_float+0x9c>
 8011fbc:	4653      	mov	r3, sl
 8011fbe:	465a      	mov	r2, fp
 8011fc0:	4631      	mov	r1, r6
 8011fc2:	4628      	mov	r0, r5
 8011fc4:	47b8      	blx	r7
 8011fc6:	3001      	adds	r0, #1
 8011fc8:	f43f ae70 	beq.w	8011cac <_printf_float+0x9c>
 8011fcc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8011fd0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fd8:	d01b      	beq.n	8012012 <_printf_float+0x402>
 8011fda:	9b08      	ldr	r3, [sp, #32]
 8011fdc:	f108 0201 	add.w	r2, r8, #1
 8011fe0:	3b01      	subs	r3, #1
 8011fe2:	4631      	mov	r1, r6
 8011fe4:	4628      	mov	r0, r5
 8011fe6:	47b8      	blx	r7
 8011fe8:	3001      	adds	r0, #1
 8011fea:	d10e      	bne.n	801200a <_printf_float+0x3fa>
 8011fec:	e65e      	b.n	8011cac <_printf_float+0x9c>
 8011fee:	2301      	movs	r3, #1
 8011ff0:	464a      	mov	r2, r9
 8011ff2:	4631      	mov	r1, r6
 8011ff4:	4628      	mov	r0, r5
 8011ff6:	47b8      	blx	r7
 8011ff8:	3001      	adds	r0, #1
 8011ffa:	f43f ae57 	beq.w	8011cac <_printf_float+0x9c>
 8011ffe:	f108 0801 	add.w	r8, r8, #1
 8012002:	9b08      	ldr	r3, [sp, #32]
 8012004:	3b01      	subs	r3, #1
 8012006:	4543      	cmp	r3, r8
 8012008:	dcf1      	bgt.n	8011fee <_printf_float+0x3de>
 801200a:	9b04      	ldr	r3, [sp, #16]
 801200c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012010:	e6db      	b.n	8011dca <_printf_float+0x1ba>
 8012012:	f04f 0800 	mov.w	r8, #0
 8012016:	f104 091a 	add.w	r9, r4, #26
 801201a:	e7f2      	b.n	8012002 <_printf_float+0x3f2>
 801201c:	2301      	movs	r3, #1
 801201e:	4642      	mov	r2, r8
 8012020:	e7df      	b.n	8011fe2 <_printf_float+0x3d2>
 8012022:	2301      	movs	r3, #1
 8012024:	464a      	mov	r2, r9
 8012026:	4631      	mov	r1, r6
 8012028:	4628      	mov	r0, r5
 801202a:	47b8      	blx	r7
 801202c:	3001      	adds	r0, #1
 801202e:	f43f ae3d 	beq.w	8011cac <_printf_float+0x9c>
 8012032:	f108 0801 	add.w	r8, r8, #1
 8012036:	68e3      	ldr	r3, [r4, #12]
 8012038:	9909      	ldr	r1, [sp, #36]	; 0x24
 801203a:	1a5b      	subs	r3, r3, r1
 801203c:	4543      	cmp	r3, r8
 801203e:	dcf0      	bgt.n	8012022 <_printf_float+0x412>
 8012040:	e6f7      	b.n	8011e32 <_printf_float+0x222>
 8012042:	f04f 0800 	mov.w	r8, #0
 8012046:	f104 0919 	add.w	r9, r4, #25
 801204a:	e7f4      	b.n	8012036 <_printf_float+0x426>

0801204c <_printf_common>:
 801204c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012050:	4616      	mov	r6, r2
 8012052:	4699      	mov	r9, r3
 8012054:	688a      	ldr	r2, [r1, #8]
 8012056:	690b      	ldr	r3, [r1, #16]
 8012058:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801205c:	4293      	cmp	r3, r2
 801205e:	bfb8      	it	lt
 8012060:	4613      	movlt	r3, r2
 8012062:	6033      	str	r3, [r6, #0]
 8012064:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012068:	4607      	mov	r7, r0
 801206a:	460c      	mov	r4, r1
 801206c:	b10a      	cbz	r2, 8012072 <_printf_common+0x26>
 801206e:	3301      	adds	r3, #1
 8012070:	6033      	str	r3, [r6, #0]
 8012072:	6823      	ldr	r3, [r4, #0]
 8012074:	0699      	lsls	r1, r3, #26
 8012076:	bf42      	ittt	mi
 8012078:	6833      	ldrmi	r3, [r6, #0]
 801207a:	3302      	addmi	r3, #2
 801207c:	6033      	strmi	r3, [r6, #0]
 801207e:	6825      	ldr	r5, [r4, #0]
 8012080:	f015 0506 	ands.w	r5, r5, #6
 8012084:	d106      	bne.n	8012094 <_printf_common+0x48>
 8012086:	f104 0a19 	add.w	sl, r4, #25
 801208a:	68e3      	ldr	r3, [r4, #12]
 801208c:	6832      	ldr	r2, [r6, #0]
 801208e:	1a9b      	subs	r3, r3, r2
 8012090:	42ab      	cmp	r3, r5
 8012092:	dc26      	bgt.n	80120e2 <_printf_common+0x96>
 8012094:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012098:	1e13      	subs	r3, r2, #0
 801209a:	6822      	ldr	r2, [r4, #0]
 801209c:	bf18      	it	ne
 801209e:	2301      	movne	r3, #1
 80120a0:	0692      	lsls	r2, r2, #26
 80120a2:	d42b      	bmi.n	80120fc <_printf_common+0xb0>
 80120a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80120a8:	4649      	mov	r1, r9
 80120aa:	4638      	mov	r0, r7
 80120ac:	47c0      	blx	r8
 80120ae:	3001      	adds	r0, #1
 80120b0:	d01e      	beq.n	80120f0 <_printf_common+0xa4>
 80120b2:	6823      	ldr	r3, [r4, #0]
 80120b4:	68e5      	ldr	r5, [r4, #12]
 80120b6:	6832      	ldr	r2, [r6, #0]
 80120b8:	f003 0306 	and.w	r3, r3, #6
 80120bc:	2b04      	cmp	r3, #4
 80120be:	bf08      	it	eq
 80120c0:	1aad      	subeq	r5, r5, r2
 80120c2:	68a3      	ldr	r3, [r4, #8]
 80120c4:	6922      	ldr	r2, [r4, #16]
 80120c6:	bf0c      	ite	eq
 80120c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80120cc:	2500      	movne	r5, #0
 80120ce:	4293      	cmp	r3, r2
 80120d0:	bfc4      	itt	gt
 80120d2:	1a9b      	subgt	r3, r3, r2
 80120d4:	18ed      	addgt	r5, r5, r3
 80120d6:	2600      	movs	r6, #0
 80120d8:	341a      	adds	r4, #26
 80120da:	42b5      	cmp	r5, r6
 80120dc:	d11a      	bne.n	8012114 <_printf_common+0xc8>
 80120de:	2000      	movs	r0, #0
 80120e0:	e008      	b.n	80120f4 <_printf_common+0xa8>
 80120e2:	2301      	movs	r3, #1
 80120e4:	4652      	mov	r2, sl
 80120e6:	4649      	mov	r1, r9
 80120e8:	4638      	mov	r0, r7
 80120ea:	47c0      	blx	r8
 80120ec:	3001      	adds	r0, #1
 80120ee:	d103      	bne.n	80120f8 <_printf_common+0xac>
 80120f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80120f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120f8:	3501      	adds	r5, #1
 80120fa:	e7c6      	b.n	801208a <_printf_common+0x3e>
 80120fc:	18e1      	adds	r1, r4, r3
 80120fe:	1c5a      	adds	r2, r3, #1
 8012100:	2030      	movs	r0, #48	; 0x30
 8012102:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012106:	4422      	add	r2, r4
 8012108:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801210c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012110:	3302      	adds	r3, #2
 8012112:	e7c7      	b.n	80120a4 <_printf_common+0x58>
 8012114:	2301      	movs	r3, #1
 8012116:	4622      	mov	r2, r4
 8012118:	4649      	mov	r1, r9
 801211a:	4638      	mov	r0, r7
 801211c:	47c0      	blx	r8
 801211e:	3001      	adds	r0, #1
 8012120:	d0e6      	beq.n	80120f0 <_printf_common+0xa4>
 8012122:	3601      	adds	r6, #1
 8012124:	e7d9      	b.n	80120da <_printf_common+0x8e>
	...

08012128 <_printf_i>:
 8012128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801212c:	7e0f      	ldrb	r7, [r1, #24]
 801212e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012130:	2f78      	cmp	r7, #120	; 0x78
 8012132:	4691      	mov	r9, r2
 8012134:	4680      	mov	r8, r0
 8012136:	460c      	mov	r4, r1
 8012138:	469a      	mov	sl, r3
 801213a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801213e:	d807      	bhi.n	8012150 <_printf_i+0x28>
 8012140:	2f62      	cmp	r7, #98	; 0x62
 8012142:	d80a      	bhi.n	801215a <_printf_i+0x32>
 8012144:	2f00      	cmp	r7, #0
 8012146:	f000 80d8 	beq.w	80122fa <_printf_i+0x1d2>
 801214a:	2f58      	cmp	r7, #88	; 0x58
 801214c:	f000 80a3 	beq.w	8012296 <_printf_i+0x16e>
 8012150:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012154:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012158:	e03a      	b.n	80121d0 <_printf_i+0xa8>
 801215a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801215e:	2b15      	cmp	r3, #21
 8012160:	d8f6      	bhi.n	8012150 <_printf_i+0x28>
 8012162:	a101      	add	r1, pc, #4	; (adr r1, 8012168 <_printf_i+0x40>)
 8012164:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012168:	080121c1 	.word	0x080121c1
 801216c:	080121d5 	.word	0x080121d5
 8012170:	08012151 	.word	0x08012151
 8012174:	08012151 	.word	0x08012151
 8012178:	08012151 	.word	0x08012151
 801217c:	08012151 	.word	0x08012151
 8012180:	080121d5 	.word	0x080121d5
 8012184:	08012151 	.word	0x08012151
 8012188:	08012151 	.word	0x08012151
 801218c:	08012151 	.word	0x08012151
 8012190:	08012151 	.word	0x08012151
 8012194:	080122e1 	.word	0x080122e1
 8012198:	08012205 	.word	0x08012205
 801219c:	080122c3 	.word	0x080122c3
 80121a0:	08012151 	.word	0x08012151
 80121a4:	08012151 	.word	0x08012151
 80121a8:	08012303 	.word	0x08012303
 80121ac:	08012151 	.word	0x08012151
 80121b0:	08012205 	.word	0x08012205
 80121b4:	08012151 	.word	0x08012151
 80121b8:	08012151 	.word	0x08012151
 80121bc:	080122cb 	.word	0x080122cb
 80121c0:	682b      	ldr	r3, [r5, #0]
 80121c2:	1d1a      	adds	r2, r3, #4
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	602a      	str	r2, [r5, #0]
 80121c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80121cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80121d0:	2301      	movs	r3, #1
 80121d2:	e0a3      	b.n	801231c <_printf_i+0x1f4>
 80121d4:	6820      	ldr	r0, [r4, #0]
 80121d6:	6829      	ldr	r1, [r5, #0]
 80121d8:	0606      	lsls	r6, r0, #24
 80121da:	f101 0304 	add.w	r3, r1, #4
 80121de:	d50a      	bpl.n	80121f6 <_printf_i+0xce>
 80121e0:	680e      	ldr	r6, [r1, #0]
 80121e2:	602b      	str	r3, [r5, #0]
 80121e4:	2e00      	cmp	r6, #0
 80121e6:	da03      	bge.n	80121f0 <_printf_i+0xc8>
 80121e8:	232d      	movs	r3, #45	; 0x2d
 80121ea:	4276      	negs	r6, r6
 80121ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80121f0:	485e      	ldr	r0, [pc, #376]	; (801236c <_printf_i+0x244>)
 80121f2:	230a      	movs	r3, #10
 80121f4:	e019      	b.n	801222a <_printf_i+0x102>
 80121f6:	680e      	ldr	r6, [r1, #0]
 80121f8:	602b      	str	r3, [r5, #0]
 80121fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80121fe:	bf18      	it	ne
 8012200:	b236      	sxthne	r6, r6
 8012202:	e7ef      	b.n	80121e4 <_printf_i+0xbc>
 8012204:	682b      	ldr	r3, [r5, #0]
 8012206:	6820      	ldr	r0, [r4, #0]
 8012208:	1d19      	adds	r1, r3, #4
 801220a:	6029      	str	r1, [r5, #0]
 801220c:	0601      	lsls	r1, r0, #24
 801220e:	d501      	bpl.n	8012214 <_printf_i+0xec>
 8012210:	681e      	ldr	r6, [r3, #0]
 8012212:	e002      	b.n	801221a <_printf_i+0xf2>
 8012214:	0646      	lsls	r6, r0, #25
 8012216:	d5fb      	bpl.n	8012210 <_printf_i+0xe8>
 8012218:	881e      	ldrh	r6, [r3, #0]
 801221a:	4854      	ldr	r0, [pc, #336]	; (801236c <_printf_i+0x244>)
 801221c:	2f6f      	cmp	r7, #111	; 0x6f
 801221e:	bf0c      	ite	eq
 8012220:	2308      	moveq	r3, #8
 8012222:	230a      	movne	r3, #10
 8012224:	2100      	movs	r1, #0
 8012226:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801222a:	6865      	ldr	r5, [r4, #4]
 801222c:	60a5      	str	r5, [r4, #8]
 801222e:	2d00      	cmp	r5, #0
 8012230:	bfa2      	ittt	ge
 8012232:	6821      	ldrge	r1, [r4, #0]
 8012234:	f021 0104 	bicge.w	r1, r1, #4
 8012238:	6021      	strge	r1, [r4, #0]
 801223a:	b90e      	cbnz	r6, 8012240 <_printf_i+0x118>
 801223c:	2d00      	cmp	r5, #0
 801223e:	d04d      	beq.n	80122dc <_printf_i+0x1b4>
 8012240:	4615      	mov	r5, r2
 8012242:	fbb6 f1f3 	udiv	r1, r6, r3
 8012246:	fb03 6711 	mls	r7, r3, r1, r6
 801224a:	5dc7      	ldrb	r7, [r0, r7]
 801224c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012250:	4637      	mov	r7, r6
 8012252:	42bb      	cmp	r3, r7
 8012254:	460e      	mov	r6, r1
 8012256:	d9f4      	bls.n	8012242 <_printf_i+0x11a>
 8012258:	2b08      	cmp	r3, #8
 801225a:	d10b      	bne.n	8012274 <_printf_i+0x14c>
 801225c:	6823      	ldr	r3, [r4, #0]
 801225e:	07de      	lsls	r6, r3, #31
 8012260:	d508      	bpl.n	8012274 <_printf_i+0x14c>
 8012262:	6923      	ldr	r3, [r4, #16]
 8012264:	6861      	ldr	r1, [r4, #4]
 8012266:	4299      	cmp	r1, r3
 8012268:	bfde      	ittt	le
 801226a:	2330      	movle	r3, #48	; 0x30
 801226c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012270:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8012274:	1b52      	subs	r2, r2, r5
 8012276:	6122      	str	r2, [r4, #16]
 8012278:	f8cd a000 	str.w	sl, [sp]
 801227c:	464b      	mov	r3, r9
 801227e:	aa03      	add	r2, sp, #12
 8012280:	4621      	mov	r1, r4
 8012282:	4640      	mov	r0, r8
 8012284:	f7ff fee2 	bl	801204c <_printf_common>
 8012288:	3001      	adds	r0, #1
 801228a:	d14c      	bne.n	8012326 <_printf_i+0x1fe>
 801228c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012290:	b004      	add	sp, #16
 8012292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012296:	4835      	ldr	r0, [pc, #212]	; (801236c <_printf_i+0x244>)
 8012298:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801229c:	6829      	ldr	r1, [r5, #0]
 801229e:	6823      	ldr	r3, [r4, #0]
 80122a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80122a4:	6029      	str	r1, [r5, #0]
 80122a6:	061d      	lsls	r5, r3, #24
 80122a8:	d514      	bpl.n	80122d4 <_printf_i+0x1ac>
 80122aa:	07df      	lsls	r7, r3, #31
 80122ac:	bf44      	itt	mi
 80122ae:	f043 0320 	orrmi.w	r3, r3, #32
 80122b2:	6023      	strmi	r3, [r4, #0]
 80122b4:	b91e      	cbnz	r6, 80122be <_printf_i+0x196>
 80122b6:	6823      	ldr	r3, [r4, #0]
 80122b8:	f023 0320 	bic.w	r3, r3, #32
 80122bc:	6023      	str	r3, [r4, #0]
 80122be:	2310      	movs	r3, #16
 80122c0:	e7b0      	b.n	8012224 <_printf_i+0xfc>
 80122c2:	6823      	ldr	r3, [r4, #0]
 80122c4:	f043 0320 	orr.w	r3, r3, #32
 80122c8:	6023      	str	r3, [r4, #0]
 80122ca:	2378      	movs	r3, #120	; 0x78
 80122cc:	4828      	ldr	r0, [pc, #160]	; (8012370 <_printf_i+0x248>)
 80122ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80122d2:	e7e3      	b.n	801229c <_printf_i+0x174>
 80122d4:	0659      	lsls	r1, r3, #25
 80122d6:	bf48      	it	mi
 80122d8:	b2b6      	uxthmi	r6, r6
 80122da:	e7e6      	b.n	80122aa <_printf_i+0x182>
 80122dc:	4615      	mov	r5, r2
 80122de:	e7bb      	b.n	8012258 <_printf_i+0x130>
 80122e0:	682b      	ldr	r3, [r5, #0]
 80122e2:	6826      	ldr	r6, [r4, #0]
 80122e4:	6961      	ldr	r1, [r4, #20]
 80122e6:	1d18      	adds	r0, r3, #4
 80122e8:	6028      	str	r0, [r5, #0]
 80122ea:	0635      	lsls	r5, r6, #24
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	d501      	bpl.n	80122f4 <_printf_i+0x1cc>
 80122f0:	6019      	str	r1, [r3, #0]
 80122f2:	e002      	b.n	80122fa <_printf_i+0x1d2>
 80122f4:	0670      	lsls	r0, r6, #25
 80122f6:	d5fb      	bpl.n	80122f0 <_printf_i+0x1c8>
 80122f8:	8019      	strh	r1, [r3, #0]
 80122fa:	2300      	movs	r3, #0
 80122fc:	6123      	str	r3, [r4, #16]
 80122fe:	4615      	mov	r5, r2
 8012300:	e7ba      	b.n	8012278 <_printf_i+0x150>
 8012302:	682b      	ldr	r3, [r5, #0]
 8012304:	1d1a      	adds	r2, r3, #4
 8012306:	602a      	str	r2, [r5, #0]
 8012308:	681d      	ldr	r5, [r3, #0]
 801230a:	6862      	ldr	r2, [r4, #4]
 801230c:	2100      	movs	r1, #0
 801230e:	4628      	mov	r0, r5
 8012310:	f7ed ffee 	bl	80002f0 <memchr>
 8012314:	b108      	cbz	r0, 801231a <_printf_i+0x1f2>
 8012316:	1b40      	subs	r0, r0, r5
 8012318:	6060      	str	r0, [r4, #4]
 801231a:	6863      	ldr	r3, [r4, #4]
 801231c:	6123      	str	r3, [r4, #16]
 801231e:	2300      	movs	r3, #0
 8012320:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012324:	e7a8      	b.n	8012278 <_printf_i+0x150>
 8012326:	6923      	ldr	r3, [r4, #16]
 8012328:	462a      	mov	r2, r5
 801232a:	4649      	mov	r1, r9
 801232c:	4640      	mov	r0, r8
 801232e:	47d0      	blx	sl
 8012330:	3001      	adds	r0, #1
 8012332:	d0ab      	beq.n	801228c <_printf_i+0x164>
 8012334:	6823      	ldr	r3, [r4, #0]
 8012336:	079b      	lsls	r3, r3, #30
 8012338:	d413      	bmi.n	8012362 <_printf_i+0x23a>
 801233a:	68e0      	ldr	r0, [r4, #12]
 801233c:	9b03      	ldr	r3, [sp, #12]
 801233e:	4298      	cmp	r0, r3
 8012340:	bfb8      	it	lt
 8012342:	4618      	movlt	r0, r3
 8012344:	e7a4      	b.n	8012290 <_printf_i+0x168>
 8012346:	2301      	movs	r3, #1
 8012348:	4632      	mov	r2, r6
 801234a:	4649      	mov	r1, r9
 801234c:	4640      	mov	r0, r8
 801234e:	47d0      	blx	sl
 8012350:	3001      	adds	r0, #1
 8012352:	d09b      	beq.n	801228c <_printf_i+0x164>
 8012354:	3501      	adds	r5, #1
 8012356:	68e3      	ldr	r3, [r4, #12]
 8012358:	9903      	ldr	r1, [sp, #12]
 801235a:	1a5b      	subs	r3, r3, r1
 801235c:	42ab      	cmp	r3, r5
 801235e:	dcf2      	bgt.n	8012346 <_printf_i+0x21e>
 8012360:	e7eb      	b.n	801233a <_printf_i+0x212>
 8012362:	2500      	movs	r5, #0
 8012364:	f104 0619 	add.w	r6, r4, #25
 8012368:	e7f5      	b.n	8012356 <_printf_i+0x22e>
 801236a:	bf00      	nop
 801236c:	08016046 	.word	0x08016046
 8012370:	08016057 	.word	0x08016057

08012374 <_puts_r>:
 8012374:	b570      	push	{r4, r5, r6, lr}
 8012376:	460e      	mov	r6, r1
 8012378:	4605      	mov	r5, r0
 801237a:	b118      	cbz	r0, 8012384 <_puts_r+0x10>
 801237c:	6983      	ldr	r3, [r0, #24]
 801237e:	b90b      	cbnz	r3, 8012384 <_puts_r+0x10>
 8012380:	f001 f842 	bl	8013408 <__sinit>
 8012384:	69ab      	ldr	r3, [r5, #24]
 8012386:	68ac      	ldr	r4, [r5, #8]
 8012388:	b913      	cbnz	r3, 8012390 <_puts_r+0x1c>
 801238a:	4628      	mov	r0, r5
 801238c:	f001 f83c 	bl	8013408 <__sinit>
 8012390:	4b2c      	ldr	r3, [pc, #176]	; (8012444 <_puts_r+0xd0>)
 8012392:	429c      	cmp	r4, r3
 8012394:	d120      	bne.n	80123d8 <_puts_r+0x64>
 8012396:	686c      	ldr	r4, [r5, #4]
 8012398:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801239a:	07db      	lsls	r3, r3, #31
 801239c:	d405      	bmi.n	80123aa <_puts_r+0x36>
 801239e:	89a3      	ldrh	r3, [r4, #12]
 80123a0:	0598      	lsls	r0, r3, #22
 80123a2:	d402      	bmi.n	80123aa <_puts_r+0x36>
 80123a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80123a6:	f001 f8d2 	bl	801354e <__retarget_lock_acquire_recursive>
 80123aa:	89a3      	ldrh	r3, [r4, #12]
 80123ac:	0719      	lsls	r1, r3, #28
 80123ae:	d51d      	bpl.n	80123ec <_puts_r+0x78>
 80123b0:	6923      	ldr	r3, [r4, #16]
 80123b2:	b1db      	cbz	r3, 80123ec <_puts_r+0x78>
 80123b4:	3e01      	subs	r6, #1
 80123b6:	68a3      	ldr	r3, [r4, #8]
 80123b8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80123bc:	3b01      	subs	r3, #1
 80123be:	60a3      	str	r3, [r4, #8]
 80123c0:	bb39      	cbnz	r1, 8012412 <_puts_r+0x9e>
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	da38      	bge.n	8012438 <_puts_r+0xc4>
 80123c6:	4622      	mov	r2, r4
 80123c8:	210a      	movs	r1, #10
 80123ca:	4628      	mov	r0, r5
 80123cc:	f000 f848 	bl	8012460 <__swbuf_r>
 80123d0:	3001      	adds	r0, #1
 80123d2:	d011      	beq.n	80123f8 <_puts_r+0x84>
 80123d4:	250a      	movs	r5, #10
 80123d6:	e011      	b.n	80123fc <_puts_r+0x88>
 80123d8:	4b1b      	ldr	r3, [pc, #108]	; (8012448 <_puts_r+0xd4>)
 80123da:	429c      	cmp	r4, r3
 80123dc:	d101      	bne.n	80123e2 <_puts_r+0x6e>
 80123de:	68ac      	ldr	r4, [r5, #8]
 80123e0:	e7da      	b.n	8012398 <_puts_r+0x24>
 80123e2:	4b1a      	ldr	r3, [pc, #104]	; (801244c <_puts_r+0xd8>)
 80123e4:	429c      	cmp	r4, r3
 80123e6:	bf08      	it	eq
 80123e8:	68ec      	ldreq	r4, [r5, #12]
 80123ea:	e7d5      	b.n	8012398 <_puts_r+0x24>
 80123ec:	4621      	mov	r1, r4
 80123ee:	4628      	mov	r0, r5
 80123f0:	f000 f888 	bl	8012504 <__swsetup_r>
 80123f4:	2800      	cmp	r0, #0
 80123f6:	d0dd      	beq.n	80123b4 <_puts_r+0x40>
 80123f8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80123fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80123fe:	07da      	lsls	r2, r3, #31
 8012400:	d405      	bmi.n	801240e <_puts_r+0x9a>
 8012402:	89a3      	ldrh	r3, [r4, #12]
 8012404:	059b      	lsls	r3, r3, #22
 8012406:	d402      	bmi.n	801240e <_puts_r+0x9a>
 8012408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801240a:	f001 f8a1 	bl	8013550 <__retarget_lock_release_recursive>
 801240e:	4628      	mov	r0, r5
 8012410:	bd70      	pop	{r4, r5, r6, pc}
 8012412:	2b00      	cmp	r3, #0
 8012414:	da04      	bge.n	8012420 <_puts_r+0xac>
 8012416:	69a2      	ldr	r2, [r4, #24]
 8012418:	429a      	cmp	r2, r3
 801241a:	dc06      	bgt.n	801242a <_puts_r+0xb6>
 801241c:	290a      	cmp	r1, #10
 801241e:	d004      	beq.n	801242a <_puts_r+0xb6>
 8012420:	6823      	ldr	r3, [r4, #0]
 8012422:	1c5a      	adds	r2, r3, #1
 8012424:	6022      	str	r2, [r4, #0]
 8012426:	7019      	strb	r1, [r3, #0]
 8012428:	e7c5      	b.n	80123b6 <_puts_r+0x42>
 801242a:	4622      	mov	r2, r4
 801242c:	4628      	mov	r0, r5
 801242e:	f000 f817 	bl	8012460 <__swbuf_r>
 8012432:	3001      	adds	r0, #1
 8012434:	d1bf      	bne.n	80123b6 <_puts_r+0x42>
 8012436:	e7df      	b.n	80123f8 <_puts_r+0x84>
 8012438:	6823      	ldr	r3, [r4, #0]
 801243a:	250a      	movs	r5, #10
 801243c:	1c5a      	adds	r2, r3, #1
 801243e:	6022      	str	r2, [r4, #0]
 8012440:	701d      	strb	r5, [r3, #0]
 8012442:	e7db      	b.n	80123fc <_puts_r+0x88>
 8012444:	08016118 	.word	0x08016118
 8012448:	08016138 	.word	0x08016138
 801244c:	080160f8 	.word	0x080160f8

08012450 <puts>:
 8012450:	4b02      	ldr	r3, [pc, #8]	; (801245c <puts+0xc>)
 8012452:	4601      	mov	r1, r0
 8012454:	6818      	ldr	r0, [r3, #0]
 8012456:	f7ff bf8d 	b.w	8012374 <_puts_r>
 801245a:	bf00      	nop
 801245c:	24000240 	.word	0x24000240

08012460 <__swbuf_r>:
 8012460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012462:	460e      	mov	r6, r1
 8012464:	4614      	mov	r4, r2
 8012466:	4605      	mov	r5, r0
 8012468:	b118      	cbz	r0, 8012472 <__swbuf_r+0x12>
 801246a:	6983      	ldr	r3, [r0, #24]
 801246c:	b90b      	cbnz	r3, 8012472 <__swbuf_r+0x12>
 801246e:	f000 ffcb 	bl	8013408 <__sinit>
 8012472:	4b21      	ldr	r3, [pc, #132]	; (80124f8 <__swbuf_r+0x98>)
 8012474:	429c      	cmp	r4, r3
 8012476:	d12b      	bne.n	80124d0 <__swbuf_r+0x70>
 8012478:	686c      	ldr	r4, [r5, #4]
 801247a:	69a3      	ldr	r3, [r4, #24]
 801247c:	60a3      	str	r3, [r4, #8]
 801247e:	89a3      	ldrh	r3, [r4, #12]
 8012480:	071a      	lsls	r2, r3, #28
 8012482:	d52f      	bpl.n	80124e4 <__swbuf_r+0x84>
 8012484:	6923      	ldr	r3, [r4, #16]
 8012486:	b36b      	cbz	r3, 80124e4 <__swbuf_r+0x84>
 8012488:	6923      	ldr	r3, [r4, #16]
 801248a:	6820      	ldr	r0, [r4, #0]
 801248c:	1ac0      	subs	r0, r0, r3
 801248e:	6963      	ldr	r3, [r4, #20]
 8012490:	b2f6      	uxtb	r6, r6
 8012492:	4283      	cmp	r3, r0
 8012494:	4637      	mov	r7, r6
 8012496:	dc04      	bgt.n	80124a2 <__swbuf_r+0x42>
 8012498:	4621      	mov	r1, r4
 801249a:	4628      	mov	r0, r5
 801249c:	f000 ff20 	bl	80132e0 <_fflush_r>
 80124a0:	bb30      	cbnz	r0, 80124f0 <__swbuf_r+0x90>
 80124a2:	68a3      	ldr	r3, [r4, #8]
 80124a4:	3b01      	subs	r3, #1
 80124a6:	60a3      	str	r3, [r4, #8]
 80124a8:	6823      	ldr	r3, [r4, #0]
 80124aa:	1c5a      	adds	r2, r3, #1
 80124ac:	6022      	str	r2, [r4, #0]
 80124ae:	701e      	strb	r6, [r3, #0]
 80124b0:	6963      	ldr	r3, [r4, #20]
 80124b2:	3001      	adds	r0, #1
 80124b4:	4283      	cmp	r3, r0
 80124b6:	d004      	beq.n	80124c2 <__swbuf_r+0x62>
 80124b8:	89a3      	ldrh	r3, [r4, #12]
 80124ba:	07db      	lsls	r3, r3, #31
 80124bc:	d506      	bpl.n	80124cc <__swbuf_r+0x6c>
 80124be:	2e0a      	cmp	r6, #10
 80124c0:	d104      	bne.n	80124cc <__swbuf_r+0x6c>
 80124c2:	4621      	mov	r1, r4
 80124c4:	4628      	mov	r0, r5
 80124c6:	f000 ff0b 	bl	80132e0 <_fflush_r>
 80124ca:	b988      	cbnz	r0, 80124f0 <__swbuf_r+0x90>
 80124cc:	4638      	mov	r0, r7
 80124ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80124d0:	4b0a      	ldr	r3, [pc, #40]	; (80124fc <__swbuf_r+0x9c>)
 80124d2:	429c      	cmp	r4, r3
 80124d4:	d101      	bne.n	80124da <__swbuf_r+0x7a>
 80124d6:	68ac      	ldr	r4, [r5, #8]
 80124d8:	e7cf      	b.n	801247a <__swbuf_r+0x1a>
 80124da:	4b09      	ldr	r3, [pc, #36]	; (8012500 <__swbuf_r+0xa0>)
 80124dc:	429c      	cmp	r4, r3
 80124de:	bf08      	it	eq
 80124e0:	68ec      	ldreq	r4, [r5, #12]
 80124e2:	e7ca      	b.n	801247a <__swbuf_r+0x1a>
 80124e4:	4621      	mov	r1, r4
 80124e6:	4628      	mov	r0, r5
 80124e8:	f000 f80c 	bl	8012504 <__swsetup_r>
 80124ec:	2800      	cmp	r0, #0
 80124ee:	d0cb      	beq.n	8012488 <__swbuf_r+0x28>
 80124f0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80124f4:	e7ea      	b.n	80124cc <__swbuf_r+0x6c>
 80124f6:	bf00      	nop
 80124f8:	08016118 	.word	0x08016118
 80124fc:	08016138 	.word	0x08016138
 8012500:	080160f8 	.word	0x080160f8

08012504 <__swsetup_r>:
 8012504:	4b32      	ldr	r3, [pc, #200]	; (80125d0 <__swsetup_r+0xcc>)
 8012506:	b570      	push	{r4, r5, r6, lr}
 8012508:	681d      	ldr	r5, [r3, #0]
 801250a:	4606      	mov	r6, r0
 801250c:	460c      	mov	r4, r1
 801250e:	b125      	cbz	r5, 801251a <__swsetup_r+0x16>
 8012510:	69ab      	ldr	r3, [r5, #24]
 8012512:	b913      	cbnz	r3, 801251a <__swsetup_r+0x16>
 8012514:	4628      	mov	r0, r5
 8012516:	f000 ff77 	bl	8013408 <__sinit>
 801251a:	4b2e      	ldr	r3, [pc, #184]	; (80125d4 <__swsetup_r+0xd0>)
 801251c:	429c      	cmp	r4, r3
 801251e:	d10f      	bne.n	8012540 <__swsetup_r+0x3c>
 8012520:	686c      	ldr	r4, [r5, #4]
 8012522:	89a3      	ldrh	r3, [r4, #12]
 8012524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012528:	0719      	lsls	r1, r3, #28
 801252a:	d42c      	bmi.n	8012586 <__swsetup_r+0x82>
 801252c:	06dd      	lsls	r5, r3, #27
 801252e:	d411      	bmi.n	8012554 <__swsetup_r+0x50>
 8012530:	2309      	movs	r3, #9
 8012532:	6033      	str	r3, [r6, #0]
 8012534:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012538:	81a3      	strh	r3, [r4, #12]
 801253a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801253e:	e03e      	b.n	80125be <__swsetup_r+0xba>
 8012540:	4b25      	ldr	r3, [pc, #148]	; (80125d8 <__swsetup_r+0xd4>)
 8012542:	429c      	cmp	r4, r3
 8012544:	d101      	bne.n	801254a <__swsetup_r+0x46>
 8012546:	68ac      	ldr	r4, [r5, #8]
 8012548:	e7eb      	b.n	8012522 <__swsetup_r+0x1e>
 801254a:	4b24      	ldr	r3, [pc, #144]	; (80125dc <__swsetup_r+0xd8>)
 801254c:	429c      	cmp	r4, r3
 801254e:	bf08      	it	eq
 8012550:	68ec      	ldreq	r4, [r5, #12]
 8012552:	e7e6      	b.n	8012522 <__swsetup_r+0x1e>
 8012554:	0758      	lsls	r0, r3, #29
 8012556:	d512      	bpl.n	801257e <__swsetup_r+0x7a>
 8012558:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801255a:	b141      	cbz	r1, 801256e <__swsetup_r+0x6a>
 801255c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012560:	4299      	cmp	r1, r3
 8012562:	d002      	beq.n	801256a <__swsetup_r+0x66>
 8012564:	4630      	mov	r0, r6
 8012566:	f001 fc09 	bl	8013d7c <_free_r>
 801256a:	2300      	movs	r3, #0
 801256c:	6363      	str	r3, [r4, #52]	; 0x34
 801256e:	89a3      	ldrh	r3, [r4, #12]
 8012570:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012574:	81a3      	strh	r3, [r4, #12]
 8012576:	2300      	movs	r3, #0
 8012578:	6063      	str	r3, [r4, #4]
 801257a:	6923      	ldr	r3, [r4, #16]
 801257c:	6023      	str	r3, [r4, #0]
 801257e:	89a3      	ldrh	r3, [r4, #12]
 8012580:	f043 0308 	orr.w	r3, r3, #8
 8012584:	81a3      	strh	r3, [r4, #12]
 8012586:	6923      	ldr	r3, [r4, #16]
 8012588:	b94b      	cbnz	r3, 801259e <__swsetup_r+0x9a>
 801258a:	89a3      	ldrh	r3, [r4, #12]
 801258c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012594:	d003      	beq.n	801259e <__swsetup_r+0x9a>
 8012596:	4621      	mov	r1, r4
 8012598:	4630      	mov	r0, r6
 801259a:	f000 ffff 	bl	801359c <__smakebuf_r>
 801259e:	89a0      	ldrh	r0, [r4, #12]
 80125a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80125a4:	f010 0301 	ands.w	r3, r0, #1
 80125a8:	d00a      	beq.n	80125c0 <__swsetup_r+0xbc>
 80125aa:	2300      	movs	r3, #0
 80125ac:	60a3      	str	r3, [r4, #8]
 80125ae:	6963      	ldr	r3, [r4, #20]
 80125b0:	425b      	negs	r3, r3
 80125b2:	61a3      	str	r3, [r4, #24]
 80125b4:	6923      	ldr	r3, [r4, #16]
 80125b6:	b943      	cbnz	r3, 80125ca <__swsetup_r+0xc6>
 80125b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80125bc:	d1ba      	bne.n	8012534 <__swsetup_r+0x30>
 80125be:	bd70      	pop	{r4, r5, r6, pc}
 80125c0:	0781      	lsls	r1, r0, #30
 80125c2:	bf58      	it	pl
 80125c4:	6963      	ldrpl	r3, [r4, #20]
 80125c6:	60a3      	str	r3, [r4, #8]
 80125c8:	e7f4      	b.n	80125b4 <__swsetup_r+0xb0>
 80125ca:	2000      	movs	r0, #0
 80125cc:	e7f7      	b.n	80125be <__swsetup_r+0xba>
 80125ce:	bf00      	nop
 80125d0:	24000240 	.word	0x24000240
 80125d4:	08016118 	.word	0x08016118
 80125d8:	08016138 	.word	0x08016138
 80125dc:	080160f8 	.word	0x080160f8

080125e0 <quorem>:
 80125e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125e4:	6903      	ldr	r3, [r0, #16]
 80125e6:	690c      	ldr	r4, [r1, #16]
 80125e8:	42a3      	cmp	r3, r4
 80125ea:	4607      	mov	r7, r0
 80125ec:	f2c0 8081 	blt.w	80126f2 <quorem+0x112>
 80125f0:	3c01      	subs	r4, #1
 80125f2:	f101 0814 	add.w	r8, r1, #20
 80125f6:	f100 0514 	add.w	r5, r0, #20
 80125fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80125fe:	9301      	str	r3, [sp, #4]
 8012600:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012604:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012608:	3301      	adds	r3, #1
 801260a:	429a      	cmp	r2, r3
 801260c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012610:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012614:	fbb2 f6f3 	udiv	r6, r2, r3
 8012618:	d331      	bcc.n	801267e <quorem+0x9e>
 801261a:	f04f 0e00 	mov.w	lr, #0
 801261e:	4640      	mov	r0, r8
 8012620:	46ac      	mov	ip, r5
 8012622:	46f2      	mov	sl, lr
 8012624:	f850 2b04 	ldr.w	r2, [r0], #4
 8012628:	b293      	uxth	r3, r2
 801262a:	fb06 e303 	mla	r3, r6, r3, lr
 801262e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012632:	b29b      	uxth	r3, r3
 8012634:	ebaa 0303 	sub.w	r3, sl, r3
 8012638:	f8dc a000 	ldr.w	sl, [ip]
 801263c:	0c12      	lsrs	r2, r2, #16
 801263e:	fa13 f38a 	uxtah	r3, r3, sl
 8012642:	fb06 e202 	mla	r2, r6, r2, lr
 8012646:	9300      	str	r3, [sp, #0]
 8012648:	9b00      	ldr	r3, [sp, #0]
 801264a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801264e:	b292      	uxth	r2, r2
 8012650:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012654:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012658:	f8bd 3000 	ldrh.w	r3, [sp]
 801265c:	4581      	cmp	r9, r0
 801265e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012662:	f84c 3b04 	str.w	r3, [ip], #4
 8012666:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801266a:	d2db      	bcs.n	8012624 <quorem+0x44>
 801266c:	f855 300b 	ldr.w	r3, [r5, fp]
 8012670:	b92b      	cbnz	r3, 801267e <quorem+0x9e>
 8012672:	9b01      	ldr	r3, [sp, #4]
 8012674:	3b04      	subs	r3, #4
 8012676:	429d      	cmp	r5, r3
 8012678:	461a      	mov	r2, r3
 801267a:	d32e      	bcc.n	80126da <quorem+0xfa>
 801267c:	613c      	str	r4, [r7, #16]
 801267e:	4638      	mov	r0, r7
 8012680:	f001 fa64 	bl	8013b4c <__mcmp>
 8012684:	2800      	cmp	r0, #0
 8012686:	db24      	blt.n	80126d2 <quorem+0xf2>
 8012688:	3601      	adds	r6, #1
 801268a:	4628      	mov	r0, r5
 801268c:	f04f 0c00 	mov.w	ip, #0
 8012690:	f858 2b04 	ldr.w	r2, [r8], #4
 8012694:	f8d0 e000 	ldr.w	lr, [r0]
 8012698:	b293      	uxth	r3, r2
 801269a:	ebac 0303 	sub.w	r3, ip, r3
 801269e:	0c12      	lsrs	r2, r2, #16
 80126a0:	fa13 f38e 	uxtah	r3, r3, lr
 80126a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80126a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80126ac:	b29b      	uxth	r3, r3
 80126ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80126b2:	45c1      	cmp	r9, r8
 80126b4:	f840 3b04 	str.w	r3, [r0], #4
 80126b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80126bc:	d2e8      	bcs.n	8012690 <quorem+0xb0>
 80126be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80126c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80126c6:	b922      	cbnz	r2, 80126d2 <quorem+0xf2>
 80126c8:	3b04      	subs	r3, #4
 80126ca:	429d      	cmp	r5, r3
 80126cc:	461a      	mov	r2, r3
 80126ce:	d30a      	bcc.n	80126e6 <quorem+0x106>
 80126d0:	613c      	str	r4, [r7, #16]
 80126d2:	4630      	mov	r0, r6
 80126d4:	b003      	add	sp, #12
 80126d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126da:	6812      	ldr	r2, [r2, #0]
 80126dc:	3b04      	subs	r3, #4
 80126de:	2a00      	cmp	r2, #0
 80126e0:	d1cc      	bne.n	801267c <quorem+0x9c>
 80126e2:	3c01      	subs	r4, #1
 80126e4:	e7c7      	b.n	8012676 <quorem+0x96>
 80126e6:	6812      	ldr	r2, [r2, #0]
 80126e8:	3b04      	subs	r3, #4
 80126ea:	2a00      	cmp	r2, #0
 80126ec:	d1f0      	bne.n	80126d0 <quorem+0xf0>
 80126ee:	3c01      	subs	r4, #1
 80126f0:	e7eb      	b.n	80126ca <quorem+0xea>
 80126f2:	2000      	movs	r0, #0
 80126f4:	e7ee      	b.n	80126d4 <quorem+0xf4>
	...

080126f8 <_dtoa_r>:
 80126f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126fc:	ed2d 8b02 	vpush	{d8}
 8012700:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012702:	b091      	sub	sp, #68	; 0x44
 8012704:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012708:	ec59 8b10 	vmov	r8, r9, d0
 801270c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801270e:	9106      	str	r1, [sp, #24]
 8012710:	4606      	mov	r6, r0
 8012712:	9208      	str	r2, [sp, #32]
 8012714:	930c      	str	r3, [sp, #48]	; 0x30
 8012716:	b975      	cbnz	r5, 8012736 <_dtoa_r+0x3e>
 8012718:	2010      	movs	r0, #16
 801271a:	f000 ff7f 	bl	801361c <malloc>
 801271e:	4602      	mov	r2, r0
 8012720:	6270      	str	r0, [r6, #36]	; 0x24
 8012722:	b920      	cbnz	r0, 801272e <_dtoa_r+0x36>
 8012724:	4baa      	ldr	r3, [pc, #680]	; (80129d0 <_dtoa_r+0x2d8>)
 8012726:	21ea      	movs	r1, #234	; 0xea
 8012728:	48aa      	ldr	r0, [pc, #680]	; (80129d4 <_dtoa_r+0x2dc>)
 801272a:	f001 fc6d 	bl	8014008 <__assert_func>
 801272e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012732:	6005      	str	r5, [r0, #0]
 8012734:	60c5      	str	r5, [r0, #12]
 8012736:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8012738:	6819      	ldr	r1, [r3, #0]
 801273a:	b151      	cbz	r1, 8012752 <_dtoa_r+0x5a>
 801273c:	685a      	ldr	r2, [r3, #4]
 801273e:	604a      	str	r2, [r1, #4]
 8012740:	2301      	movs	r3, #1
 8012742:	4093      	lsls	r3, r2
 8012744:	608b      	str	r3, [r1, #8]
 8012746:	4630      	mov	r0, r6
 8012748:	f000 ffbe 	bl	80136c8 <_Bfree>
 801274c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801274e:	2200      	movs	r2, #0
 8012750:	601a      	str	r2, [r3, #0]
 8012752:	f1b9 0300 	subs.w	r3, r9, #0
 8012756:	bfbb      	ittet	lt
 8012758:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801275c:	9303      	strlt	r3, [sp, #12]
 801275e:	2300      	movge	r3, #0
 8012760:	2201      	movlt	r2, #1
 8012762:	bfac      	ite	ge
 8012764:	6023      	strge	r3, [r4, #0]
 8012766:	6022      	strlt	r2, [r4, #0]
 8012768:	4b9b      	ldr	r3, [pc, #620]	; (80129d8 <_dtoa_r+0x2e0>)
 801276a:	9c03      	ldr	r4, [sp, #12]
 801276c:	43a3      	bics	r3, r4
 801276e:	d11c      	bne.n	80127aa <_dtoa_r+0xb2>
 8012770:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012772:	f242 730f 	movw	r3, #9999	; 0x270f
 8012776:	6013      	str	r3, [r2, #0]
 8012778:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801277c:	ea53 0308 	orrs.w	r3, r3, r8
 8012780:	f000 84fd 	beq.w	801317e <_dtoa_r+0xa86>
 8012784:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012786:	b963      	cbnz	r3, 80127a2 <_dtoa_r+0xaa>
 8012788:	4b94      	ldr	r3, [pc, #592]	; (80129dc <_dtoa_r+0x2e4>)
 801278a:	e01f      	b.n	80127cc <_dtoa_r+0xd4>
 801278c:	4b94      	ldr	r3, [pc, #592]	; (80129e0 <_dtoa_r+0x2e8>)
 801278e:	9301      	str	r3, [sp, #4]
 8012790:	3308      	adds	r3, #8
 8012792:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012794:	6013      	str	r3, [r2, #0]
 8012796:	9801      	ldr	r0, [sp, #4]
 8012798:	b011      	add	sp, #68	; 0x44
 801279a:	ecbd 8b02 	vpop	{d8}
 801279e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127a2:	4b8e      	ldr	r3, [pc, #568]	; (80129dc <_dtoa_r+0x2e4>)
 80127a4:	9301      	str	r3, [sp, #4]
 80127a6:	3303      	adds	r3, #3
 80127a8:	e7f3      	b.n	8012792 <_dtoa_r+0x9a>
 80127aa:	ed9d 8b02 	vldr	d8, [sp, #8]
 80127ae:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80127b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127b6:	d10b      	bne.n	80127d0 <_dtoa_r+0xd8>
 80127b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80127ba:	2301      	movs	r3, #1
 80127bc:	6013      	str	r3, [r2, #0]
 80127be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	f000 84d9 	beq.w	8013178 <_dtoa_r+0xa80>
 80127c6:	4887      	ldr	r0, [pc, #540]	; (80129e4 <_dtoa_r+0x2ec>)
 80127c8:	6018      	str	r0, [r3, #0]
 80127ca:	1e43      	subs	r3, r0, #1
 80127cc:	9301      	str	r3, [sp, #4]
 80127ce:	e7e2      	b.n	8012796 <_dtoa_r+0x9e>
 80127d0:	a90f      	add	r1, sp, #60	; 0x3c
 80127d2:	aa0e      	add	r2, sp, #56	; 0x38
 80127d4:	4630      	mov	r0, r6
 80127d6:	eeb0 0b48 	vmov.f64	d0, d8
 80127da:	f001 fa5d 	bl	8013c98 <__d2b>
 80127de:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80127e2:	4605      	mov	r5, r0
 80127e4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80127e6:	2900      	cmp	r1, #0
 80127e8:	d046      	beq.n	8012878 <_dtoa_r+0x180>
 80127ea:	ee18 4a90 	vmov	r4, s17
 80127ee:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80127f2:	ec53 2b18 	vmov	r2, r3, d8
 80127f6:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80127fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80127fe:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8012802:	2400      	movs	r4, #0
 8012804:	ec43 2b16 	vmov	d6, r2, r3
 8012808:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801280c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80129b8 <_dtoa_r+0x2c0>
 8012810:	ee36 7b47 	vsub.f64	d7, d6, d7
 8012814:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80129c0 <_dtoa_r+0x2c8>
 8012818:	eea7 6b05 	vfma.f64	d6, d7, d5
 801281c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80129c8 <_dtoa_r+0x2d0>
 8012820:	ee07 1a90 	vmov	s15, r1
 8012824:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8012828:	eeb0 7b46 	vmov.f64	d7, d6
 801282c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8012830:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8012834:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801283c:	ee16 ba90 	vmov	fp, s13
 8012840:	940a      	str	r4, [sp, #40]	; 0x28
 8012842:	d508      	bpl.n	8012856 <_dtoa_r+0x15e>
 8012844:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012848:	eeb4 6b47 	vcmp.f64	d6, d7
 801284c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012850:	bf18      	it	ne
 8012852:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8012856:	f1bb 0f16 	cmp.w	fp, #22
 801285a:	d82f      	bhi.n	80128bc <_dtoa_r+0x1c4>
 801285c:	4b62      	ldr	r3, [pc, #392]	; (80129e8 <_dtoa_r+0x2f0>)
 801285e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012862:	ed93 7b00 	vldr	d7, [r3]
 8012866:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801286a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801286e:	d501      	bpl.n	8012874 <_dtoa_r+0x17c>
 8012870:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8012874:	2300      	movs	r3, #0
 8012876:	e022      	b.n	80128be <_dtoa_r+0x1c6>
 8012878:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801287a:	4401      	add	r1, r0
 801287c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8012880:	2b20      	cmp	r3, #32
 8012882:	bfc1      	itttt	gt
 8012884:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012888:	fa04 f303 	lslgt.w	r3, r4, r3
 801288c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8012890:	fa28 f804 	lsrgt.w	r8, r8, r4
 8012894:	bfd6      	itet	le
 8012896:	f1c3 0320 	rsble	r3, r3, #32
 801289a:	ea43 0808 	orrgt.w	r8, r3, r8
 801289e:	fa08 f803 	lslle.w	r8, r8, r3
 80128a2:	ee07 8a90 	vmov	s15, r8
 80128a6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80128aa:	3901      	subs	r1, #1
 80128ac:	ee17 4a90 	vmov	r4, s15
 80128b0:	ec53 2b17 	vmov	r2, r3, d7
 80128b4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80128b8:	2401      	movs	r4, #1
 80128ba:	e7a3      	b.n	8012804 <_dtoa_r+0x10c>
 80128bc:	2301      	movs	r3, #1
 80128be:	930b      	str	r3, [sp, #44]	; 0x2c
 80128c0:	1a43      	subs	r3, r0, r1
 80128c2:	1e5a      	subs	r2, r3, #1
 80128c4:	bf45      	ittet	mi
 80128c6:	f1c3 0301 	rsbmi	r3, r3, #1
 80128ca:	9304      	strmi	r3, [sp, #16]
 80128cc:	2300      	movpl	r3, #0
 80128ce:	2300      	movmi	r3, #0
 80128d0:	9205      	str	r2, [sp, #20]
 80128d2:	bf54      	ite	pl
 80128d4:	9304      	strpl	r3, [sp, #16]
 80128d6:	9305      	strmi	r3, [sp, #20]
 80128d8:	f1bb 0f00 	cmp.w	fp, #0
 80128dc:	db18      	blt.n	8012910 <_dtoa_r+0x218>
 80128de:	9b05      	ldr	r3, [sp, #20]
 80128e0:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 80128e4:	445b      	add	r3, fp
 80128e6:	9305      	str	r3, [sp, #20]
 80128e8:	2300      	movs	r3, #0
 80128ea:	9a06      	ldr	r2, [sp, #24]
 80128ec:	2a09      	cmp	r2, #9
 80128ee:	d849      	bhi.n	8012984 <_dtoa_r+0x28c>
 80128f0:	2a05      	cmp	r2, #5
 80128f2:	bfc4      	itt	gt
 80128f4:	3a04      	subgt	r2, #4
 80128f6:	9206      	strgt	r2, [sp, #24]
 80128f8:	9a06      	ldr	r2, [sp, #24]
 80128fa:	f1a2 0202 	sub.w	r2, r2, #2
 80128fe:	bfcc      	ite	gt
 8012900:	2400      	movgt	r4, #0
 8012902:	2401      	movle	r4, #1
 8012904:	2a03      	cmp	r2, #3
 8012906:	d848      	bhi.n	801299a <_dtoa_r+0x2a2>
 8012908:	e8df f002 	tbb	[pc, r2]
 801290c:	3a2c2e0b 	.word	0x3a2c2e0b
 8012910:	9b04      	ldr	r3, [sp, #16]
 8012912:	2200      	movs	r2, #0
 8012914:	eba3 030b 	sub.w	r3, r3, fp
 8012918:	9304      	str	r3, [sp, #16]
 801291a:	9209      	str	r2, [sp, #36]	; 0x24
 801291c:	f1cb 0300 	rsb	r3, fp, #0
 8012920:	e7e3      	b.n	80128ea <_dtoa_r+0x1f2>
 8012922:	2200      	movs	r2, #0
 8012924:	9207      	str	r2, [sp, #28]
 8012926:	9a08      	ldr	r2, [sp, #32]
 8012928:	2a00      	cmp	r2, #0
 801292a:	dc39      	bgt.n	80129a0 <_dtoa_r+0x2a8>
 801292c:	f04f 0a01 	mov.w	sl, #1
 8012930:	46d1      	mov	r9, sl
 8012932:	4652      	mov	r2, sl
 8012934:	f8cd a020 	str.w	sl, [sp, #32]
 8012938:	6a77      	ldr	r7, [r6, #36]	; 0x24
 801293a:	2100      	movs	r1, #0
 801293c:	6079      	str	r1, [r7, #4]
 801293e:	2004      	movs	r0, #4
 8012940:	f100 0c14 	add.w	ip, r0, #20
 8012944:	4594      	cmp	ip, r2
 8012946:	6879      	ldr	r1, [r7, #4]
 8012948:	d92f      	bls.n	80129aa <_dtoa_r+0x2b2>
 801294a:	4630      	mov	r0, r6
 801294c:	930d      	str	r3, [sp, #52]	; 0x34
 801294e:	f000 fe7b 	bl	8013648 <_Balloc>
 8012952:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012954:	9001      	str	r0, [sp, #4]
 8012956:	4602      	mov	r2, r0
 8012958:	2800      	cmp	r0, #0
 801295a:	d149      	bne.n	80129f0 <_dtoa_r+0x2f8>
 801295c:	4b23      	ldr	r3, [pc, #140]	; (80129ec <_dtoa_r+0x2f4>)
 801295e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012962:	e6e1      	b.n	8012728 <_dtoa_r+0x30>
 8012964:	2201      	movs	r2, #1
 8012966:	e7dd      	b.n	8012924 <_dtoa_r+0x22c>
 8012968:	2200      	movs	r2, #0
 801296a:	9207      	str	r2, [sp, #28]
 801296c:	9a08      	ldr	r2, [sp, #32]
 801296e:	eb0b 0a02 	add.w	sl, fp, r2
 8012972:	f10a 0901 	add.w	r9, sl, #1
 8012976:	464a      	mov	r2, r9
 8012978:	2a01      	cmp	r2, #1
 801297a:	bfb8      	it	lt
 801297c:	2201      	movlt	r2, #1
 801297e:	e7db      	b.n	8012938 <_dtoa_r+0x240>
 8012980:	2201      	movs	r2, #1
 8012982:	e7f2      	b.n	801296a <_dtoa_r+0x272>
 8012984:	2401      	movs	r4, #1
 8012986:	2200      	movs	r2, #0
 8012988:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801298c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8012990:	2100      	movs	r1, #0
 8012992:	46d1      	mov	r9, sl
 8012994:	2212      	movs	r2, #18
 8012996:	9108      	str	r1, [sp, #32]
 8012998:	e7ce      	b.n	8012938 <_dtoa_r+0x240>
 801299a:	2201      	movs	r2, #1
 801299c:	9207      	str	r2, [sp, #28]
 801299e:	e7f5      	b.n	801298c <_dtoa_r+0x294>
 80129a0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80129a4:	46d1      	mov	r9, sl
 80129a6:	4652      	mov	r2, sl
 80129a8:	e7c6      	b.n	8012938 <_dtoa_r+0x240>
 80129aa:	3101      	adds	r1, #1
 80129ac:	6079      	str	r1, [r7, #4]
 80129ae:	0040      	lsls	r0, r0, #1
 80129b0:	e7c6      	b.n	8012940 <_dtoa_r+0x248>
 80129b2:	bf00      	nop
 80129b4:	f3af 8000 	nop.w
 80129b8:	636f4361 	.word	0x636f4361
 80129bc:	3fd287a7 	.word	0x3fd287a7
 80129c0:	8b60c8b3 	.word	0x8b60c8b3
 80129c4:	3fc68a28 	.word	0x3fc68a28
 80129c8:	509f79fb 	.word	0x509f79fb
 80129cc:	3fd34413 	.word	0x3fd34413
 80129d0:	08016075 	.word	0x08016075
 80129d4:	0801608c 	.word	0x0801608c
 80129d8:	7ff00000 	.word	0x7ff00000
 80129dc:	08016071 	.word	0x08016071
 80129e0:	08016068 	.word	0x08016068
 80129e4:	08016045 	.word	0x08016045
 80129e8:	080161e0 	.word	0x080161e0
 80129ec:	080160e7 	.word	0x080160e7
 80129f0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80129f2:	9901      	ldr	r1, [sp, #4]
 80129f4:	6011      	str	r1, [r2, #0]
 80129f6:	f1b9 0f0e 	cmp.w	r9, #14
 80129fa:	d86c      	bhi.n	8012ad6 <_dtoa_r+0x3de>
 80129fc:	2c00      	cmp	r4, #0
 80129fe:	d06a      	beq.n	8012ad6 <_dtoa_r+0x3de>
 8012a00:	f1bb 0f00 	cmp.w	fp, #0
 8012a04:	f340 80a0 	ble.w	8012b48 <_dtoa_r+0x450>
 8012a08:	49c1      	ldr	r1, [pc, #772]	; (8012d10 <_dtoa_r+0x618>)
 8012a0a:	f00b 020f 	and.w	r2, fp, #15
 8012a0e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8012a12:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012a16:	ed92 7b00 	vldr	d7, [r2]
 8012a1a:	ea4f 112b 	mov.w	r1, fp, asr #4
 8012a1e:	f000 8087 	beq.w	8012b30 <_dtoa_r+0x438>
 8012a22:	4abc      	ldr	r2, [pc, #752]	; (8012d14 <_dtoa_r+0x61c>)
 8012a24:	ed92 6b08 	vldr	d6, [r2, #32]
 8012a28:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8012a2c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8012a30:	f001 010f 	and.w	r1, r1, #15
 8012a34:	2203      	movs	r2, #3
 8012a36:	48b7      	ldr	r0, [pc, #732]	; (8012d14 <_dtoa_r+0x61c>)
 8012a38:	2900      	cmp	r1, #0
 8012a3a:	d17b      	bne.n	8012b34 <_dtoa_r+0x43c>
 8012a3c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012a40:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012a44:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012a48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012a4a:	2900      	cmp	r1, #0
 8012a4c:	f000 80a2 	beq.w	8012b94 <_dtoa_r+0x49c>
 8012a50:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012a54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012a58:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a60:	f140 8098 	bpl.w	8012b94 <_dtoa_r+0x49c>
 8012a64:	f1b9 0f00 	cmp.w	r9, #0
 8012a68:	f000 8094 	beq.w	8012b94 <_dtoa_r+0x49c>
 8012a6c:	f1ba 0f00 	cmp.w	sl, #0
 8012a70:	dd2f      	ble.n	8012ad2 <_dtoa_r+0x3da>
 8012a72:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8012a76:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012a7a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012a7e:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8012a82:	3201      	adds	r2, #1
 8012a84:	4650      	mov	r0, sl
 8012a86:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012a8a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8012a8e:	ee07 2a90 	vmov	s15, r2
 8012a92:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012a96:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012a9a:	ee15 4a90 	vmov	r4, s11
 8012a9e:	ec52 1b15 	vmov	r1, r2, d5
 8012aa2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8012aa6:	2800      	cmp	r0, #0
 8012aa8:	d177      	bne.n	8012b9a <_dtoa_r+0x4a2>
 8012aaa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012aae:	ee36 6b47 	vsub.f64	d6, d6, d7
 8012ab2:	ec42 1b17 	vmov	d7, r1, r2
 8012ab6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012abe:	f300 8263 	bgt.w	8012f88 <_dtoa_r+0x890>
 8012ac2:	eeb1 7b47 	vneg.f64	d7, d7
 8012ac6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ace:	f100 8258 	bmi.w	8012f82 <_dtoa_r+0x88a>
 8012ad2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012ad6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012ad8:	2a00      	cmp	r2, #0
 8012ada:	f2c0 811d 	blt.w	8012d18 <_dtoa_r+0x620>
 8012ade:	f1bb 0f0e 	cmp.w	fp, #14
 8012ae2:	f300 8119 	bgt.w	8012d18 <_dtoa_r+0x620>
 8012ae6:	4b8a      	ldr	r3, [pc, #552]	; (8012d10 <_dtoa_r+0x618>)
 8012ae8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012aec:	ed93 6b00 	vldr	d6, [r3]
 8012af0:	9b08      	ldr	r3, [sp, #32]
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	f280 80b7 	bge.w	8012c66 <_dtoa_r+0x56e>
 8012af8:	f1b9 0f00 	cmp.w	r9, #0
 8012afc:	f300 80b3 	bgt.w	8012c66 <_dtoa_r+0x56e>
 8012b00:	f040 823f 	bne.w	8012f82 <_dtoa_r+0x88a>
 8012b04:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012b08:	ee26 6b07 	vmul.f64	d6, d6, d7
 8012b0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012b10:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b18:	464c      	mov	r4, r9
 8012b1a:	464f      	mov	r7, r9
 8012b1c:	f280 8215 	bge.w	8012f4a <_dtoa_r+0x852>
 8012b20:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012b24:	2331      	movs	r3, #49	; 0x31
 8012b26:	f808 3b01 	strb.w	r3, [r8], #1
 8012b2a:	f10b 0b01 	add.w	fp, fp, #1
 8012b2e:	e211      	b.n	8012f54 <_dtoa_r+0x85c>
 8012b30:	2202      	movs	r2, #2
 8012b32:	e780      	b.n	8012a36 <_dtoa_r+0x33e>
 8012b34:	07cc      	lsls	r4, r1, #31
 8012b36:	d504      	bpl.n	8012b42 <_dtoa_r+0x44a>
 8012b38:	ed90 6b00 	vldr	d6, [r0]
 8012b3c:	3201      	adds	r2, #1
 8012b3e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012b42:	1049      	asrs	r1, r1, #1
 8012b44:	3008      	adds	r0, #8
 8012b46:	e777      	b.n	8012a38 <_dtoa_r+0x340>
 8012b48:	d022      	beq.n	8012b90 <_dtoa_r+0x498>
 8012b4a:	f1cb 0100 	rsb	r1, fp, #0
 8012b4e:	4a70      	ldr	r2, [pc, #448]	; (8012d10 <_dtoa_r+0x618>)
 8012b50:	f001 000f 	and.w	r0, r1, #15
 8012b54:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012b58:	ed92 7b00 	vldr	d7, [r2]
 8012b5c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8012b60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012b64:	486b      	ldr	r0, [pc, #428]	; (8012d14 <_dtoa_r+0x61c>)
 8012b66:	1109      	asrs	r1, r1, #4
 8012b68:	2400      	movs	r4, #0
 8012b6a:	2202      	movs	r2, #2
 8012b6c:	b929      	cbnz	r1, 8012b7a <_dtoa_r+0x482>
 8012b6e:	2c00      	cmp	r4, #0
 8012b70:	f43f af6a 	beq.w	8012a48 <_dtoa_r+0x350>
 8012b74:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012b78:	e766      	b.n	8012a48 <_dtoa_r+0x350>
 8012b7a:	07cf      	lsls	r7, r1, #31
 8012b7c:	d505      	bpl.n	8012b8a <_dtoa_r+0x492>
 8012b7e:	ed90 6b00 	vldr	d6, [r0]
 8012b82:	3201      	adds	r2, #1
 8012b84:	2401      	movs	r4, #1
 8012b86:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012b8a:	1049      	asrs	r1, r1, #1
 8012b8c:	3008      	adds	r0, #8
 8012b8e:	e7ed      	b.n	8012b6c <_dtoa_r+0x474>
 8012b90:	2202      	movs	r2, #2
 8012b92:	e759      	b.n	8012a48 <_dtoa_r+0x350>
 8012b94:	465f      	mov	r7, fp
 8012b96:	4648      	mov	r0, r9
 8012b98:	e775      	b.n	8012a86 <_dtoa_r+0x38e>
 8012b9a:	ec42 1b17 	vmov	d7, r1, r2
 8012b9e:	4a5c      	ldr	r2, [pc, #368]	; (8012d10 <_dtoa_r+0x618>)
 8012ba0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012ba4:	ed12 4b02 	vldr	d4, [r2, #-8]
 8012ba8:	9a01      	ldr	r2, [sp, #4]
 8012baa:	1814      	adds	r4, r2, r0
 8012bac:	9a07      	ldr	r2, [sp, #28]
 8012bae:	b352      	cbz	r2, 8012c06 <_dtoa_r+0x50e>
 8012bb0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8012bb4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8012bb8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012bbc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8012bc0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8012bc4:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012bc8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012bcc:	ee14 2a90 	vmov	r2, s9
 8012bd0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012bd4:	3230      	adds	r2, #48	; 0x30
 8012bd6:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012bda:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012be2:	f808 2b01 	strb.w	r2, [r8], #1
 8012be6:	d439      	bmi.n	8012c5c <_dtoa_r+0x564>
 8012be8:	ee32 5b46 	vsub.f64	d5, d2, d6
 8012bec:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8012bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bf4:	d472      	bmi.n	8012cdc <_dtoa_r+0x5e4>
 8012bf6:	45a0      	cmp	r8, r4
 8012bf8:	f43f af6b 	beq.w	8012ad2 <_dtoa_r+0x3da>
 8012bfc:	ee27 7b03 	vmul.f64	d7, d7, d3
 8012c00:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012c04:	e7e0      	b.n	8012bc8 <_dtoa_r+0x4d0>
 8012c06:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012c0a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012c0e:	4621      	mov	r1, r4
 8012c10:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8012c14:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012c18:	ee14 2a90 	vmov	r2, s9
 8012c1c:	3230      	adds	r2, #48	; 0x30
 8012c1e:	f808 2b01 	strb.w	r2, [r8], #1
 8012c22:	45a0      	cmp	r8, r4
 8012c24:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012c28:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012c2c:	d118      	bne.n	8012c60 <_dtoa_r+0x568>
 8012c2e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8012c32:	ee37 4b05 	vadd.f64	d4, d7, d5
 8012c36:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8012c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c3e:	dc4d      	bgt.n	8012cdc <_dtoa_r+0x5e4>
 8012c40:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012c44:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c4c:	f57f af41 	bpl.w	8012ad2 <_dtoa_r+0x3da>
 8012c50:	4688      	mov	r8, r1
 8012c52:	3901      	subs	r1, #1
 8012c54:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8012c58:	2b30      	cmp	r3, #48	; 0x30
 8012c5a:	d0f9      	beq.n	8012c50 <_dtoa_r+0x558>
 8012c5c:	46bb      	mov	fp, r7
 8012c5e:	e02a      	b.n	8012cb6 <_dtoa_r+0x5be>
 8012c60:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012c64:	e7d6      	b.n	8012c14 <_dtoa_r+0x51c>
 8012c66:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012c6a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8012c6e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012c72:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8012c76:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8012c7a:	ee15 3a10 	vmov	r3, s10
 8012c7e:	3330      	adds	r3, #48	; 0x30
 8012c80:	f808 3b01 	strb.w	r3, [r8], #1
 8012c84:	9b01      	ldr	r3, [sp, #4]
 8012c86:	eba8 0303 	sub.w	r3, r8, r3
 8012c8a:	4599      	cmp	r9, r3
 8012c8c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8012c90:	eea3 7b46 	vfms.f64	d7, d3, d6
 8012c94:	d133      	bne.n	8012cfe <_dtoa_r+0x606>
 8012c96:	ee37 7b07 	vadd.f64	d7, d7, d7
 8012c9a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ca2:	dc1a      	bgt.n	8012cda <_dtoa_r+0x5e2>
 8012ca4:	eeb4 7b46 	vcmp.f64	d7, d6
 8012ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cac:	d103      	bne.n	8012cb6 <_dtoa_r+0x5be>
 8012cae:	ee15 3a10 	vmov	r3, s10
 8012cb2:	07d9      	lsls	r1, r3, #31
 8012cb4:	d411      	bmi.n	8012cda <_dtoa_r+0x5e2>
 8012cb6:	4629      	mov	r1, r5
 8012cb8:	4630      	mov	r0, r6
 8012cba:	f000 fd05 	bl	80136c8 <_Bfree>
 8012cbe:	2300      	movs	r3, #0
 8012cc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012cc2:	f888 3000 	strb.w	r3, [r8]
 8012cc6:	f10b 0301 	add.w	r3, fp, #1
 8012cca:	6013      	str	r3, [r2, #0]
 8012ccc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	f43f ad61 	beq.w	8012796 <_dtoa_r+0x9e>
 8012cd4:	f8c3 8000 	str.w	r8, [r3]
 8012cd8:	e55d      	b.n	8012796 <_dtoa_r+0x9e>
 8012cda:	465f      	mov	r7, fp
 8012cdc:	4643      	mov	r3, r8
 8012cde:	4698      	mov	r8, r3
 8012ce0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012ce4:	2a39      	cmp	r2, #57	; 0x39
 8012ce6:	d106      	bne.n	8012cf6 <_dtoa_r+0x5fe>
 8012ce8:	9a01      	ldr	r2, [sp, #4]
 8012cea:	429a      	cmp	r2, r3
 8012cec:	d1f7      	bne.n	8012cde <_dtoa_r+0x5e6>
 8012cee:	9901      	ldr	r1, [sp, #4]
 8012cf0:	2230      	movs	r2, #48	; 0x30
 8012cf2:	3701      	adds	r7, #1
 8012cf4:	700a      	strb	r2, [r1, #0]
 8012cf6:	781a      	ldrb	r2, [r3, #0]
 8012cf8:	3201      	adds	r2, #1
 8012cfa:	701a      	strb	r2, [r3, #0]
 8012cfc:	e7ae      	b.n	8012c5c <_dtoa_r+0x564>
 8012cfe:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012d02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d0a:	d1b2      	bne.n	8012c72 <_dtoa_r+0x57a>
 8012d0c:	e7d3      	b.n	8012cb6 <_dtoa_r+0x5be>
 8012d0e:	bf00      	nop
 8012d10:	080161e0 	.word	0x080161e0
 8012d14:	080161b8 	.word	0x080161b8
 8012d18:	9907      	ldr	r1, [sp, #28]
 8012d1a:	2900      	cmp	r1, #0
 8012d1c:	f000 80d0 	beq.w	8012ec0 <_dtoa_r+0x7c8>
 8012d20:	9906      	ldr	r1, [sp, #24]
 8012d22:	2901      	cmp	r1, #1
 8012d24:	f300 80b4 	bgt.w	8012e90 <_dtoa_r+0x798>
 8012d28:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012d2a:	2900      	cmp	r1, #0
 8012d2c:	f000 80ac 	beq.w	8012e88 <_dtoa_r+0x790>
 8012d30:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012d34:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8012d38:	461c      	mov	r4, r3
 8012d3a:	930a      	str	r3, [sp, #40]	; 0x28
 8012d3c:	9b04      	ldr	r3, [sp, #16]
 8012d3e:	4413      	add	r3, r2
 8012d40:	9304      	str	r3, [sp, #16]
 8012d42:	9b05      	ldr	r3, [sp, #20]
 8012d44:	2101      	movs	r1, #1
 8012d46:	4413      	add	r3, r2
 8012d48:	4630      	mov	r0, r6
 8012d4a:	9305      	str	r3, [sp, #20]
 8012d4c:	f000 fd74 	bl	8013838 <__i2b>
 8012d50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d52:	4607      	mov	r7, r0
 8012d54:	f1b8 0f00 	cmp.w	r8, #0
 8012d58:	dd0d      	ble.n	8012d76 <_dtoa_r+0x67e>
 8012d5a:	9a05      	ldr	r2, [sp, #20]
 8012d5c:	2a00      	cmp	r2, #0
 8012d5e:	dd0a      	ble.n	8012d76 <_dtoa_r+0x67e>
 8012d60:	4542      	cmp	r2, r8
 8012d62:	9904      	ldr	r1, [sp, #16]
 8012d64:	bfa8      	it	ge
 8012d66:	4642      	movge	r2, r8
 8012d68:	1a89      	subs	r1, r1, r2
 8012d6a:	9104      	str	r1, [sp, #16]
 8012d6c:	9905      	ldr	r1, [sp, #20]
 8012d6e:	eba8 0802 	sub.w	r8, r8, r2
 8012d72:	1a8a      	subs	r2, r1, r2
 8012d74:	9205      	str	r2, [sp, #20]
 8012d76:	b303      	cbz	r3, 8012dba <_dtoa_r+0x6c2>
 8012d78:	9a07      	ldr	r2, [sp, #28]
 8012d7a:	2a00      	cmp	r2, #0
 8012d7c:	f000 80a5 	beq.w	8012eca <_dtoa_r+0x7d2>
 8012d80:	2c00      	cmp	r4, #0
 8012d82:	dd13      	ble.n	8012dac <_dtoa_r+0x6b4>
 8012d84:	4639      	mov	r1, r7
 8012d86:	4622      	mov	r2, r4
 8012d88:	4630      	mov	r0, r6
 8012d8a:	930d      	str	r3, [sp, #52]	; 0x34
 8012d8c:	f000 fe14 	bl	80139b8 <__pow5mult>
 8012d90:	462a      	mov	r2, r5
 8012d92:	4601      	mov	r1, r0
 8012d94:	4607      	mov	r7, r0
 8012d96:	4630      	mov	r0, r6
 8012d98:	f000 fd64 	bl	8013864 <__multiply>
 8012d9c:	4629      	mov	r1, r5
 8012d9e:	900a      	str	r0, [sp, #40]	; 0x28
 8012da0:	4630      	mov	r0, r6
 8012da2:	f000 fc91 	bl	80136c8 <_Bfree>
 8012da6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012da8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012daa:	4615      	mov	r5, r2
 8012dac:	1b1a      	subs	r2, r3, r4
 8012dae:	d004      	beq.n	8012dba <_dtoa_r+0x6c2>
 8012db0:	4629      	mov	r1, r5
 8012db2:	4630      	mov	r0, r6
 8012db4:	f000 fe00 	bl	80139b8 <__pow5mult>
 8012db8:	4605      	mov	r5, r0
 8012dba:	2101      	movs	r1, #1
 8012dbc:	4630      	mov	r0, r6
 8012dbe:	f000 fd3b 	bl	8013838 <__i2b>
 8012dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	4604      	mov	r4, r0
 8012dc8:	f340 8081 	ble.w	8012ece <_dtoa_r+0x7d6>
 8012dcc:	461a      	mov	r2, r3
 8012dce:	4601      	mov	r1, r0
 8012dd0:	4630      	mov	r0, r6
 8012dd2:	f000 fdf1 	bl	80139b8 <__pow5mult>
 8012dd6:	9b06      	ldr	r3, [sp, #24]
 8012dd8:	2b01      	cmp	r3, #1
 8012dda:	4604      	mov	r4, r0
 8012ddc:	dd7a      	ble.n	8012ed4 <_dtoa_r+0x7dc>
 8012dde:	2300      	movs	r3, #0
 8012de0:	930a      	str	r3, [sp, #40]	; 0x28
 8012de2:	6922      	ldr	r2, [r4, #16]
 8012de4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8012de8:	6910      	ldr	r0, [r2, #16]
 8012dea:	f000 fcd5 	bl	8013798 <__hi0bits>
 8012dee:	f1c0 0020 	rsb	r0, r0, #32
 8012df2:	9b05      	ldr	r3, [sp, #20]
 8012df4:	4418      	add	r0, r3
 8012df6:	f010 001f 	ands.w	r0, r0, #31
 8012dfa:	f000 808c 	beq.w	8012f16 <_dtoa_r+0x81e>
 8012dfe:	f1c0 0220 	rsb	r2, r0, #32
 8012e02:	2a04      	cmp	r2, #4
 8012e04:	f340 8085 	ble.w	8012f12 <_dtoa_r+0x81a>
 8012e08:	f1c0 001c 	rsb	r0, r0, #28
 8012e0c:	9b04      	ldr	r3, [sp, #16]
 8012e0e:	4403      	add	r3, r0
 8012e10:	9304      	str	r3, [sp, #16]
 8012e12:	9b05      	ldr	r3, [sp, #20]
 8012e14:	4403      	add	r3, r0
 8012e16:	4480      	add	r8, r0
 8012e18:	9305      	str	r3, [sp, #20]
 8012e1a:	9b04      	ldr	r3, [sp, #16]
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	dd05      	ble.n	8012e2c <_dtoa_r+0x734>
 8012e20:	4629      	mov	r1, r5
 8012e22:	461a      	mov	r2, r3
 8012e24:	4630      	mov	r0, r6
 8012e26:	f000 fe21 	bl	8013a6c <__lshift>
 8012e2a:	4605      	mov	r5, r0
 8012e2c:	9b05      	ldr	r3, [sp, #20]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	dd05      	ble.n	8012e3e <_dtoa_r+0x746>
 8012e32:	4621      	mov	r1, r4
 8012e34:	461a      	mov	r2, r3
 8012e36:	4630      	mov	r0, r6
 8012e38:	f000 fe18 	bl	8013a6c <__lshift>
 8012e3c:	4604      	mov	r4, r0
 8012e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d06a      	beq.n	8012f1a <_dtoa_r+0x822>
 8012e44:	4621      	mov	r1, r4
 8012e46:	4628      	mov	r0, r5
 8012e48:	f000 fe80 	bl	8013b4c <__mcmp>
 8012e4c:	2800      	cmp	r0, #0
 8012e4e:	da64      	bge.n	8012f1a <_dtoa_r+0x822>
 8012e50:	2300      	movs	r3, #0
 8012e52:	4629      	mov	r1, r5
 8012e54:	220a      	movs	r2, #10
 8012e56:	4630      	mov	r0, r6
 8012e58:	f000 fc58 	bl	801370c <__multadd>
 8012e5c:	9b07      	ldr	r3, [sp, #28]
 8012e5e:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8012e62:	4605      	mov	r5, r0
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	f000 8191 	beq.w	801318c <_dtoa_r+0xa94>
 8012e6a:	4639      	mov	r1, r7
 8012e6c:	2300      	movs	r3, #0
 8012e6e:	220a      	movs	r2, #10
 8012e70:	4630      	mov	r0, r6
 8012e72:	f000 fc4b 	bl	801370c <__multadd>
 8012e76:	f1ba 0f00 	cmp.w	sl, #0
 8012e7a:	4607      	mov	r7, r0
 8012e7c:	f300 808d 	bgt.w	8012f9a <_dtoa_r+0x8a2>
 8012e80:	9b06      	ldr	r3, [sp, #24]
 8012e82:	2b02      	cmp	r3, #2
 8012e84:	dc50      	bgt.n	8012f28 <_dtoa_r+0x830>
 8012e86:	e088      	b.n	8012f9a <_dtoa_r+0x8a2>
 8012e88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012e8a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012e8e:	e751      	b.n	8012d34 <_dtoa_r+0x63c>
 8012e90:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8012e94:	42a3      	cmp	r3, r4
 8012e96:	bfbf      	itttt	lt
 8012e98:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8012e9a:	1ae3      	sublt	r3, r4, r3
 8012e9c:	18d2      	addlt	r2, r2, r3
 8012e9e:	9209      	strlt	r2, [sp, #36]	; 0x24
 8012ea0:	bfb6      	itet	lt
 8012ea2:	4623      	movlt	r3, r4
 8012ea4:	1b1c      	subge	r4, r3, r4
 8012ea6:	2400      	movlt	r4, #0
 8012ea8:	f1b9 0f00 	cmp.w	r9, #0
 8012eac:	bfb5      	itete	lt
 8012eae:	9a04      	ldrlt	r2, [sp, #16]
 8012eb0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8012eb4:	eba2 0809 	sublt.w	r8, r2, r9
 8012eb8:	464a      	movge	r2, r9
 8012eba:	bfb8      	it	lt
 8012ebc:	2200      	movlt	r2, #0
 8012ebe:	e73c      	b.n	8012d3a <_dtoa_r+0x642>
 8012ec0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8012ec4:	9f07      	ldr	r7, [sp, #28]
 8012ec6:	461c      	mov	r4, r3
 8012ec8:	e744      	b.n	8012d54 <_dtoa_r+0x65c>
 8012eca:	461a      	mov	r2, r3
 8012ecc:	e770      	b.n	8012db0 <_dtoa_r+0x6b8>
 8012ece:	9b06      	ldr	r3, [sp, #24]
 8012ed0:	2b01      	cmp	r3, #1
 8012ed2:	dc18      	bgt.n	8012f06 <_dtoa_r+0x80e>
 8012ed4:	9b02      	ldr	r3, [sp, #8]
 8012ed6:	b9b3      	cbnz	r3, 8012f06 <_dtoa_r+0x80e>
 8012ed8:	9b03      	ldr	r3, [sp, #12]
 8012eda:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8012ede:	b9a2      	cbnz	r2, 8012f0a <_dtoa_r+0x812>
 8012ee0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8012ee4:	0d12      	lsrs	r2, r2, #20
 8012ee6:	0512      	lsls	r2, r2, #20
 8012ee8:	b18a      	cbz	r2, 8012f0e <_dtoa_r+0x816>
 8012eea:	9b04      	ldr	r3, [sp, #16]
 8012eec:	3301      	adds	r3, #1
 8012eee:	9304      	str	r3, [sp, #16]
 8012ef0:	9b05      	ldr	r3, [sp, #20]
 8012ef2:	3301      	adds	r3, #1
 8012ef4:	9305      	str	r3, [sp, #20]
 8012ef6:	2301      	movs	r3, #1
 8012ef8:	930a      	str	r3, [sp, #40]	; 0x28
 8012efa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	f47f af70 	bne.w	8012de2 <_dtoa_r+0x6ea>
 8012f02:	2001      	movs	r0, #1
 8012f04:	e775      	b.n	8012df2 <_dtoa_r+0x6fa>
 8012f06:	2300      	movs	r3, #0
 8012f08:	e7f6      	b.n	8012ef8 <_dtoa_r+0x800>
 8012f0a:	9b02      	ldr	r3, [sp, #8]
 8012f0c:	e7f4      	b.n	8012ef8 <_dtoa_r+0x800>
 8012f0e:	920a      	str	r2, [sp, #40]	; 0x28
 8012f10:	e7f3      	b.n	8012efa <_dtoa_r+0x802>
 8012f12:	d082      	beq.n	8012e1a <_dtoa_r+0x722>
 8012f14:	4610      	mov	r0, r2
 8012f16:	301c      	adds	r0, #28
 8012f18:	e778      	b.n	8012e0c <_dtoa_r+0x714>
 8012f1a:	f1b9 0f00 	cmp.w	r9, #0
 8012f1e:	dc37      	bgt.n	8012f90 <_dtoa_r+0x898>
 8012f20:	9b06      	ldr	r3, [sp, #24]
 8012f22:	2b02      	cmp	r3, #2
 8012f24:	dd34      	ble.n	8012f90 <_dtoa_r+0x898>
 8012f26:	46ca      	mov	sl, r9
 8012f28:	f1ba 0f00 	cmp.w	sl, #0
 8012f2c:	d10d      	bne.n	8012f4a <_dtoa_r+0x852>
 8012f2e:	4621      	mov	r1, r4
 8012f30:	4653      	mov	r3, sl
 8012f32:	2205      	movs	r2, #5
 8012f34:	4630      	mov	r0, r6
 8012f36:	f000 fbe9 	bl	801370c <__multadd>
 8012f3a:	4601      	mov	r1, r0
 8012f3c:	4604      	mov	r4, r0
 8012f3e:	4628      	mov	r0, r5
 8012f40:	f000 fe04 	bl	8013b4c <__mcmp>
 8012f44:	2800      	cmp	r0, #0
 8012f46:	f73f adeb 	bgt.w	8012b20 <_dtoa_r+0x428>
 8012f4a:	9b08      	ldr	r3, [sp, #32]
 8012f4c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012f50:	ea6f 0b03 	mvn.w	fp, r3
 8012f54:	f04f 0900 	mov.w	r9, #0
 8012f58:	4621      	mov	r1, r4
 8012f5a:	4630      	mov	r0, r6
 8012f5c:	f000 fbb4 	bl	80136c8 <_Bfree>
 8012f60:	2f00      	cmp	r7, #0
 8012f62:	f43f aea8 	beq.w	8012cb6 <_dtoa_r+0x5be>
 8012f66:	f1b9 0f00 	cmp.w	r9, #0
 8012f6a:	d005      	beq.n	8012f78 <_dtoa_r+0x880>
 8012f6c:	45b9      	cmp	r9, r7
 8012f6e:	d003      	beq.n	8012f78 <_dtoa_r+0x880>
 8012f70:	4649      	mov	r1, r9
 8012f72:	4630      	mov	r0, r6
 8012f74:	f000 fba8 	bl	80136c8 <_Bfree>
 8012f78:	4639      	mov	r1, r7
 8012f7a:	4630      	mov	r0, r6
 8012f7c:	f000 fba4 	bl	80136c8 <_Bfree>
 8012f80:	e699      	b.n	8012cb6 <_dtoa_r+0x5be>
 8012f82:	2400      	movs	r4, #0
 8012f84:	4627      	mov	r7, r4
 8012f86:	e7e0      	b.n	8012f4a <_dtoa_r+0x852>
 8012f88:	46bb      	mov	fp, r7
 8012f8a:	4604      	mov	r4, r0
 8012f8c:	4607      	mov	r7, r0
 8012f8e:	e5c7      	b.n	8012b20 <_dtoa_r+0x428>
 8012f90:	9b07      	ldr	r3, [sp, #28]
 8012f92:	46ca      	mov	sl, r9
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	f000 8100 	beq.w	801319a <_dtoa_r+0xaa2>
 8012f9a:	f1b8 0f00 	cmp.w	r8, #0
 8012f9e:	dd05      	ble.n	8012fac <_dtoa_r+0x8b4>
 8012fa0:	4639      	mov	r1, r7
 8012fa2:	4642      	mov	r2, r8
 8012fa4:	4630      	mov	r0, r6
 8012fa6:	f000 fd61 	bl	8013a6c <__lshift>
 8012faa:	4607      	mov	r7, r0
 8012fac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d05d      	beq.n	801306e <_dtoa_r+0x976>
 8012fb2:	6879      	ldr	r1, [r7, #4]
 8012fb4:	4630      	mov	r0, r6
 8012fb6:	f000 fb47 	bl	8013648 <_Balloc>
 8012fba:	4680      	mov	r8, r0
 8012fbc:	b928      	cbnz	r0, 8012fca <_dtoa_r+0x8d2>
 8012fbe:	4b82      	ldr	r3, [pc, #520]	; (80131c8 <_dtoa_r+0xad0>)
 8012fc0:	4602      	mov	r2, r0
 8012fc2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012fc6:	f7ff bbaf 	b.w	8012728 <_dtoa_r+0x30>
 8012fca:	693a      	ldr	r2, [r7, #16]
 8012fcc:	3202      	adds	r2, #2
 8012fce:	0092      	lsls	r2, r2, #2
 8012fd0:	f107 010c 	add.w	r1, r7, #12
 8012fd4:	300c      	adds	r0, #12
 8012fd6:	f000 fb29 	bl	801362c <memcpy>
 8012fda:	2201      	movs	r2, #1
 8012fdc:	4641      	mov	r1, r8
 8012fde:	4630      	mov	r0, r6
 8012fe0:	f000 fd44 	bl	8013a6c <__lshift>
 8012fe4:	9b01      	ldr	r3, [sp, #4]
 8012fe6:	3301      	adds	r3, #1
 8012fe8:	9304      	str	r3, [sp, #16]
 8012fea:	9b01      	ldr	r3, [sp, #4]
 8012fec:	4453      	add	r3, sl
 8012fee:	9308      	str	r3, [sp, #32]
 8012ff0:	9b02      	ldr	r3, [sp, #8]
 8012ff2:	f003 0301 	and.w	r3, r3, #1
 8012ff6:	46b9      	mov	r9, r7
 8012ff8:	9307      	str	r3, [sp, #28]
 8012ffa:	4607      	mov	r7, r0
 8012ffc:	9b04      	ldr	r3, [sp, #16]
 8012ffe:	4621      	mov	r1, r4
 8013000:	3b01      	subs	r3, #1
 8013002:	4628      	mov	r0, r5
 8013004:	9302      	str	r3, [sp, #8]
 8013006:	f7ff faeb 	bl	80125e0 <quorem>
 801300a:	4603      	mov	r3, r0
 801300c:	3330      	adds	r3, #48	; 0x30
 801300e:	9005      	str	r0, [sp, #20]
 8013010:	4649      	mov	r1, r9
 8013012:	4628      	mov	r0, r5
 8013014:	9309      	str	r3, [sp, #36]	; 0x24
 8013016:	f000 fd99 	bl	8013b4c <__mcmp>
 801301a:	463a      	mov	r2, r7
 801301c:	4682      	mov	sl, r0
 801301e:	4621      	mov	r1, r4
 8013020:	4630      	mov	r0, r6
 8013022:	f000 fdaf 	bl	8013b84 <__mdiff>
 8013026:	68c2      	ldr	r2, [r0, #12]
 8013028:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801302a:	4680      	mov	r8, r0
 801302c:	bb0a      	cbnz	r2, 8013072 <_dtoa_r+0x97a>
 801302e:	4601      	mov	r1, r0
 8013030:	4628      	mov	r0, r5
 8013032:	f000 fd8b 	bl	8013b4c <__mcmp>
 8013036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013038:	4602      	mov	r2, r0
 801303a:	4641      	mov	r1, r8
 801303c:	4630      	mov	r0, r6
 801303e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8013042:	f000 fb41 	bl	80136c8 <_Bfree>
 8013046:	9b06      	ldr	r3, [sp, #24]
 8013048:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801304a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801304e:	ea43 0102 	orr.w	r1, r3, r2
 8013052:	9b07      	ldr	r3, [sp, #28]
 8013054:	430b      	orrs	r3, r1
 8013056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013058:	d10d      	bne.n	8013076 <_dtoa_r+0x97e>
 801305a:	2b39      	cmp	r3, #57	; 0x39
 801305c:	d029      	beq.n	80130b2 <_dtoa_r+0x9ba>
 801305e:	f1ba 0f00 	cmp.w	sl, #0
 8013062:	dd01      	ble.n	8013068 <_dtoa_r+0x970>
 8013064:	9b05      	ldr	r3, [sp, #20]
 8013066:	3331      	adds	r3, #49	; 0x31
 8013068:	9a02      	ldr	r2, [sp, #8]
 801306a:	7013      	strb	r3, [r2, #0]
 801306c:	e774      	b.n	8012f58 <_dtoa_r+0x860>
 801306e:	4638      	mov	r0, r7
 8013070:	e7b8      	b.n	8012fe4 <_dtoa_r+0x8ec>
 8013072:	2201      	movs	r2, #1
 8013074:	e7e1      	b.n	801303a <_dtoa_r+0x942>
 8013076:	f1ba 0f00 	cmp.w	sl, #0
 801307a:	db06      	blt.n	801308a <_dtoa_r+0x992>
 801307c:	9906      	ldr	r1, [sp, #24]
 801307e:	ea41 0a0a 	orr.w	sl, r1, sl
 8013082:	9907      	ldr	r1, [sp, #28]
 8013084:	ea5a 0101 	orrs.w	r1, sl, r1
 8013088:	d120      	bne.n	80130cc <_dtoa_r+0x9d4>
 801308a:	2a00      	cmp	r2, #0
 801308c:	ddec      	ble.n	8013068 <_dtoa_r+0x970>
 801308e:	4629      	mov	r1, r5
 8013090:	2201      	movs	r2, #1
 8013092:	4630      	mov	r0, r6
 8013094:	9304      	str	r3, [sp, #16]
 8013096:	f000 fce9 	bl	8013a6c <__lshift>
 801309a:	4621      	mov	r1, r4
 801309c:	4605      	mov	r5, r0
 801309e:	f000 fd55 	bl	8013b4c <__mcmp>
 80130a2:	2800      	cmp	r0, #0
 80130a4:	9b04      	ldr	r3, [sp, #16]
 80130a6:	dc02      	bgt.n	80130ae <_dtoa_r+0x9b6>
 80130a8:	d1de      	bne.n	8013068 <_dtoa_r+0x970>
 80130aa:	07da      	lsls	r2, r3, #31
 80130ac:	d5dc      	bpl.n	8013068 <_dtoa_r+0x970>
 80130ae:	2b39      	cmp	r3, #57	; 0x39
 80130b0:	d1d8      	bne.n	8013064 <_dtoa_r+0x96c>
 80130b2:	9a02      	ldr	r2, [sp, #8]
 80130b4:	2339      	movs	r3, #57	; 0x39
 80130b6:	7013      	strb	r3, [r2, #0]
 80130b8:	4643      	mov	r3, r8
 80130ba:	4698      	mov	r8, r3
 80130bc:	3b01      	subs	r3, #1
 80130be:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80130c2:	2a39      	cmp	r2, #57	; 0x39
 80130c4:	d051      	beq.n	801316a <_dtoa_r+0xa72>
 80130c6:	3201      	adds	r2, #1
 80130c8:	701a      	strb	r2, [r3, #0]
 80130ca:	e745      	b.n	8012f58 <_dtoa_r+0x860>
 80130cc:	2a00      	cmp	r2, #0
 80130ce:	dd03      	ble.n	80130d8 <_dtoa_r+0x9e0>
 80130d0:	2b39      	cmp	r3, #57	; 0x39
 80130d2:	d0ee      	beq.n	80130b2 <_dtoa_r+0x9ba>
 80130d4:	3301      	adds	r3, #1
 80130d6:	e7c7      	b.n	8013068 <_dtoa_r+0x970>
 80130d8:	9a04      	ldr	r2, [sp, #16]
 80130da:	9908      	ldr	r1, [sp, #32]
 80130dc:	f802 3c01 	strb.w	r3, [r2, #-1]
 80130e0:	428a      	cmp	r2, r1
 80130e2:	d02b      	beq.n	801313c <_dtoa_r+0xa44>
 80130e4:	4629      	mov	r1, r5
 80130e6:	2300      	movs	r3, #0
 80130e8:	220a      	movs	r2, #10
 80130ea:	4630      	mov	r0, r6
 80130ec:	f000 fb0e 	bl	801370c <__multadd>
 80130f0:	45b9      	cmp	r9, r7
 80130f2:	4605      	mov	r5, r0
 80130f4:	f04f 0300 	mov.w	r3, #0
 80130f8:	f04f 020a 	mov.w	r2, #10
 80130fc:	4649      	mov	r1, r9
 80130fe:	4630      	mov	r0, r6
 8013100:	d107      	bne.n	8013112 <_dtoa_r+0xa1a>
 8013102:	f000 fb03 	bl	801370c <__multadd>
 8013106:	4681      	mov	r9, r0
 8013108:	4607      	mov	r7, r0
 801310a:	9b04      	ldr	r3, [sp, #16]
 801310c:	3301      	adds	r3, #1
 801310e:	9304      	str	r3, [sp, #16]
 8013110:	e774      	b.n	8012ffc <_dtoa_r+0x904>
 8013112:	f000 fafb 	bl	801370c <__multadd>
 8013116:	4639      	mov	r1, r7
 8013118:	4681      	mov	r9, r0
 801311a:	2300      	movs	r3, #0
 801311c:	220a      	movs	r2, #10
 801311e:	4630      	mov	r0, r6
 8013120:	f000 faf4 	bl	801370c <__multadd>
 8013124:	4607      	mov	r7, r0
 8013126:	e7f0      	b.n	801310a <_dtoa_r+0xa12>
 8013128:	f1ba 0f00 	cmp.w	sl, #0
 801312c:	9a01      	ldr	r2, [sp, #4]
 801312e:	bfcc      	ite	gt
 8013130:	46d0      	movgt	r8, sl
 8013132:	f04f 0801 	movle.w	r8, #1
 8013136:	4490      	add	r8, r2
 8013138:	f04f 0900 	mov.w	r9, #0
 801313c:	4629      	mov	r1, r5
 801313e:	2201      	movs	r2, #1
 8013140:	4630      	mov	r0, r6
 8013142:	9302      	str	r3, [sp, #8]
 8013144:	f000 fc92 	bl	8013a6c <__lshift>
 8013148:	4621      	mov	r1, r4
 801314a:	4605      	mov	r5, r0
 801314c:	f000 fcfe 	bl	8013b4c <__mcmp>
 8013150:	2800      	cmp	r0, #0
 8013152:	dcb1      	bgt.n	80130b8 <_dtoa_r+0x9c0>
 8013154:	d102      	bne.n	801315c <_dtoa_r+0xa64>
 8013156:	9b02      	ldr	r3, [sp, #8]
 8013158:	07db      	lsls	r3, r3, #31
 801315a:	d4ad      	bmi.n	80130b8 <_dtoa_r+0x9c0>
 801315c:	4643      	mov	r3, r8
 801315e:	4698      	mov	r8, r3
 8013160:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013164:	2a30      	cmp	r2, #48	; 0x30
 8013166:	d0fa      	beq.n	801315e <_dtoa_r+0xa66>
 8013168:	e6f6      	b.n	8012f58 <_dtoa_r+0x860>
 801316a:	9a01      	ldr	r2, [sp, #4]
 801316c:	429a      	cmp	r2, r3
 801316e:	d1a4      	bne.n	80130ba <_dtoa_r+0x9c2>
 8013170:	f10b 0b01 	add.w	fp, fp, #1
 8013174:	2331      	movs	r3, #49	; 0x31
 8013176:	e778      	b.n	801306a <_dtoa_r+0x972>
 8013178:	4b14      	ldr	r3, [pc, #80]	; (80131cc <_dtoa_r+0xad4>)
 801317a:	f7ff bb27 	b.w	80127cc <_dtoa_r+0xd4>
 801317e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013180:	2b00      	cmp	r3, #0
 8013182:	f47f ab03 	bne.w	801278c <_dtoa_r+0x94>
 8013186:	4b12      	ldr	r3, [pc, #72]	; (80131d0 <_dtoa_r+0xad8>)
 8013188:	f7ff bb20 	b.w	80127cc <_dtoa_r+0xd4>
 801318c:	f1ba 0f00 	cmp.w	sl, #0
 8013190:	dc03      	bgt.n	801319a <_dtoa_r+0xaa2>
 8013192:	9b06      	ldr	r3, [sp, #24]
 8013194:	2b02      	cmp	r3, #2
 8013196:	f73f aec7 	bgt.w	8012f28 <_dtoa_r+0x830>
 801319a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801319e:	4621      	mov	r1, r4
 80131a0:	4628      	mov	r0, r5
 80131a2:	f7ff fa1d 	bl	80125e0 <quorem>
 80131a6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80131aa:	f808 3b01 	strb.w	r3, [r8], #1
 80131ae:	9a01      	ldr	r2, [sp, #4]
 80131b0:	eba8 0202 	sub.w	r2, r8, r2
 80131b4:	4592      	cmp	sl, r2
 80131b6:	ddb7      	ble.n	8013128 <_dtoa_r+0xa30>
 80131b8:	4629      	mov	r1, r5
 80131ba:	2300      	movs	r3, #0
 80131bc:	220a      	movs	r2, #10
 80131be:	4630      	mov	r0, r6
 80131c0:	f000 faa4 	bl	801370c <__multadd>
 80131c4:	4605      	mov	r5, r0
 80131c6:	e7ea      	b.n	801319e <_dtoa_r+0xaa6>
 80131c8:	080160e7 	.word	0x080160e7
 80131cc:	08016044 	.word	0x08016044
 80131d0:	08016068 	.word	0x08016068

080131d4 <__sflush_r>:
 80131d4:	898a      	ldrh	r2, [r1, #12]
 80131d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131da:	4605      	mov	r5, r0
 80131dc:	0710      	lsls	r0, r2, #28
 80131de:	460c      	mov	r4, r1
 80131e0:	d458      	bmi.n	8013294 <__sflush_r+0xc0>
 80131e2:	684b      	ldr	r3, [r1, #4]
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	dc05      	bgt.n	80131f4 <__sflush_r+0x20>
 80131e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	dc02      	bgt.n	80131f4 <__sflush_r+0x20>
 80131ee:	2000      	movs	r0, #0
 80131f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80131f6:	2e00      	cmp	r6, #0
 80131f8:	d0f9      	beq.n	80131ee <__sflush_r+0x1a>
 80131fa:	2300      	movs	r3, #0
 80131fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013200:	682f      	ldr	r7, [r5, #0]
 8013202:	602b      	str	r3, [r5, #0]
 8013204:	d032      	beq.n	801326c <__sflush_r+0x98>
 8013206:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013208:	89a3      	ldrh	r3, [r4, #12]
 801320a:	075a      	lsls	r2, r3, #29
 801320c:	d505      	bpl.n	801321a <__sflush_r+0x46>
 801320e:	6863      	ldr	r3, [r4, #4]
 8013210:	1ac0      	subs	r0, r0, r3
 8013212:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013214:	b10b      	cbz	r3, 801321a <__sflush_r+0x46>
 8013216:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013218:	1ac0      	subs	r0, r0, r3
 801321a:	2300      	movs	r3, #0
 801321c:	4602      	mov	r2, r0
 801321e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013220:	6a21      	ldr	r1, [r4, #32]
 8013222:	4628      	mov	r0, r5
 8013224:	47b0      	blx	r6
 8013226:	1c43      	adds	r3, r0, #1
 8013228:	89a3      	ldrh	r3, [r4, #12]
 801322a:	d106      	bne.n	801323a <__sflush_r+0x66>
 801322c:	6829      	ldr	r1, [r5, #0]
 801322e:	291d      	cmp	r1, #29
 8013230:	d82c      	bhi.n	801328c <__sflush_r+0xb8>
 8013232:	4a2a      	ldr	r2, [pc, #168]	; (80132dc <__sflush_r+0x108>)
 8013234:	40ca      	lsrs	r2, r1
 8013236:	07d6      	lsls	r6, r2, #31
 8013238:	d528      	bpl.n	801328c <__sflush_r+0xb8>
 801323a:	2200      	movs	r2, #0
 801323c:	6062      	str	r2, [r4, #4]
 801323e:	04d9      	lsls	r1, r3, #19
 8013240:	6922      	ldr	r2, [r4, #16]
 8013242:	6022      	str	r2, [r4, #0]
 8013244:	d504      	bpl.n	8013250 <__sflush_r+0x7c>
 8013246:	1c42      	adds	r2, r0, #1
 8013248:	d101      	bne.n	801324e <__sflush_r+0x7a>
 801324a:	682b      	ldr	r3, [r5, #0]
 801324c:	b903      	cbnz	r3, 8013250 <__sflush_r+0x7c>
 801324e:	6560      	str	r0, [r4, #84]	; 0x54
 8013250:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013252:	602f      	str	r7, [r5, #0]
 8013254:	2900      	cmp	r1, #0
 8013256:	d0ca      	beq.n	80131ee <__sflush_r+0x1a>
 8013258:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801325c:	4299      	cmp	r1, r3
 801325e:	d002      	beq.n	8013266 <__sflush_r+0x92>
 8013260:	4628      	mov	r0, r5
 8013262:	f000 fd8b 	bl	8013d7c <_free_r>
 8013266:	2000      	movs	r0, #0
 8013268:	6360      	str	r0, [r4, #52]	; 0x34
 801326a:	e7c1      	b.n	80131f0 <__sflush_r+0x1c>
 801326c:	6a21      	ldr	r1, [r4, #32]
 801326e:	2301      	movs	r3, #1
 8013270:	4628      	mov	r0, r5
 8013272:	47b0      	blx	r6
 8013274:	1c41      	adds	r1, r0, #1
 8013276:	d1c7      	bne.n	8013208 <__sflush_r+0x34>
 8013278:	682b      	ldr	r3, [r5, #0]
 801327a:	2b00      	cmp	r3, #0
 801327c:	d0c4      	beq.n	8013208 <__sflush_r+0x34>
 801327e:	2b1d      	cmp	r3, #29
 8013280:	d001      	beq.n	8013286 <__sflush_r+0xb2>
 8013282:	2b16      	cmp	r3, #22
 8013284:	d101      	bne.n	801328a <__sflush_r+0xb6>
 8013286:	602f      	str	r7, [r5, #0]
 8013288:	e7b1      	b.n	80131ee <__sflush_r+0x1a>
 801328a:	89a3      	ldrh	r3, [r4, #12]
 801328c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013290:	81a3      	strh	r3, [r4, #12]
 8013292:	e7ad      	b.n	80131f0 <__sflush_r+0x1c>
 8013294:	690f      	ldr	r7, [r1, #16]
 8013296:	2f00      	cmp	r7, #0
 8013298:	d0a9      	beq.n	80131ee <__sflush_r+0x1a>
 801329a:	0793      	lsls	r3, r2, #30
 801329c:	680e      	ldr	r6, [r1, #0]
 801329e:	bf08      	it	eq
 80132a0:	694b      	ldreq	r3, [r1, #20]
 80132a2:	600f      	str	r7, [r1, #0]
 80132a4:	bf18      	it	ne
 80132a6:	2300      	movne	r3, #0
 80132a8:	eba6 0807 	sub.w	r8, r6, r7
 80132ac:	608b      	str	r3, [r1, #8]
 80132ae:	f1b8 0f00 	cmp.w	r8, #0
 80132b2:	dd9c      	ble.n	80131ee <__sflush_r+0x1a>
 80132b4:	6a21      	ldr	r1, [r4, #32]
 80132b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80132b8:	4643      	mov	r3, r8
 80132ba:	463a      	mov	r2, r7
 80132bc:	4628      	mov	r0, r5
 80132be:	47b0      	blx	r6
 80132c0:	2800      	cmp	r0, #0
 80132c2:	dc06      	bgt.n	80132d2 <__sflush_r+0xfe>
 80132c4:	89a3      	ldrh	r3, [r4, #12]
 80132c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80132ca:	81a3      	strh	r3, [r4, #12]
 80132cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80132d0:	e78e      	b.n	80131f0 <__sflush_r+0x1c>
 80132d2:	4407      	add	r7, r0
 80132d4:	eba8 0800 	sub.w	r8, r8, r0
 80132d8:	e7e9      	b.n	80132ae <__sflush_r+0xda>
 80132da:	bf00      	nop
 80132dc:	20400001 	.word	0x20400001

080132e0 <_fflush_r>:
 80132e0:	b538      	push	{r3, r4, r5, lr}
 80132e2:	690b      	ldr	r3, [r1, #16]
 80132e4:	4605      	mov	r5, r0
 80132e6:	460c      	mov	r4, r1
 80132e8:	b913      	cbnz	r3, 80132f0 <_fflush_r+0x10>
 80132ea:	2500      	movs	r5, #0
 80132ec:	4628      	mov	r0, r5
 80132ee:	bd38      	pop	{r3, r4, r5, pc}
 80132f0:	b118      	cbz	r0, 80132fa <_fflush_r+0x1a>
 80132f2:	6983      	ldr	r3, [r0, #24]
 80132f4:	b90b      	cbnz	r3, 80132fa <_fflush_r+0x1a>
 80132f6:	f000 f887 	bl	8013408 <__sinit>
 80132fa:	4b14      	ldr	r3, [pc, #80]	; (801334c <_fflush_r+0x6c>)
 80132fc:	429c      	cmp	r4, r3
 80132fe:	d11b      	bne.n	8013338 <_fflush_r+0x58>
 8013300:	686c      	ldr	r4, [r5, #4]
 8013302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013306:	2b00      	cmp	r3, #0
 8013308:	d0ef      	beq.n	80132ea <_fflush_r+0xa>
 801330a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801330c:	07d0      	lsls	r0, r2, #31
 801330e:	d404      	bmi.n	801331a <_fflush_r+0x3a>
 8013310:	0599      	lsls	r1, r3, #22
 8013312:	d402      	bmi.n	801331a <_fflush_r+0x3a>
 8013314:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013316:	f000 f91a 	bl	801354e <__retarget_lock_acquire_recursive>
 801331a:	4628      	mov	r0, r5
 801331c:	4621      	mov	r1, r4
 801331e:	f7ff ff59 	bl	80131d4 <__sflush_r>
 8013322:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013324:	07da      	lsls	r2, r3, #31
 8013326:	4605      	mov	r5, r0
 8013328:	d4e0      	bmi.n	80132ec <_fflush_r+0xc>
 801332a:	89a3      	ldrh	r3, [r4, #12]
 801332c:	059b      	lsls	r3, r3, #22
 801332e:	d4dd      	bmi.n	80132ec <_fflush_r+0xc>
 8013330:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013332:	f000 f90d 	bl	8013550 <__retarget_lock_release_recursive>
 8013336:	e7d9      	b.n	80132ec <_fflush_r+0xc>
 8013338:	4b05      	ldr	r3, [pc, #20]	; (8013350 <_fflush_r+0x70>)
 801333a:	429c      	cmp	r4, r3
 801333c:	d101      	bne.n	8013342 <_fflush_r+0x62>
 801333e:	68ac      	ldr	r4, [r5, #8]
 8013340:	e7df      	b.n	8013302 <_fflush_r+0x22>
 8013342:	4b04      	ldr	r3, [pc, #16]	; (8013354 <_fflush_r+0x74>)
 8013344:	429c      	cmp	r4, r3
 8013346:	bf08      	it	eq
 8013348:	68ec      	ldreq	r4, [r5, #12]
 801334a:	e7da      	b.n	8013302 <_fflush_r+0x22>
 801334c:	08016118 	.word	0x08016118
 8013350:	08016138 	.word	0x08016138
 8013354:	080160f8 	.word	0x080160f8

08013358 <std>:
 8013358:	2300      	movs	r3, #0
 801335a:	b510      	push	{r4, lr}
 801335c:	4604      	mov	r4, r0
 801335e:	e9c0 3300 	strd	r3, r3, [r0]
 8013362:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013366:	6083      	str	r3, [r0, #8]
 8013368:	8181      	strh	r1, [r0, #12]
 801336a:	6643      	str	r3, [r0, #100]	; 0x64
 801336c:	81c2      	strh	r2, [r0, #14]
 801336e:	6183      	str	r3, [r0, #24]
 8013370:	4619      	mov	r1, r3
 8013372:	2208      	movs	r2, #8
 8013374:	305c      	adds	r0, #92	; 0x5c
 8013376:	f7fe fbb3 	bl	8011ae0 <memset>
 801337a:	4b05      	ldr	r3, [pc, #20]	; (8013390 <std+0x38>)
 801337c:	6263      	str	r3, [r4, #36]	; 0x24
 801337e:	4b05      	ldr	r3, [pc, #20]	; (8013394 <std+0x3c>)
 8013380:	62a3      	str	r3, [r4, #40]	; 0x28
 8013382:	4b05      	ldr	r3, [pc, #20]	; (8013398 <std+0x40>)
 8013384:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013386:	4b05      	ldr	r3, [pc, #20]	; (801339c <std+0x44>)
 8013388:	6224      	str	r4, [r4, #32]
 801338a:	6323      	str	r3, [r4, #48]	; 0x30
 801338c:	bd10      	pop	{r4, pc}
 801338e:	bf00      	nop
 8013390:	08013f5d 	.word	0x08013f5d
 8013394:	08013f7f 	.word	0x08013f7f
 8013398:	08013fb7 	.word	0x08013fb7
 801339c:	08013fdb 	.word	0x08013fdb

080133a0 <_cleanup_r>:
 80133a0:	4901      	ldr	r1, [pc, #4]	; (80133a8 <_cleanup_r+0x8>)
 80133a2:	f000 b8af 	b.w	8013504 <_fwalk_reent>
 80133a6:	bf00      	nop
 80133a8:	080132e1 	.word	0x080132e1

080133ac <__sfmoreglue>:
 80133ac:	b570      	push	{r4, r5, r6, lr}
 80133ae:	2268      	movs	r2, #104	; 0x68
 80133b0:	1e4d      	subs	r5, r1, #1
 80133b2:	4355      	muls	r5, r2
 80133b4:	460e      	mov	r6, r1
 80133b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80133ba:	f000 fd4b 	bl	8013e54 <_malloc_r>
 80133be:	4604      	mov	r4, r0
 80133c0:	b140      	cbz	r0, 80133d4 <__sfmoreglue+0x28>
 80133c2:	2100      	movs	r1, #0
 80133c4:	e9c0 1600 	strd	r1, r6, [r0]
 80133c8:	300c      	adds	r0, #12
 80133ca:	60a0      	str	r0, [r4, #8]
 80133cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80133d0:	f7fe fb86 	bl	8011ae0 <memset>
 80133d4:	4620      	mov	r0, r4
 80133d6:	bd70      	pop	{r4, r5, r6, pc}

080133d8 <__sfp_lock_acquire>:
 80133d8:	4801      	ldr	r0, [pc, #4]	; (80133e0 <__sfp_lock_acquire+0x8>)
 80133da:	f000 b8b8 	b.w	801354e <__retarget_lock_acquire_recursive>
 80133de:	bf00      	nop
 80133e0:	240015fd 	.word	0x240015fd

080133e4 <__sfp_lock_release>:
 80133e4:	4801      	ldr	r0, [pc, #4]	; (80133ec <__sfp_lock_release+0x8>)
 80133e6:	f000 b8b3 	b.w	8013550 <__retarget_lock_release_recursive>
 80133ea:	bf00      	nop
 80133ec:	240015fd 	.word	0x240015fd

080133f0 <__sinit_lock_acquire>:
 80133f0:	4801      	ldr	r0, [pc, #4]	; (80133f8 <__sinit_lock_acquire+0x8>)
 80133f2:	f000 b8ac 	b.w	801354e <__retarget_lock_acquire_recursive>
 80133f6:	bf00      	nop
 80133f8:	240015fe 	.word	0x240015fe

080133fc <__sinit_lock_release>:
 80133fc:	4801      	ldr	r0, [pc, #4]	; (8013404 <__sinit_lock_release+0x8>)
 80133fe:	f000 b8a7 	b.w	8013550 <__retarget_lock_release_recursive>
 8013402:	bf00      	nop
 8013404:	240015fe 	.word	0x240015fe

08013408 <__sinit>:
 8013408:	b510      	push	{r4, lr}
 801340a:	4604      	mov	r4, r0
 801340c:	f7ff fff0 	bl	80133f0 <__sinit_lock_acquire>
 8013410:	69a3      	ldr	r3, [r4, #24]
 8013412:	b11b      	cbz	r3, 801341c <__sinit+0x14>
 8013414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013418:	f7ff bff0 	b.w	80133fc <__sinit_lock_release>
 801341c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013420:	6523      	str	r3, [r4, #80]	; 0x50
 8013422:	4b13      	ldr	r3, [pc, #76]	; (8013470 <__sinit+0x68>)
 8013424:	4a13      	ldr	r2, [pc, #76]	; (8013474 <__sinit+0x6c>)
 8013426:	681b      	ldr	r3, [r3, #0]
 8013428:	62a2      	str	r2, [r4, #40]	; 0x28
 801342a:	42a3      	cmp	r3, r4
 801342c:	bf04      	itt	eq
 801342e:	2301      	moveq	r3, #1
 8013430:	61a3      	streq	r3, [r4, #24]
 8013432:	4620      	mov	r0, r4
 8013434:	f000 f820 	bl	8013478 <__sfp>
 8013438:	6060      	str	r0, [r4, #4]
 801343a:	4620      	mov	r0, r4
 801343c:	f000 f81c 	bl	8013478 <__sfp>
 8013440:	60a0      	str	r0, [r4, #8]
 8013442:	4620      	mov	r0, r4
 8013444:	f000 f818 	bl	8013478 <__sfp>
 8013448:	2200      	movs	r2, #0
 801344a:	60e0      	str	r0, [r4, #12]
 801344c:	2104      	movs	r1, #4
 801344e:	6860      	ldr	r0, [r4, #4]
 8013450:	f7ff ff82 	bl	8013358 <std>
 8013454:	68a0      	ldr	r0, [r4, #8]
 8013456:	2201      	movs	r2, #1
 8013458:	2109      	movs	r1, #9
 801345a:	f7ff ff7d 	bl	8013358 <std>
 801345e:	68e0      	ldr	r0, [r4, #12]
 8013460:	2202      	movs	r2, #2
 8013462:	2112      	movs	r1, #18
 8013464:	f7ff ff78 	bl	8013358 <std>
 8013468:	2301      	movs	r3, #1
 801346a:	61a3      	str	r3, [r4, #24]
 801346c:	e7d2      	b.n	8013414 <__sinit+0xc>
 801346e:	bf00      	nop
 8013470:	08016030 	.word	0x08016030
 8013474:	080133a1 	.word	0x080133a1

08013478 <__sfp>:
 8013478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801347a:	4607      	mov	r7, r0
 801347c:	f7ff ffac 	bl	80133d8 <__sfp_lock_acquire>
 8013480:	4b1e      	ldr	r3, [pc, #120]	; (80134fc <__sfp+0x84>)
 8013482:	681e      	ldr	r6, [r3, #0]
 8013484:	69b3      	ldr	r3, [r6, #24]
 8013486:	b913      	cbnz	r3, 801348e <__sfp+0x16>
 8013488:	4630      	mov	r0, r6
 801348a:	f7ff ffbd 	bl	8013408 <__sinit>
 801348e:	3648      	adds	r6, #72	; 0x48
 8013490:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013494:	3b01      	subs	r3, #1
 8013496:	d503      	bpl.n	80134a0 <__sfp+0x28>
 8013498:	6833      	ldr	r3, [r6, #0]
 801349a:	b30b      	cbz	r3, 80134e0 <__sfp+0x68>
 801349c:	6836      	ldr	r6, [r6, #0]
 801349e:	e7f7      	b.n	8013490 <__sfp+0x18>
 80134a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80134a4:	b9d5      	cbnz	r5, 80134dc <__sfp+0x64>
 80134a6:	4b16      	ldr	r3, [pc, #88]	; (8013500 <__sfp+0x88>)
 80134a8:	60e3      	str	r3, [r4, #12]
 80134aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80134ae:	6665      	str	r5, [r4, #100]	; 0x64
 80134b0:	f000 f84c 	bl	801354c <__retarget_lock_init_recursive>
 80134b4:	f7ff ff96 	bl	80133e4 <__sfp_lock_release>
 80134b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80134bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80134c0:	6025      	str	r5, [r4, #0]
 80134c2:	61a5      	str	r5, [r4, #24]
 80134c4:	2208      	movs	r2, #8
 80134c6:	4629      	mov	r1, r5
 80134c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80134cc:	f7fe fb08 	bl	8011ae0 <memset>
 80134d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80134d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80134d8:	4620      	mov	r0, r4
 80134da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134dc:	3468      	adds	r4, #104	; 0x68
 80134de:	e7d9      	b.n	8013494 <__sfp+0x1c>
 80134e0:	2104      	movs	r1, #4
 80134e2:	4638      	mov	r0, r7
 80134e4:	f7ff ff62 	bl	80133ac <__sfmoreglue>
 80134e8:	4604      	mov	r4, r0
 80134ea:	6030      	str	r0, [r6, #0]
 80134ec:	2800      	cmp	r0, #0
 80134ee:	d1d5      	bne.n	801349c <__sfp+0x24>
 80134f0:	f7ff ff78 	bl	80133e4 <__sfp_lock_release>
 80134f4:	230c      	movs	r3, #12
 80134f6:	603b      	str	r3, [r7, #0]
 80134f8:	e7ee      	b.n	80134d8 <__sfp+0x60>
 80134fa:	bf00      	nop
 80134fc:	08016030 	.word	0x08016030
 8013500:	ffff0001 	.word	0xffff0001

08013504 <_fwalk_reent>:
 8013504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013508:	4606      	mov	r6, r0
 801350a:	4688      	mov	r8, r1
 801350c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013510:	2700      	movs	r7, #0
 8013512:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013516:	f1b9 0901 	subs.w	r9, r9, #1
 801351a:	d505      	bpl.n	8013528 <_fwalk_reent+0x24>
 801351c:	6824      	ldr	r4, [r4, #0]
 801351e:	2c00      	cmp	r4, #0
 8013520:	d1f7      	bne.n	8013512 <_fwalk_reent+0xe>
 8013522:	4638      	mov	r0, r7
 8013524:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013528:	89ab      	ldrh	r3, [r5, #12]
 801352a:	2b01      	cmp	r3, #1
 801352c:	d907      	bls.n	801353e <_fwalk_reent+0x3a>
 801352e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013532:	3301      	adds	r3, #1
 8013534:	d003      	beq.n	801353e <_fwalk_reent+0x3a>
 8013536:	4629      	mov	r1, r5
 8013538:	4630      	mov	r0, r6
 801353a:	47c0      	blx	r8
 801353c:	4307      	orrs	r7, r0
 801353e:	3568      	adds	r5, #104	; 0x68
 8013540:	e7e9      	b.n	8013516 <_fwalk_reent+0x12>
	...

08013544 <_localeconv_r>:
 8013544:	4800      	ldr	r0, [pc, #0]	; (8013548 <_localeconv_r+0x4>)
 8013546:	4770      	bx	lr
 8013548:	24000394 	.word	0x24000394

0801354c <__retarget_lock_init_recursive>:
 801354c:	4770      	bx	lr

0801354e <__retarget_lock_acquire_recursive>:
 801354e:	4770      	bx	lr

08013550 <__retarget_lock_release_recursive>:
 8013550:	4770      	bx	lr

08013552 <__swhatbuf_r>:
 8013552:	b570      	push	{r4, r5, r6, lr}
 8013554:	460e      	mov	r6, r1
 8013556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801355a:	2900      	cmp	r1, #0
 801355c:	b096      	sub	sp, #88	; 0x58
 801355e:	4614      	mov	r4, r2
 8013560:	461d      	mov	r5, r3
 8013562:	da08      	bge.n	8013576 <__swhatbuf_r+0x24>
 8013564:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013568:	2200      	movs	r2, #0
 801356a:	602a      	str	r2, [r5, #0]
 801356c:	061a      	lsls	r2, r3, #24
 801356e:	d410      	bmi.n	8013592 <__swhatbuf_r+0x40>
 8013570:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013574:	e00e      	b.n	8013594 <__swhatbuf_r+0x42>
 8013576:	466a      	mov	r2, sp
 8013578:	f000 fd86 	bl	8014088 <_fstat_r>
 801357c:	2800      	cmp	r0, #0
 801357e:	dbf1      	blt.n	8013564 <__swhatbuf_r+0x12>
 8013580:	9a01      	ldr	r2, [sp, #4]
 8013582:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013586:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801358a:	425a      	negs	r2, r3
 801358c:	415a      	adcs	r2, r3
 801358e:	602a      	str	r2, [r5, #0]
 8013590:	e7ee      	b.n	8013570 <__swhatbuf_r+0x1e>
 8013592:	2340      	movs	r3, #64	; 0x40
 8013594:	2000      	movs	r0, #0
 8013596:	6023      	str	r3, [r4, #0]
 8013598:	b016      	add	sp, #88	; 0x58
 801359a:	bd70      	pop	{r4, r5, r6, pc}

0801359c <__smakebuf_r>:
 801359c:	898b      	ldrh	r3, [r1, #12]
 801359e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80135a0:	079d      	lsls	r5, r3, #30
 80135a2:	4606      	mov	r6, r0
 80135a4:	460c      	mov	r4, r1
 80135a6:	d507      	bpl.n	80135b8 <__smakebuf_r+0x1c>
 80135a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80135ac:	6023      	str	r3, [r4, #0]
 80135ae:	6123      	str	r3, [r4, #16]
 80135b0:	2301      	movs	r3, #1
 80135b2:	6163      	str	r3, [r4, #20]
 80135b4:	b002      	add	sp, #8
 80135b6:	bd70      	pop	{r4, r5, r6, pc}
 80135b8:	ab01      	add	r3, sp, #4
 80135ba:	466a      	mov	r2, sp
 80135bc:	f7ff ffc9 	bl	8013552 <__swhatbuf_r>
 80135c0:	9900      	ldr	r1, [sp, #0]
 80135c2:	4605      	mov	r5, r0
 80135c4:	4630      	mov	r0, r6
 80135c6:	f000 fc45 	bl	8013e54 <_malloc_r>
 80135ca:	b948      	cbnz	r0, 80135e0 <__smakebuf_r+0x44>
 80135cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80135d0:	059a      	lsls	r2, r3, #22
 80135d2:	d4ef      	bmi.n	80135b4 <__smakebuf_r+0x18>
 80135d4:	f023 0303 	bic.w	r3, r3, #3
 80135d8:	f043 0302 	orr.w	r3, r3, #2
 80135dc:	81a3      	strh	r3, [r4, #12]
 80135de:	e7e3      	b.n	80135a8 <__smakebuf_r+0xc>
 80135e0:	4b0d      	ldr	r3, [pc, #52]	; (8013618 <__smakebuf_r+0x7c>)
 80135e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80135e4:	89a3      	ldrh	r3, [r4, #12]
 80135e6:	6020      	str	r0, [r4, #0]
 80135e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80135ec:	81a3      	strh	r3, [r4, #12]
 80135ee:	9b00      	ldr	r3, [sp, #0]
 80135f0:	6163      	str	r3, [r4, #20]
 80135f2:	9b01      	ldr	r3, [sp, #4]
 80135f4:	6120      	str	r0, [r4, #16]
 80135f6:	b15b      	cbz	r3, 8013610 <__smakebuf_r+0x74>
 80135f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80135fc:	4630      	mov	r0, r6
 80135fe:	f000 fd55 	bl	80140ac <_isatty_r>
 8013602:	b128      	cbz	r0, 8013610 <__smakebuf_r+0x74>
 8013604:	89a3      	ldrh	r3, [r4, #12]
 8013606:	f023 0303 	bic.w	r3, r3, #3
 801360a:	f043 0301 	orr.w	r3, r3, #1
 801360e:	81a3      	strh	r3, [r4, #12]
 8013610:	89a0      	ldrh	r0, [r4, #12]
 8013612:	4305      	orrs	r5, r0
 8013614:	81a5      	strh	r5, [r4, #12]
 8013616:	e7cd      	b.n	80135b4 <__smakebuf_r+0x18>
 8013618:	080133a1 	.word	0x080133a1

0801361c <malloc>:
 801361c:	4b02      	ldr	r3, [pc, #8]	; (8013628 <malloc+0xc>)
 801361e:	4601      	mov	r1, r0
 8013620:	6818      	ldr	r0, [r3, #0]
 8013622:	f000 bc17 	b.w	8013e54 <_malloc_r>
 8013626:	bf00      	nop
 8013628:	24000240 	.word	0x24000240

0801362c <memcpy>:
 801362c:	440a      	add	r2, r1
 801362e:	4291      	cmp	r1, r2
 8013630:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8013634:	d100      	bne.n	8013638 <memcpy+0xc>
 8013636:	4770      	bx	lr
 8013638:	b510      	push	{r4, lr}
 801363a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801363e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013642:	4291      	cmp	r1, r2
 8013644:	d1f9      	bne.n	801363a <memcpy+0xe>
 8013646:	bd10      	pop	{r4, pc}

08013648 <_Balloc>:
 8013648:	b570      	push	{r4, r5, r6, lr}
 801364a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801364c:	4604      	mov	r4, r0
 801364e:	460d      	mov	r5, r1
 8013650:	b976      	cbnz	r6, 8013670 <_Balloc+0x28>
 8013652:	2010      	movs	r0, #16
 8013654:	f7ff ffe2 	bl	801361c <malloc>
 8013658:	4602      	mov	r2, r0
 801365a:	6260      	str	r0, [r4, #36]	; 0x24
 801365c:	b920      	cbnz	r0, 8013668 <_Balloc+0x20>
 801365e:	4b18      	ldr	r3, [pc, #96]	; (80136c0 <_Balloc+0x78>)
 8013660:	4818      	ldr	r0, [pc, #96]	; (80136c4 <_Balloc+0x7c>)
 8013662:	2166      	movs	r1, #102	; 0x66
 8013664:	f000 fcd0 	bl	8014008 <__assert_func>
 8013668:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801366c:	6006      	str	r6, [r0, #0]
 801366e:	60c6      	str	r6, [r0, #12]
 8013670:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013672:	68f3      	ldr	r3, [r6, #12]
 8013674:	b183      	cbz	r3, 8013698 <_Balloc+0x50>
 8013676:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013678:	68db      	ldr	r3, [r3, #12]
 801367a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801367e:	b9b8      	cbnz	r0, 80136b0 <_Balloc+0x68>
 8013680:	2101      	movs	r1, #1
 8013682:	fa01 f605 	lsl.w	r6, r1, r5
 8013686:	1d72      	adds	r2, r6, #5
 8013688:	0092      	lsls	r2, r2, #2
 801368a:	4620      	mov	r0, r4
 801368c:	f000 fb60 	bl	8013d50 <_calloc_r>
 8013690:	b160      	cbz	r0, 80136ac <_Balloc+0x64>
 8013692:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013696:	e00e      	b.n	80136b6 <_Balloc+0x6e>
 8013698:	2221      	movs	r2, #33	; 0x21
 801369a:	2104      	movs	r1, #4
 801369c:	4620      	mov	r0, r4
 801369e:	f000 fb57 	bl	8013d50 <_calloc_r>
 80136a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80136a4:	60f0      	str	r0, [r6, #12]
 80136a6:	68db      	ldr	r3, [r3, #12]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d1e4      	bne.n	8013676 <_Balloc+0x2e>
 80136ac:	2000      	movs	r0, #0
 80136ae:	bd70      	pop	{r4, r5, r6, pc}
 80136b0:	6802      	ldr	r2, [r0, #0]
 80136b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80136b6:	2300      	movs	r3, #0
 80136b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80136bc:	e7f7      	b.n	80136ae <_Balloc+0x66>
 80136be:	bf00      	nop
 80136c0:	08016075 	.word	0x08016075
 80136c4:	08016158 	.word	0x08016158

080136c8 <_Bfree>:
 80136c8:	b570      	push	{r4, r5, r6, lr}
 80136ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80136cc:	4605      	mov	r5, r0
 80136ce:	460c      	mov	r4, r1
 80136d0:	b976      	cbnz	r6, 80136f0 <_Bfree+0x28>
 80136d2:	2010      	movs	r0, #16
 80136d4:	f7ff ffa2 	bl	801361c <malloc>
 80136d8:	4602      	mov	r2, r0
 80136da:	6268      	str	r0, [r5, #36]	; 0x24
 80136dc:	b920      	cbnz	r0, 80136e8 <_Bfree+0x20>
 80136de:	4b09      	ldr	r3, [pc, #36]	; (8013704 <_Bfree+0x3c>)
 80136e0:	4809      	ldr	r0, [pc, #36]	; (8013708 <_Bfree+0x40>)
 80136e2:	218a      	movs	r1, #138	; 0x8a
 80136e4:	f000 fc90 	bl	8014008 <__assert_func>
 80136e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80136ec:	6006      	str	r6, [r0, #0]
 80136ee:	60c6      	str	r6, [r0, #12]
 80136f0:	b13c      	cbz	r4, 8013702 <_Bfree+0x3a>
 80136f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80136f4:	6862      	ldr	r2, [r4, #4]
 80136f6:	68db      	ldr	r3, [r3, #12]
 80136f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80136fc:	6021      	str	r1, [r4, #0]
 80136fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013702:	bd70      	pop	{r4, r5, r6, pc}
 8013704:	08016075 	.word	0x08016075
 8013708:	08016158 	.word	0x08016158

0801370c <__multadd>:
 801370c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013710:	690d      	ldr	r5, [r1, #16]
 8013712:	4607      	mov	r7, r0
 8013714:	460c      	mov	r4, r1
 8013716:	461e      	mov	r6, r3
 8013718:	f101 0c14 	add.w	ip, r1, #20
 801371c:	2000      	movs	r0, #0
 801371e:	f8dc 3000 	ldr.w	r3, [ip]
 8013722:	b299      	uxth	r1, r3
 8013724:	fb02 6101 	mla	r1, r2, r1, r6
 8013728:	0c1e      	lsrs	r6, r3, #16
 801372a:	0c0b      	lsrs	r3, r1, #16
 801372c:	fb02 3306 	mla	r3, r2, r6, r3
 8013730:	b289      	uxth	r1, r1
 8013732:	3001      	adds	r0, #1
 8013734:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013738:	4285      	cmp	r5, r0
 801373a:	f84c 1b04 	str.w	r1, [ip], #4
 801373e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013742:	dcec      	bgt.n	801371e <__multadd+0x12>
 8013744:	b30e      	cbz	r6, 801378a <__multadd+0x7e>
 8013746:	68a3      	ldr	r3, [r4, #8]
 8013748:	42ab      	cmp	r3, r5
 801374a:	dc19      	bgt.n	8013780 <__multadd+0x74>
 801374c:	6861      	ldr	r1, [r4, #4]
 801374e:	4638      	mov	r0, r7
 8013750:	3101      	adds	r1, #1
 8013752:	f7ff ff79 	bl	8013648 <_Balloc>
 8013756:	4680      	mov	r8, r0
 8013758:	b928      	cbnz	r0, 8013766 <__multadd+0x5a>
 801375a:	4602      	mov	r2, r0
 801375c:	4b0c      	ldr	r3, [pc, #48]	; (8013790 <__multadd+0x84>)
 801375e:	480d      	ldr	r0, [pc, #52]	; (8013794 <__multadd+0x88>)
 8013760:	21b5      	movs	r1, #181	; 0xb5
 8013762:	f000 fc51 	bl	8014008 <__assert_func>
 8013766:	6922      	ldr	r2, [r4, #16]
 8013768:	3202      	adds	r2, #2
 801376a:	f104 010c 	add.w	r1, r4, #12
 801376e:	0092      	lsls	r2, r2, #2
 8013770:	300c      	adds	r0, #12
 8013772:	f7ff ff5b 	bl	801362c <memcpy>
 8013776:	4621      	mov	r1, r4
 8013778:	4638      	mov	r0, r7
 801377a:	f7ff ffa5 	bl	80136c8 <_Bfree>
 801377e:	4644      	mov	r4, r8
 8013780:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013784:	3501      	adds	r5, #1
 8013786:	615e      	str	r6, [r3, #20]
 8013788:	6125      	str	r5, [r4, #16]
 801378a:	4620      	mov	r0, r4
 801378c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013790:	080160e7 	.word	0x080160e7
 8013794:	08016158 	.word	0x08016158

08013798 <__hi0bits>:
 8013798:	0c03      	lsrs	r3, r0, #16
 801379a:	041b      	lsls	r3, r3, #16
 801379c:	b9d3      	cbnz	r3, 80137d4 <__hi0bits+0x3c>
 801379e:	0400      	lsls	r0, r0, #16
 80137a0:	2310      	movs	r3, #16
 80137a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80137a6:	bf04      	itt	eq
 80137a8:	0200      	lsleq	r0, r0, #8
 80137aa:	3308      	addeq	r3, #8
 80137ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80137b0:	bf04      	itt	eq
 80137b2:	0100      	lsleq	r0, r0, #4
 80137b4:	3304      	addeq	r3, #4
 80137b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80137ba:	bf04      	itt	eq
 80137bc:	0080      	lsleq	r0, r0, #2
 80137be:	3302      	addeq	r3, #2
 80137c0:	2800      	cmp	r0, #0
 80137c2:	db05      	blt.n	80137d0 <__hi0bits+0x38>
 80137c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80137c8:	f103 0301 	add.w	r3, r3, #1
 80137cc:	bf08      	it	eq
 80137ce:	2320      	moveq	r3, #32
 80137d0:	4618      	mov	r0, r3
 80137d2:	4770      	bx	lr
 80137d4:	2300      	movs	r3, #0
 80137d6:	e7e4      	b.n	80137a2 <__hi0bits+0xa>

080137d8 <__lo0bits>:
 80137d8:	6803      	ldr	r3, [r0, #0]
 80137da:	f013 0207 	ands.w	r2, r3, #7
 80137de:	4601      	mov	r1, r0
 80137e0:	d00b      	beq.n	80137fa <__lo0bits+0x22>
 80137e2:	07da      	lsls	r2, r3, #31
 80137e4:	d423      	bmi.n	801382e <__lo0bits+0x56>
 80137e6:	0798      	lsls	r0, r3, #30
 80137e8:	bf49      	itett	mi
 80137ea:	085b      	lsrmi	r3, r3, #1
 80137ec:	089b      	lsrpl	r3, r3, #2
 80137ee:	2001      	movmi	r0, #1
 80137f0:	600b      	strmi	r3, [r1, #0]
 80137f2:	bf5c      	itt	pl
 80137f4:	600b      	strpl	r3, [r1, #0]
 80137f6:	2002      	movpl	r0, #2
 80137f8:	4770      	bx	lr
 80137fa:	b298      	uxth	r0, r3
 80137fc:	b9a8      	cbnz	r0, 801382a <__lo0bits+0x52>
 80137fe:	0c1b      	lsrs	r3, r3, #16
 8013800:	2010      	movs	r0, #16
 8013802:	b2da      	uxtb	r2, r3
 8013804:	b90a      	cbnz	r2, 801380a <__lo0bits+0x32>
 8013806:	3008      	adds	r0, #8
 8013808:	0a1b      	lsrs	r3, r3, #8
 801380a:	071a      	lsls	r2, r3, #28
 801380c:	bf04      	itt	eq
 801380e:	091b      	lsreq	r3, r3, #4
 8013810:	3004      	addeq	r0, #4
 8013812:	079a      	lsls	r2, r3, #30
 8013814:	bf04      	itt	eq
 8013816:	089b      	lsreq	r3, r3, #2
 8013818:	3002      	addeq	r0, #2
 801381a:	07da      	lsls	r2, r3, #31
 801381c:	d403      	bmi.n	8013826 <__lo0bits+0x4e>
 801381e:	085b      	lsrs	r3, r3, #1
 8013820:	f100 0001 	add.w	r0, r0, #1
 8013824:	d005      	beq.n	8013832 <__lo0bits+0x5a>
 8013826:	600b      	str	r3, [r1, #0]
 8013828:	4770      	bx	lr
 801382a:	4610      	mov	r0, r2
 801382c:	e7e9      	b.n	8013802 <__lo0bits+0x2a>
 801382e:	2000      	movs	r0, #0
 8013830:	4770      	bx	lr
 8013832:	2020      	movs	r0, #32
 8013834:	4770      	bx	lr
	...

08013838 <__i2b>:
 8013838:	b510      	push	{r4, lr}
 801383a:	460c      	mov	r4, r1
 801383c:	2101      	movs	r1, #1
 801383e:	f7ff ff03 	bl	8013648 <_Balloc>
 8013842:	4602      	mov	r2, r0
 8013844:	b928      	cbnz	r0, 8013852 <__i2b+0x1a>
 8013846:	4b05      	ldr	r3, [pc, #20]	; (801385c <__i2b+0x24>)
 8013848:	4805      	ldr	r0, [pc, #20]	; (8013860 <__i2b+0x28>)
 801384a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801384e:	f000 fbdb 	bl	8014008 <__assert_func>
 8013852:	2301      	movs	r3, #1
 8013854:	6144      	str	r4, [r0, #20]
 8013856:	6103      	str	r3, [r0, #16]
 8013858:	bd10      	pop	{r4, pc}
 801385a:	bf00      	nop
 801385c:	080160e7 	.word	0x080160e7
 8013860:	08016158 	.word	0x08016158

08013864 <__multiply>:
 8013864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013868:	4691      	mov	r9, r2
 801386a:	690a      	ldr	r2, [r1, #16]
 801386c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013870:	429a      	cmp	r2, r3
 8013872:	bfb8      	it	lt
 8013874:	460b      	movlt	r3, r1
 8013876:	460c      	mov	r4, r1
 8013878:	bfbc      	itt	lt
 801387a:	464c      	movlt	r4, r9
 801387c:	4699      	movlt	r9, r3
 801387e:	6927      	ldr	r7, [r4, #16]
 8013880:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013884:	68a3      	ldr	r3, [r4, #8]
 8013886:	6861      	ldr	r1, [r4, #4]
 8013888:	eb07 060a 	add.w	r6, r7, sl
 801388c:	42b3      	cmp	r3, r6
 801388e:	b085      	sub	sp, #20
 8013890:	bfb8      	it	lt
 8013892:	3101      	addlt	r1, #1
 8013894:	f7ff fed8 	bl	8013648 <_Balloc>
 8013898:	b930      	cbnz	r0, 80138a8 <__multiply+0x44>
 801389a:	4602      	mov	r2, r0
 801389c:	4b44      	ldr	r3, [pc, #272]	; (80139b0 <__multiply+0x14c>)
 801389e:	4845      	ldr	r0, [pc, #276]	; (80139b4 <__multiply+0x150>)
 80138a0:	f240 115d 	movw	r1, #349	; 0x15d
 80138a4:	f000 fbb0 	bl	8014008 <__assert_func>
 80138a8:	f100 0514 	add.w	r5, r0, #20
 80138ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80138b0:	462b      	mov	r3, r5
 80138b2:	2200      	movs	r2, #0
 80138b4:	4543      	cmp	r3, r8
 80138b6:	d321      	bcc.n	80138fc <__multiply+0x98>
 80138b8:	f104 0314 	add.w	r3, r4, #20
 80138bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80138c0:	f109 0314 	add.w	r3, r9, #20
 80138c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80138c8:	9202      	str	r2, [sp, #8]
 80138ca:	1b3a      	subs	r2, r7, r4
 80138cc:	3a15      	subs	r2, #21
 80138ce:	f022 0203 	bic.w	r2, r2, #3
 80138d2:	3204      	adds	r2, #4
 80138d4:	f104 0115 	add.w	r1, r4, #21
 80138d8:	428f      	cmp	r7, r1
 80138da:	bf38      	it	cc
 80138dc:	2204      	movcc	r2, #4
 80138de:	9201      	str	r2, [sp, #4]
 80138e0:	9a02      	ldr	r2, [sp, #8]
 80138e2:	9303      	str	r3, [sp, #12]
 80138e4:	429a      	cmp	r2, r3
 80138e6:	d80c      	bhi.n	8013902 <__multiply+0x9e>
 80138e8:	2e00      	cmp	r6, #0
 80138ea:	dd03      	ble.n	80138f4 <__multiply+0x90>
 80138ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	d05a      	beq.n	80139aa <__multiply+0x146>
 80138f4:	6106      	str	r6, [r0, #16]
 80138f6:	b005      	add	sp, #20
 80138f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138fc:	f843 2b04 	str.w	r2, [r3], #4
 8013900:	e7d8      	b.n	80138b4 <__multiply+0x50>
 8013902:	f8b3 a000 	ldrh.w	sl, [r3]
 8013906:	f1ba 0f00 	cmp.w	sl, #0
 801390a:	d024      	beq.n	8013956 <__multiply+0xf2>
 801390c:	f104 0e14 	add.w	lr, r4, #20
 8013910:	46a9      	mov	r9, r5
 8013912:	f04f 0c00 	mov.w	ip, #0
 8013916:	f85e 2b04 	ldr.w	r2, [lr], #4
 801391a:	f8d9 1000 	ldr.w	r1, [r9]
 801391e:	fa1f fb82 	uxth.w	fp, r2
 8013922:	b289      	uxth	r1, r1
 8013924:	fb0a 110b 	mla	r1, sl, fp, r1
 8013928:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801392c:	f8d9 2000 	ldr.w	r2, [r9]
 8013930:	4461      	add	r1, ip
 8013932:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013936:	fb0a c20b 	mla	r2, sl, fp, ip
 801393a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801393e:	b289      	uxth	r1, r1
 8013940:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013944:	4577      	cmp	r7, lr
 8013946:	f849 1b04 	str.w	r1, [r9], #4
 801394a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801394e:	d8e2      	bhi.n	8013916 <__multiply+0xb2>
 8013950:	9a01      	ldr	r2, [sp, #4]
 8013952:	f845 c002 	str.w	ip, [r5, r2]
 8013956:	9a03      	ldr	r2, [sp, #12]
 8013958:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801395c:	3304      	adds	r3, #4
 801395e:	f1b9 0f00 	cmp.w	r9, #0
 8013962:	d020      	beq.n	80139a6 <__multiply+0x142>
 8013964:	6829      	ldr	r1, [r5, #0]
 8013966:	f104 0c14 	add.w	ip, r4, #20
 801396a:	46ae      	mov	lr, r5
 801396c:	f04f 0a00 	mov.w	sl, #0
 8013970:	f8bc b000 	ldrh.w	fp, [ip]
 8013974:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013978:	fb09 220b 	mla	r2, r9, fp, r2
 801397c:	4492      	add	sl, r2
 801397e:	b289      	uxth	r1, r1
 8013980:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013984:	f84e 1b04 	str.w	r1, [lr], #4
 8013988:	f85c 2b04 	ldr.w	r2, [ip], #4
 801398c:	f8be 1000 	ldrh.w	r1, [lr]
 8013990:	0c12      	lsrs	r2, r2, #16
 8013992:	fb09 1102 	mla	r1, r9, r2, r1
 8013996:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801399a:	4567      	cmp	r7, ip
 801399c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80139a0:	d8e6      	bhi.n	8013970 <__multiply+0x10c>
 80139a2:	9a01      	ldr	r2, [sp, #4]
 80139a4:	50a9      	str	r1, [r5, r2]
 80139a6:	3504      	adds	r5, #4
 80139a8:	e79a      	b.n	80138e0 <__multiply+0x7c>
 80139aa:	3e01      	subs	r6, #1
 80139ac:	e79c      	b.n	80138e8 <__multiply+0x84>
 80139ae:	bf00      	nop
 80139b0:	080160e7 	.word	0x080160e7
 80139b4:	08016158 	.word	0x08016158

080139b8 <__pow5mult>:
 80139b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80139bc:	4615      	mov	r5, r2
 80139be:	f012 0203 	ands.w	r2, r2, #3
 80139c2:	4606      	mov	r6, r0
 80139c4:	460f      	mov	r7, r1
 80139c6:	d007      	beq.n	80139d8 <__pow5mult+0x20>
 80139c8:	4c25      	ldr	r4, [pc, #148]	; (8013a60 <__pow5mult+0xa8>)
 80139ca:	3a01      	subs	r2, #1
 80139cc:	2300      	movs	r3, #0
 80139ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80139d2:	f7ff fe9b 	bl	801370c <__multadd>
 80139d6:	4607      	mov	r7, r0
 80139d8:	10ad      	asrs	r5, r5, #2
 80139da:	d03d      	beq.n	8013a58 <__pow5mult+0xa0>
 80139dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80139de:	b97c      	cbnz	r4, 8013a00 <__pow5mult+0x48>
 80139e0:	2010      	movs	r0, #16
 80139e2:	f7ff fe1b 	bl	801361c <malloc>
 80139e6:	4602      	mov	r2, r0
 80139e8:	6270      	str	r0, [r6, #36]	; 0x24
 80139ea:	b928      	cbnz	r0, 80139f8 <__pow5mult+0x40>
 80139ec:	4b1d      	ldr	r3, [pc, #116]	; (8013a64 <__pow5mult+0xac>)
 80139ee:	481e      	ldr	r0, [pc, #120]	; (8013a68 <__pow5mult+0xb0>)
 80139f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80139f4:	f000 fb08 	bl	8014008 <__assert_func>
 80139f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80139fc:	6004      	str	r4, [r0, #0]
 80139fe:	60c4      	str	r4, [r0, #12]
 8013a00:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013a04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013a08:	b94c      	cbnz	r4, 8013a1e <__pow5mult+0x66>
 8013a0a:	f240 2171 	movw	r1, #625	; 0x271
 8013a0e:	4630      	mov	r0, r6
 8013a10:	f7ff ff12 	bl	8013838 <__i2b>
 8013a14:	2300      	movs	r3, #0
 8013a16:	f8c8 0008 	str.w	r0, [r8, #8]
 8013a1a:	4604      	mov	r4, r0
 8013a1c:	6003      	str	r3, [r0, #0]
 8013a1e:	f04f 0900 	mov.w	r9, #0
 8013a22:	07eb      	lsls	r3, r5, #31
 8013a24:	d50a      	bpl.n	8013a3c <__pow5mult+0x84>
 8013a26:	4639      	mov	r1, r7
 8013a28:	4622      	mov	r2, r4
 8013a2a:	4630      	mov	r0, r6
 8013a2c:	f7ff ff1a 	bl	8013864 <__multiply>
 8013a30:	4639      	mov	r1, r7
 8013a32:	4680      	mov	r8, r0
 8013a34:	4630      	mov	r0, r6
 8013a36:	f7ff fe47 	bl	80136c8 <_Bfree>
 8013a3a:	4647      	mov	r7, r8
 8013a3c:	106d      	asrs	r5, r5, #1
 8013a3e:	d00b      	beq.n	8013a58 <__pow5mult+0xa0>
 8013a40:	6820      	ldr	r0, [r4, #0]
 8013a42:	b938      	cbnz	r0, 8013a54 <__pow5mult+0x9c>
 8013a44:	4622      	mov	r2, r4
 8013a46:	4621      	mov	r1, r4
 8013a48:	4630      	mov	r0, r6
 8013a4a:	f7ff ff0b 	bl	8013864 <__multiply>
 8013a4e:	6020      	str	r0, [r4, #0]
 8013a50:	f8c0 9000 	str.w	r9, [r0]
 8013a54:	4604      	mov	r4, r0
 8013a56:	e7e4      	b.n	8013a22 <__pow5mult+0x6a>
 8013a58:	4638      	mov	r0, r7
 8013a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a5e:	bf00      	nop
 8013a60:	080162a8 	.word	0x080162a8
 8013a64:	08016075 	.word	0x08016075
 8013a68:	08016158 	.word	0x08016158

08013a6c <__lshift>:
 8013a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a70:	460c      	mov	r4, r1
 8013a72:	6849      	ldr	r1, [r1, #4]
 8013a74:	6923      	ldr	r3, [r4, #16]
 8013a76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013a7a:	68a3      	ldr	r3, [r4, #8]
 8013a7c:	4607      	mov	r7, r0
 8013a7e:	4691      	mov	r9, r2
 8013a80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013a84:	f108 0601 	add.w	r6, r8, #1
 8013a88:	42b3      	cmp	r3, r6
 8013a8a:	db0b      	blt.n	8013aa4 <__lshift+0x38>
 8013a8c:	4638      	mov	r0, r7
 8013a8e:	f7ff fddb 	bl	8013648 <_Balloc>
 8013a92:	4605      	mov	r5, r0
 8013a94:	b948      	cbnz	r0, 8013aaa <__lshift+0x3e>
 8013a96:	4602      	mov	r2, r0
 8013a98:	4b2a      	ldr	r3, [pc, #168]	; (8013b44 <__lshift+0xd8>)
 8013a9a:	482b      	ldr	r0, [pc, #172]	; (8013b48 <__lshift+0xdc>)
 8013a9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013aa0:	f000 fab2 	bl	8014008 <__assert_func>
 8013aa4:	3101      	adds	r1, #1
 8013aa6:	005b      	lsls	r3, r3, #1
 8013aa8:	e7ee      	b.n	8013a88 <__lshift+0x1c>
 8013aaa:	2300      	movs	r3, #0
 8013aac:	f100 0114 	add.w	r1, r0, #20
 8013ab0:	f100 0210 	add.w	r2, r0, #16
 8013ab4:	4618      	mov	r0, r3
 8013ab6:	4553      	cmp	r3, sl
 8013ab8:	db37      	blt.n	8013b2a <__lshift+0xbe>
 8013aba:	6920      	ldr	r0, [r4, #16]
 8013abc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013ac0:	f104 0314 	add.w	r3, r4, #20
 8013ac4:	f019 091f 	ands.w	r9, r9, #31
 8013ac8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013acc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013ad0:	d02f      	beq.n	8013b32 <__lshift+0xc6>
 8013ad2:	f1c9 0e20 	rsb	lr, r9, #32
 8013ad6:	468a      	mov	sl, r1
 8013ad8:	f04f 0c00 	mov.w	ip, #0
 8013adc:	681a      	ldr	r2, [r3, #0]
 8013ade:	fa02 f209 	lsl.w	r2, r2, r9
 8013ae2:	ea42 020c 	orr.w	r2, r2, ip
 8013ae6:	f84a 2b04 	str.w	r2, [sl], #4
 8013aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8013aee:	4298      	cmp	r0, r3
 8013af0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8013af4:	d8f2      	bhi.n	8013adc <__lshift+0x70>
 8013af6:	1b03      	subs	r3, r0, r4
 8013af8:	3b15      	subs	r3, #21
 8013afa:	f023 0303 	bic.w	r3, r3, #3
 8013afe:	3304      	adds	r3, #4
 8013b00:	f104 0215 	add.w	r2, r4, #21
 8013b04:	4290      	cmp	r0, r2
 8013b06:	bf38      	it	cc
 8013b08:	2304      	movcc	r3, #4
 8013b0a:	f841 c003 	str.w	ip, [r1, r3]
 8013b0e:	f1bc 0f00 	cmp.w	ip, #0
 8013b12:	d001      	beq.n	8013b18 <__lshift+0xac>
 8013b14:	f108 0602 	add.w	r6, r8, #2
 8013b18:	3e01      	subs	r6, #1
 8013b1a:	4638      	mov	r0, r7
 8013b1c:	612e      	str	r6, [r5, #16]
 8013b1e:	4621      	mov	r1, r4
 8013b20:	f7ff fdd2 	bl	80136c8 <_Bfree>
 8013b24:	4628      	mov	r0, r5
 8013b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8013b2e:	3301      	adds	r3, #1
 8013b30:	e7c1      	b.n	8013ab6 <__lshift+0x4a>
 8013b32:	3904      	subs	r1, #4
 8013b34:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b38:	f841 2f04 	str.w	r2, [r1, #4]!
 8013b3c:	4298      	cmp	r0, r3
 8013b3e:	d8f9      	bhi.n	8013b34 <__lshift+0xc8>
 8013b40:	e7ea      	b.n	8013b18 <__lshift+0xac>
 8013b42:	bf00      	nop
 8013b44:	080160e7 	.word	0x080160e7
 8013b48:	08016158 	.word	0x08016158

08013b4c <__mcmp>:
 8013b4c:	b530      	push	{r4, r5, lr}
 8013b4e:	6902      	ldr	r2, [r0, #16]
 8013b50:	690c      	ldr	r4, [r1, #16]
 8013b52:	1b12      	subs	r2, r2, r4
 8013b54:	d10e      	bne.n	8013b74 <__mcmp+0x28>
 8013b56:	f100 0314 	add.w	r3, r0, #20
 8013b5a:	3114      	adds	r1, #20
 8013b5c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013b60:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013b64:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013b68:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013b6c:	42a5      	cmp	r5, r4
 8013b6e:	d003      	beq.n	8013b78 <__mcmp+0x2c>
 8013b70:	d305      	bcc.n	8013b7e <__mcmp+0x32>
 8013b72:	2201      	movs	r2, #1
 8013b74:	4610      	mov	r0, r2
 8013b76:	bd30      	pop	{r4, r5, pc}
 8013b78:	4283      	cmp	r3, r0
 8013b7a:	d3f3      	bcc.n	8013b64 <__mcmp+0x18>
 8013b7c:	e7fa      	b.n	8013b74 <__mcmp+0x28>
 8013b7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013b82:	e7f7      	b.n	8013b74 <__mcmp+0x28>

08013b84 <__mdiff>:
 8013b84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b88:	460c      	mov	r4, r1
 8013b8a:	4606      	mov	r6, r0
 8013b8c:	4611      	mov	r1, r2
 8013b8e:	4620      	mov	r0, r4
 8013b90:	4690      	mov	r8, r2
 8013b92:	f7ff ffdb 	bl	8013b4c <__mcmp>
 8013b96:	1e05      	subs	r5, r0, #0
 8013b98:	d110      	bne.n	8013bbc <__mdiff+0x38>
 8013b9a:	4629      	mov	r1, r5
 8013b9c:	4630      	mov	r0, r6
 8013b9e:	f7ff fd53 	bl	8013648 <_Balloc>
 8013ba2:	b930      	cbnz	r0, 8013bb2 <__mdiff+0x2e>
 8013ba4:	4b3a      	ldr	r3, [pc, #232]	; (8013c90 <__mdiff+0x10c>)
 8013ba6:	4602      	mov	r2, r0
 8013ba8:	f240 2132 	movw	r1, #562	; 0x232
 8013bac:	4839      	ldr	r0, [pc, #228]	; (8013c94 <__mdiff+0x110>)
 8013bae:	f000 fa2b 	bl	8014008 <__assert_func>
 8013bb2:	2301      	movs	r3, #1
 8013bb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013bb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013bbc:	bfa4      	itt	ge
 8013bbe:	4643      	movge	r3, r8
 8013bc0:	46a0      	movge	r8, r4
 8013bc2:	4630      	mov	r0, r6
 8013bc4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013bc8:	bfa6      	itte	ge
 8013bca:	461c      	movge	r4, r3
 8013bcc:	2500      	movge	r5, #0
 8013bce:	2501      	movlt	r5, #1
 8013bd0:	f7ff fd3a 	bl	8013648 <_Balloc>
 8013bd4:	b920      	cbnz	r0, 8013be0 <__mdiff+0x5c>
 8013bd6:	4b2e      	ldr	r3, [pc, #184]	; (8013c90 <__mdiff+0x10c>)
 8013bd8:	4602      	mov	r2, r0
 8013bda:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013bde:	e7e5      	b.n	8013bac <__mdiff+0x28>
 8013be0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013be4:	6926      	ldr	r6, [r4, #16]
 8013be6:	60c5      	str	r5, [r0, #12]
 8013be8:	f104 0914 	add.w	r9, r4, #20
 8013bec:	f108 0514 	add.w	r5, r8, #20
 8013bf0:	f100 0e14 	add.w	lr, r0, #20
 8013bf4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8013bf8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8013bfc:	f108 0210 	add.w	r2, r8, #16
 8013c00:	46f2      	mov	sl, lr
 8013c02:	2100      	movs	r1, #0
 8013c04:	f859 3b04 	ldr.w	r3, [r9], #4
 8013c08:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013c0c:	fa1f f883 	uxth.w	r8, r3
 8013c10:	fa11 f18b 	uxtah	r1, r1, fp
 8013c14:	0c1b      	lsrs	r3, r3, #16
 8013c16:	eba1 0808 	sub.w	r8, r1, r8
 8013c1a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013c1e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013c22:	fa1f f888 	uxth.w	r8, r8
 8013c26:	1419      	asrs	r1, r3, #16
 8013c28:	454e      	cmp	r6, r9
 8013c2a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013c2e:	f84a 3b04 	str.w	r3, [sl], #4
 8013c32:	d8e7      	bhi.n	8013c04 <__mdiff+0x80>
 8013c34:	1b33      	subs	r3, r6, r4
 8013c36:	3b15      	subs	r3, #21
 8013c38:	f023 0303 	bic.w	r3, r3, #3
 8013c3c:	3304      	adds	r3, #4
 8013c3e:	3415      	adds	r4, #21
 8013c40:	42a6      	cmp	r6, r4
 8013c42:	bf38      	it	cc
 8013c44:	2304      	movcc	r3, #4
 8013c46:	441d      	add	r5, r3
 8013c48:	4473      	add	r3, lr
 8013c4a:	469e      	mov	lr, r3
 8013c4c:	462e      	mov	r6, r5
 8013c4e:	4566      	cmp	r6, ip
 8013c50:	d30e      	bcc.n	8013c70 <__mdiff+0xec>
 8013c52:	f10c 0203 	add.w	r2, ip, #3
 8013c56:	1b52      	subs	r2, r2, r5
 8013c58:	f022 0203 	bic.w	r2, r2, #3
 8013c5c:	3d03      	subs	r5, #3
 8013c5e:	45ac      	cmp	ip, r5
 8013c60:	bf38      	it	cc
 8013c62:	2200      	movcc	r2, #0
 8013c64:	441a      	add	r2, r3
 8013c66:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8013c6a:	b17b      	cbz	r3, 8013c8c <__mdiff+0x108>
 8013c6c:	6107      	str	r7, [r0, #16]
 8013c6e:	e7a3      	b.n	8013bb8 <__mdiff+0x34>
 8013c70:	f856 8b04 	ldr.w	r8, [r6], #4
 8013c74:	fa11 f288 	uxtah	r2, r1, r8
 8013c78:	1414      	asrs	r4, r2, #16
 8013c7a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8013c7e:	b292      	uxth	r2, r2
 8013c80:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013c84:	f84e 2b04 	str.w	r2, [lr], #4
 8013c88:	1421      	asrs	r1, r4, #16
 8013c8a:	e7e0      	b.n	8013c4e <__mdiff+0xca>
 8013c8c:	3f01      	subs	r7, #1
 8013c8e:	e7ea      	b.n	8013c66 <__mdiff+0xe2>
 8013c90:	080160e7 	.word	0x080160e7
 8013c94:	08016158 	.word	0x08016158

08013c98 <__d2b>:
 8013c98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013c9c:	4689      	mov	r9, r1
 8013c9e:	2101      	movs	r1, #1
 8013ca0:	ec57 6b10 	vmov	r6, r7, d0
 8013ca4:	4690      	mov	r8, r2
 8013ca6:	f7ff fccf 	bl	8013648 <_Balloc>
 8013caa:	4604      	mov	r4, r0
 8013cac:	b930      	cbnz	r0, 8013cbc <__d2b+0x24>
 8013cae:	4602      	mov	r2, r0
 8013cb0:	4b25      	ldr	r3, [pc, #148]	; (8013d48 <__d2b+0xb0>)
 8013cb2:	4826      	ldr	r0, [pc, #152]	; (8013d4c <__d2b+0xb4>)
 8013cb4:	f240 310a 	movw	r1, #778	; 0x30a
 8013cb8:	f000 f9a6 	bl	8014008 <__assert_func>
 8013cbc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013cc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013cc4:	bb35      	cbnz	r5, 8013d14 <__d2b+0x7c>
 8013cc6:	2e00      	cmp	r6, #0
 8013cc8:	9301      	str	r3, [sp, #4]
 8013cca:	d028      	beq.n	8013d1e <__d2b+0x86>
 8013ccc:	4668      	mov	r0, sp
 8013cce:	9600      	str	r6, [sp, #0]
 8013cd0:	f7ff fd82 	bl	80137d8 <__lo0bits>
 8013cd4:	9900      	ldr	r1, [sp, #0]
 8013cd6:	b300      	cbz	r0, 8013d1a <__d2b+0x82>
 8013cd8:	9a01      	ldr	r2, [sp, #4]
 8013cda:	f1c0 0320 	rsb	r3, r0, #32
 8013cde:	fa02 f303 	lsl.w	r3, r2, r3
 8013ce2:	430b      	orrs	r3, r1
 8013ce4:	40c2      	lsrs	r2, r0
 8013ce6:	6163      	str	r3, [r4, #20]
 8013ce8:	9201      	str	r2, [sp, #4]
 8013cea:	9b01      	ldr	r3, [sp, #4]
 8013cec:	61a3      	str	r3, [r4, #24]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	bf14      	ite	ne
 8013cf2:	2202      	movne	r2, #2
 8013cf4:	2201      	moveq	r2, #1
 8013cf6:	6122      	str	r2, [r4, #16]
 8013cf8:	b1d5      	cbz	r5, 8013d30 <__d2b+0x98>
 8013cfa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013cfe:	4405      	add	r5, r0
 8013d00:	f8c9 5000 	str.w	r5, [r9]
 8013d04:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013d08:	f8c8 0000 	str.w	r0, [r8]
 8013d0c:	4620      	mov	r0, r4
 8013d0e:	b003      	add	sp, #12
 8013d10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013d14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013d18:	e7d5      	b.n	8013cc6 <__d2b+0x2e>
 8013d1a:	6161      	str	r1, [r4, #20]
 8013d1c:	e7e5      	b.n	8013cea <__d2b+0x52>
 8013d1e:	a801      	add	r0, sp, #4
 8013d20:	f7ff fd5a 	bl	80137d8 <__lo0bits>
 8013d24:	9b01      	ldr	r3, [sp, #4]
 8013d26:	6163      	str	r3, [r4, #20]
 8013d28:	2201      	movs	r2, #1
 8013d2a:	6122      	str	r2, [r4, #16]
 8013d2c:	3020      	adds	r0, #32
 8013d2e:	e7e3      	b.n	8013cf8 <__d2b+0x60>
 8013d30:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013d34:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013d38:	f8c9 0000 	str.w	r0, [r9]
 8013d3c:	6918      	ldr	r0, [r3, #16]
 8013d3e:	f7ff fd2b 	bl	8013798 <__hi0bits>
 8013d42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013d46:	e7df      	b.n	8013d08 <__d2b+0x70>
 8013d48:	080160e7 	.word	0x080160e7
 8013d4c:	08016158 	.word	0x08016158

08013d50 <_calloc_r>:
 8013d50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013d52:	fba1 2402 	umull	r2, r4, r1, r2
 8013d56:	b94c      	cbnz	r4, 8013d6c <_calloc_r+0x1c>
 8013d58:	4611      	mov	r1, r2
 8013d5a:	9201      	str	r2, [sp, #4]
 8013d5c:	f000 f87a 	bl	8013e54 <_malloc_r>
 8013d60:	9a01      	ldr	r2, [sp, #4]
 8013d62:	4605      	mov	r5, r0
 8013d64:	b930      	cbnz	r0, 8013d74 <_calloc_r+0x24>
 8013d66:	4628      	mov	r0, r5
 8013d68:	b003      	add	sp, #12
 8013d6a:	bd30      	pop	{r4, r5, pc}
 8013d6c:	220c      	movs	r2, #12
 8013d6e:	6002      	str	r2, [r0, #0]
 8013d70:	2500      	movs	r5, #0
 8013d72:	e7f8      	b.n	8013d66 <_calloc_r+0x16>
 8013d74:	4621      	mov	r1, r4
 8013d76:	f7fd feb3 	bl	8011ae0 <memset>
 8013d7a:	e7f4      	b.n	8013d66 <_calloc_r+0x16>

08013d7c <_free_r>:
 8013d7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013d7e:	2900      	cmp	r1, #0
 8013d80:	d044      	beq.n	8013e0c <_free_r+0x90>
 8013d82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013d86:	9001      	str	r0, [sp, #4]
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	f1a1 0404 	sub.w	r4, r1, #4
 8013d8e:	bfb8      	it	lt
 8013d90:	18e4      	addlt	r4, r4, r3
 8013d92:	f000 f9bf 	bl	8014114 <__malloc_lock>
 8013d96:	4a1e      	ldr	r2, [pc, #120]	; (8013e10 <_free_r+0x94>)
 8013d98:	9801      	ldr	r0, [sp, #4]
 8013d9a:	6813      	ldr	r3, [r2, #0]
 8013d9c:	b933      	cbnz	r3, 8013dac <_free_r+0x30>
 8013d9e:	6063      	str	r3, [r4, #4]
 8013da0:	6014      	str	r4, [r2, #0]
 8013da2:	b003      	add	sp, #12
 8013da4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013da8:	f000 b9ba 	b.w	8014120 <__malloc_unlock>
 8013dac:	42a3      	cmp	r3, r4
 8013dae:	d908      	bls.n	8013dc2 <_free_r+0x46>
 8013db0:	6825      	ldr	r5, [r4, #0]
 8013db2:	1961      	adds	r1, r4, r5
 8013db4:	428b      	cmp	r3, r1
 8013db6:	bf01      	itttt	eq
 8013db8:	6819      	ldreq	r1, [r3, #0]
 8013dba:	685b      	ldreq	r3, [r3, #4]
 8013dbc:	1949      	addeq	r1, r1, r5
 8013dbe:	6021      	streq	r1, [r4, #0]
 8013dc0:	e7ed      	b.n	8013d9e <_free_r+0x22>
 8013dc2:	461a      	mov	r2, r3
 8013dc4:	685b      	ldr	r3, [r3, #4]
 8013dc6:	b10b      	cbz	r3, 8013dcc <_free_r+0x50>
 8013dc8:	42a3      	cmp	r3, r4
 8013dca:	d9fa      	bls.n	8013dc2 <_free_r+0x46>
 8013dcc:	6811      	ldr	r1, [r2, #0]
 8013dce:	1855      	adds	r5, r2, r1
 8013dd0:	42a5      	cmp	r5, r4
 8013dd2:	d10b      	bne.n	8013dec <_free_r+0x70>
 8013dd4:	6824      	ldr	r4, [r4, #0]
 8013dd6:	4421      	add	r1, r4
 8013dd8:	1854      	adds	r4, r2, r1
 8013dda:	42a3      	cmp	r3, r4
 8013ddc:	6011      	str	r1, [r2, #0]
 8013dde:	d1e0      	bne.n	8013da2 <_free_r+0x26>
 8013de0:	681c      	ldr	r4, [r3, #0]
 8013de2:	685b      	ldr	r3, [r3, #4]
 8013de4:	6053      	str	r3, [r2, #4]
 8013de6:	4421      	add	r1, r4
 8013de8:	6011      	str	r1, [r2, #0]
 8013dea:	e7da      	b.n	8013da2 <_free_r+0x26>
 8013dec:	d902      	bls.n	8013df4 <_free_r+0x78>
 8013dee:	230c      	movs	r3, #12
 8013df0:	6003      	str	r3, [r0, #0]
 8013df2:	e7d6      	b.n	8013da2 <_free_r+0x26>
 8013df4:	6825      	ldr	r5, [r4, #0]
 8013df6:	1961      	adds	r1, r4, r5
 8013df8:	428b      	cmp	r3, r1
 8013dfa:	bf04      	itt	eq
 8013dfc:	6819      	ldreq	r1, [r3, #0]
 8013dfe:	685b      	ldreq	r3, [r3, #4]
 8013e00:	6063      	str	r3, [r4, #4]
 8013e02:	bf04      	itt	eq
 8013e04:	1949      	addeq	r1, r1, r5
 8013e06:	6021      	streq	r1, [r4, #0]
 8013e08:	6054      	str	r4, [r2, #4]
 8013e0a:	e7ca      	b.n	8013da2 <_free_r+0x26>
 8013e0c:	b003      	add	sp, #12
 8013e0e:	bd30      	pop	{r4, r5, pc}
 8013e10:	24001600 	.word	0x24001600

08013e14 <sbrk_aligned>:
 8013e14:	b570      	push	{r4, r5, r6, lr}
 8013e16:	4e0e      	ldr	r6, [pc, #56]	; (8013e50 <sbrk_aligned+0x3c>)
 8013e18:	460c      	mov	r4, r1
 8013e1a:	6831      	ldr	r1, [r6, #0]
 8013e1c:	4605      	mov	r5, r0
 8013e1e:	b911      	cbnz	r1, 8013e26 <sbrk_aligned+0x12>
 8013e20:	f000 f88c 	bl	8013f3c <_sbrk_r>
 8013e24:	6030      	str	r0, [r6, #0]
 8013e26:	4621      	mov	r1, r4
 8013e28:	4628      	mov	r0, r5
 8013e2a:	f000 f887 	bl	8013f3c <_sbrk_r>
 8013e2e:	1c43      	adds	r3, r0, #1
 8013e30:	d00a      	beq.n	8013e48 <sbrk_aligned+0x34>
 8013e32:	1cc4      	adds	r4, r0, #3
 8013e34:	f024 0403 	bic.w	r4, r4, #3
 8013e38:	42a0      	cmp	r0, r4
 8013e3a:	d007      	beq.n	8013e4c <sbrk_aligned+0x38>
 8013e3c:	1a21      	subs	r1, r4, r0
 8013e3e:	4628      	mov	r0, r5
 8013e40:	f000 f87c 	bl	8013f3c <_sbrk_r>
 8013e44:	3001      	adds	r0, #1
 8013e46:	d101      	bne.n	8013e4c <sbrk_aligned+0x38>
 8013e48:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8013e4c:	4620      	mov	r0, r4
 8013e4e:	bd70      	pop	{r4, r5, r6, pc}
 8013e50:	24001604 	.word	0x24001604

08013e54 <_malloc_r>:
 8013e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e58:	1ccd      	adds	r5, r1, #3
 8013e5a:	f025 0503 	bic.w	r5, r5, #3
 8013e5e:	3508      	adds	r5, #8
 8013e60:	2d0c      	cmp	r5, #12
 8013e62:	bf38      	it	cc
 8013e64:	250c      	movcc	r5, #12
 8013e66:	2d00      	cmp	r5, #0
 8013e68:	4607      	mov	r7, r0
 8013e6a:	db01      	blt.n	8013e70 <_malloc_r+0x1c>
 8013e6c:	42a9      	cmp	r1, r5
 8013e6e:	d905      	bls.n	8013e7c <_malloc_r+0x28>
 8013e70:	230c      	movs	r3, #12
 8013e72:	603b      	str	r3, [r7, #0]
 8013e74:	2600      	movs	r6, #0
 8013e76:	4630      	mov	r0, r6
 8013e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e7c:	4e2e      	ldr	r6, [pc, #184]	; (8013f38 <_malloc_r+0xe4>)
 8013e7e:	f000 f949 	bl	8014114 <__malloc_lock>
 8013e82:	6833      	ldr	r3, [r6, #0]
 8013e84:	461c      	mov	r4, r3
 8013e86:	bb34      	cbnz	r4, 8013ed6 <_malloc_r+0x82>
 8013e88:	4629      	mov	r1, r5
 8013e8a:	4638      	mov	r0, r7
 8013e8c:	f7ff ffc2 	bl	8013e14 <sbrk_aligned>
 8013e90:	1c43      	adds	r3, r0, #1
 8013e92:	4604      	mov	r4, r0
 8013e94:	d14d      	bne.n	8013f32 <_malloc_r+0xde>
 8013e96:	6834      	ldr	r4, [r6, #0]
 8013e98:	4626      	mov	r6, r4
 8013e9a:	2e00      	cmp	r6, #0
 8013e9c:	d140      	bne.n	8013f20 <_malloc_r+0xcc>
 8013e9e:	6823      	ldr	r3, [r4, #0]
 8013ea0:	4631      	mov	r1, r6
 8013ea2:	4638      	mov	r0, r7
 8013ea4:	eb04 0803 	add.w	r8, r4, r3
 8013ea8:	f000 f848 	bl	8013f3c <_sbrk_r>
 8013eac:	4580      	cmp	r8, r0
 8013eae:	d13a      	bne.n	8013f26 <_malloc_r+0xd2>
 8013eb0:	6821      	ldr	r1, [r4, #0]
 8013eb2:	3503      	adds	r5, #3
 8013eb4:	1a6d      	subs	r5, r5, r1
 8013eb6:	f025 0503 	bic.w	r5, r5, #3
 8013eba:	3508      	adds	r5, #8
 8013ebc:	2d0c      	cmp	r5, #12
 8013ebe:	bf38      	it	cc
 8013ec0:	250c      	movcc	r5, #12
 8013ec2:	4629      	mov	r1, r5
 8013ec4:	4638      	mov	r0, r7
 8013ec6:	f7ff ffa5 	bl	8013e14 <sbrk_aligned>
 8013eca:	3001      	adds	r0, #1
 8013ecc:	d02b      	beq.n	8013f26 <_malloc_r+0xd2>
 8013ece:	6823      	ldr	r3, [r4, #0]
 8013ed0:	442b      	add	r3, r5
 8013ed2:	6023      	str	r3, [r4, #0]
 8013ed4:	e00e      	b.n	8013ef4 <_malloc_r+0xa0>
 8013ed6:	6822      	ldr	r2, [r4, #0]
 8013ed8:	1b52      	subs	r2, r2, r5
 8013eda:	d41e      	bmi.n	8013f1a <_malloc_r+0xc6>
 8013edc:	2a0b      	cmp	r2, #11
 8013ede:	d916      	bls.n	8013f0e <_malloc_r+0xba>
 8013ee0:	1961      	adds	r1, r4, r5
 8013ee2:	42a3      	cmp	r3, r4
 8013ee4:	6025      	str	r5, [r4, #0]
 8013ee6:	bf18      	it	ne
 8013ee8:	6059      	strne	r1, [r3, #4]
 8013eea:	6863      	ldr	r3, [r4, #4]
 8013eec:	bf08      	it	eq
 8013eee:	6031      	streq	r1, [r6, #0]
 8013ef0:	5162      	str	r2, [r4, r5]
 8013ef2:	604b      	str	r3, [r1, #4]
 8013ef4:	4638      	mov	r0, r7
 8013ef6:	f104 060b 	add.w	r6, r4, #11
 8013efa:	f000 f911 	bl	8014120 <__malloc_unlock>
 8013efe:	f026 0607 	bic.w	r6, r6, #7
 8013f02:	1d23      	adds	r3, r4, #4
 8013f04:	1af2      	subs	r2, r6, r3
 8013f06:	d0b6      	beq.n	8013e76 <_malloc_r+0x22>
 8013f08:	1b9b      	subs	r3, r3, r6
 8013f0a:	50a3      	str	r3, [r4, r2]
 8013f0c:	e7b3      	b.n	8013e76 <_malloc_r+0x22>
 8013f0e:	6862      	ldr	r2, [r4, #4]
 8013f10:	42a3      	cmp	r3, r4
 8013f12:	bf0c      	ite	eq
 8013f14:	6032      	streq	r2, [r6, #0]
 8013f16:	605a      	strne	r2, [r3, #4]
 8013f18:	e7ec      	b.n	8013ef4 <_malloc_r+0xa0>
 8013f1a:	4623      	mov	r3, r4
 8013f1c:	6864      	ldr	r4, [r4, #4]
 8013f1e:	e7b2      	b.n	8013e86 <_malloc_r+0x32>
 8013f20:	4634      	mov	r4, r6
 8013f22:	6876      	ldr	r6, [r6, #4]
 8013f24:	e7b9      	b.n	8013e9a <_malloc_r+0x46>
 8013f26:	230c      	movs	r3, #12
 8013f28:	603b      	str	r3, [r7, #0]
 8013f2a:	4638      	mov	r0, r7
 8013f2c:	f000 f8f8 	bl	8014120 <__malloc_unlock>
 8013f30:	e7a1      	b.n	8013e76 <_malloc_r+0x22>
 8013f32:	6025      	str	r5, [r4, #0]
 8013f34:	e7de      	b.n	8013ef4 <_malloc_r+0xa0>
 8013f36:	bf00      	nop
 8013f38:	24001600 	.word	0x24001600

08013f3c <_sbrk_r>:
 8013f3c:	b538      	push	{r3, r4, r5, lr}
 8013f3e:	4d06      	ldr	r5, [pc, #24]	; (8013f58 <_sbrk_r+0x1c>)
 8013f40:	2300      	movs	r3, #0
 8013f42:	4604      	mov	r4, r0
 8013f44:	4608      	mov	r0, r1
 8013f46:	602b      	str	r3, [r5, #0]
 8013f48:	f7f1 f9be 	bl	80052c8 <_sbrk>
 8013f4c:	1c43      	adds	r3, r0, #1
 8013f4e:	d102      	bne.n	8013f56 <_sbrk_r+0x1a>
 8013f50:	682b      	ldr	r3, [r5, #0]
 8013f52:	b103      	cbz	r3, 8013f56 <_sbrk_r+0x1a>
 8013f54:	6023      	str	r3, [r4, #0]
 8013f56:	bd38      	pop	{r3, r4, r5, pc}
 8013f58:	24001608 	.word	0x24001608

08013f5c <__sread>:
 8013f5c:	b510      	push	{r4, lr}
 8013f5e:	460c      	mov	r4, r1
 8013f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f64:	f000 fa3c 	bl	80143e0 <_read_r>
 8013f68:	2800      	cmp	r0, #0
 8013f6a:	bfab      	itete	ge
 8013f6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013f6e:	89a3      	ldrhlt	r3, [r4, #12]
 8013f70:	181b      	addge	r3, r3, r0
 8013f72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013f76:	bfac      	ite	ge
 8013f78:	6563      	strge	r3, [r4, #84]	; 0x54
 8013f7a:	81a3      	strhlt	r3, [r4, #12]
 8013f7c:	bd10      	pop	{r4, pc}

08013f7e <__swrite>:
 8013f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f82:	461f      	mov	r7, r3
 8013f84:	898b      	ldrh	r3, [r1, #12]
 8013f86:	05db      	lsls	r3, r3, #23
 8013f88:	4605      	mov	r5, r0
 8013f8a:	460c      	mov	r4, r1
 8013f8c:	4616      	mov	r6, r2
 8013f8e:	d505      	bpl.n	8013f9c <__swrite+0x1e>
 8013f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f94:	2302      	movs	r3, #2
 8013f96:	2200      	movs	r2, #0
 8013f98:	f000 f898 	bl	80140cc <_lseek_r>
 8013f9c:	89a3      	ldrh	r3, [r4, #12]
 8013f9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013fa2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013fa6:	81a3      	strh	r3, [r4, #12]
 8013fa8:	4632      	mov	r2, r6
 8013faa:	463b      	mov	r3, r7
 8013fac:	4628      	mov	r0, r5
 8013fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fb2:	f000 b817 	b.w	8013fe4 <_write_r>

08013fb6 <__sseek>:
 8013fb6:	b510      	push	{r4, lr}
 8013fb8:	460c      	mov	r4, r1
 8013fba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fbe:	f000 f885 	bl	80140cc <_lseek_r>
 8013fc2:	1c43      	adds	r3, r0, #1
 8013fc4:	89a3      	ldrh	r3, [r4, #12]
 8013fc6:	bf15      	itete	ne
 8013fc8:	6560      	strne	r0, [r4, #84]	; 0x54
 8013fca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013fce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013fd2:	81a3      	strheq	r3, [r4, #12]
 8013fd4:	bf18      	it	ne
 8013fd6:	81a3      	strhne	r3, [r4, #12]
 8013fd8:	bd10      	pop	{r4, pc}

08013fda <__sclose>:
 8013fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fde:	f000 b831 	b.w	8014044 <_close_r>
	...

08013fe4 <_write_r>:
 8013fe4:	b538      	push	{r3, r4, r5, lr}
 8013fe6:	4d07      	ldr	r5, [pc, #28]	; (8014004 <_write_r+0x20>)
 8013fe8:	4604      	mov	r4, r0
 8013fea:	4608      	mov	r0, r1
 8013fec:	4611      	mov	r1, r2
 8013fee:	2200      	movs	r2, #0
 8013ff0:	602a      	str	r2, [r5, #0]
 8013ff2:	461a      	mov	r2, r3
 8013ff4:	f7f1 f917 	bl	8005226 <_write>
 8013ff8:	1c43      	adds	r3, r0, #1
 8013ffa:	d102      	bne.n	8014002 <_write_r+0x1e>
 8013ffc:	682b      	ldr	r3, [r5, #0]
 8013ffe:	b103      	cbz	r3, 8014002 <_write_r+0x1e>
 8014000:	6023      	str	r3, [r4, #0]
 8014002:	bd38      	pop	{r3, r4, r5, pc}
 8014004:	24001608 	.word	0x24001608

08014008 <__assert_func>:
 8014008:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801400a:	4614      	mov	r4, r2
 801400c:	461a      	mov	r2, r3
 801400e:	4b09      	ldr	r3, [pc, #36]	; (8014034 <__assert_func+0x2c>)
 8014010:	681b      	ldr	r3, [r3, #0]
 8014012:	4605      	mov	r5, r0
 8014014:	68d8      	ldr	r0, [r3, #12]
 8014016:	b14c      	cbz	r4, 801402c <__assert_func+0x24>
 8014018:	4b07      	ldr	r3, [pc, #28]	; (8014038 <__assert_func+0x30>)
 801401a:	9100      	str	r1, [sp, #0]
 801401c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014020:	4906      	ldr	r1, [pc, #24]	; (801403c <__assert_func+0x34>)
 8014022:	462b      	mov	r3, r5
 8014024:	f000 f81e 	bl	8014064 <fiprintf>
 8014028:	f000 f9f9 	bl	801441e <abort>
 801402c:	4b04      	ldr	r3, [pc, #16]	; (8014040 <__assert_func+0x38>)
 801402e:	461c      	mov	r4, r3
 8014030:	e7f3      	b.n	801401a <__assert_func+0x12>
 8014032:	bf00      	nop
 8014034:	24000240 	.word	0x24000240
 8014038:	080162b4 	.word	0x080162b4
 801403c:	080162c1 	.word	0x080162c1
 8014040:	080162ef 	.word	0x080162ef

08014044 <_close_r>:
 8014044:	b538      	push	{r3, r4, r5, lr}
 8014046:	4d06      	ldr	r5, [pc, #24]	; (8014060 <_close_r+0x1c>)
 8014048:	2300      	movs	r3, #0
 801404a:	4604      	mov	r4, r0
 801404c:	4608      	mov	r0, r1
 801404e:	602b      	str	r3, [r5, #0]
 8014050:	f7f1 f905 	bl	800525e <_close>
 8014054:	1c43      	adds	r3, r0, #1
 8014056:	d102      	bne.n	801405e <_close_r+0x1a>
 8014058:	682b      	ldr	r3, [r5, #0]
 801405a:	b103      	cbz	r3, 801405e <_close_r+0x1a>
 801405c:	6023      	str	r3, [r4, #0]
 801405e:	bd38      	pop	{r3, r4, r5, pc}
 8014060:	24001608 	.word	0x24001608

08014064 <fiprintf>:
 8014064:	b40e      	push	{r1, r2, r3}
 8014066:	b503      	push	{r0, r1, lr}
 8014068:	4601      	mov	r1, r0
 801406a:	ab03      	add	r3, sp, #12
 801406c:	4805      	ldr	r0, [pc, #20]	; (8014084 <fiprintf+0x20>)
 801406e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014072:	6800      	ldr	r0, [r0, #0]
 8014074:	9301      	str	r3, [sp, #4]
 8014076:	f000 f883 	bl	8014180 <_vfiprintf_r>
 801407a:	b002      	add	sp, #8
 801407c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014080:	b003      	add	sp, #12
 8014082:	4770      	bx	lr
 8014084:	24000240 	.word	0x24000240

08014088 <_fstat_r>:
 8014088:	b538      	push	{r3, r4, r5, lr}
 801408a:	4d07      	ldr	r5, [pc, #28]	; (80140a8 <_fstat_r+0x20>)
 801408c:	2300      	movs	r3, #0
 801408e:	4604      	mov	r4, r0
 8014090:	4608      	mov	r0, r1
 8014092:	4611      	mov	r1, r2
 8014094:	602b      	str	r3, [r5, #0]
 8014096:	f7f1 f8ee 	bl	8005276 <_fstat>
 801409a:	1c43      	adds	r3, r0, #1
 801409c:	d102      	bne.n	80140a4 <_fstat_r+0x1c>
 801409e:	682b      	ldr	r3, [r5, #0]
 80140a0:	b103      	cbz	r3, 80140a4 <_fstat_r+0x1c>
 80140a2:	6023      	str	r3, [r4, #0]
 80140a4:	bd38      	pop	{r3, r4, r5, pc}
 80140a6:	bf00      	nop
 80140a8:	24001608 	.word	0x24001608

080140ac <_isatty_r>:
 80140ac:	b538      	push	{r3, r4, r5, lr}
 80140ae:	4d06      	ldr	r5, [pc, #24]	; (80140c8 <_isatty_r+0x1c>)
 80140b0:	2300      	movs	r3, #0
 80140b2:	4604      	mov	r4, r0
 80140b4:	4608      	mov	r0, r1
 80140b6:	602b      	str	r3, [r5, #0]
 80140b8:	f7f1 f8ed 	bl	8005296 <_isatty>
 80140bc:	1c43      	adds	r3, r0, #1
 80140be:	d102      	bne.n	80140c6 <_isatty_r+0x1a>
 80140c0:	682b      	ldr	r3, [r5, #0]
 80140c2:	b103      	cbz	r3, 80140c6 <_isatty_r+0x1a>
 80140c4:	6023      	str	r3, [r4, #0]
 80140c6:	bd38      	pop	{r3, r4, r5, pc}
 80140c8:	24001608 	.word	0x24001608

080140cc <_lseek_r>:
 80140cc:	b538      	push	{r3, r4, r5, lr}
 80140ce:	4d07      	ldr	r5, [pc, #28]	; (80140ec <_lseek_r+0x20>)
 80140d0:	4604      	mov	r4, r0
 80140d2:	4608      	mov	r0, r1
 80140d4:	4611      	mov	r1, r2
 80140d6:	2200      	movs	r2, #0
 80140d8:	602a      	str	r2, [r5, #0]
 80140da:	461a      	mov	r2, r3
 80140dc:	f7f1 f8e6 	bl	80052ac <_lseek>
 80140e0:	1c43      	adds	r3, r0, #1
 80140e2:	d102      	bne.n	80140ea <_lseek_r+0x1e>
 80140e4:	682b      	ldr	r3, [r5, #0]
 80140e6:	b103      	cbz	r3, 80140ea <_lseek_r+0x1e>
 80140e8:	6023      	str	r3, [r4, #0]
 80140ea:	bd38      	pop	{r3, r4, r5, pc}
 80140ec:	24001608 	.word	0x24001608

080140f0 <__ascii_mbtowc>:
 80140f0:	b082      	sub	sp, #8
 80140f2:	b901      	cbnz	r1, 80140f6 <__ascii_mbtowc+0x6>
 80140f4:	a901      	add	r1, sp, #4
 80140f6:	b142      	cbz	r2, 801410a <__ascii_mbtowc+0x1a>
 80140f8:	b14b      	cbz	r3, 801410e <__ascii_mbtowc+0x1e>
 80140fa:	7813      	ldrb	r3, [r2, #0]
 80140fc:	600b      	str	r3, [r1, #0]
 80140fe:	7812      	ldrb	r2, [r2, #0]
 8014100:	1e10      	subs	r0, r2, #0
 8014102:	bf18      	it	ne
 8014104:	2001      	movne	r0, #1
 8014106:	b002      	add	sp, #8
 8014108:	4770      	bx	lr
 801410a:	4610      	mov	r0, r2
 801410c:	e7fb      	b.n	8014106 <__ascii_mbtowc+0x16>
 801410e:	f06f 0001 	mvn.w	r0, #1
 8014112:	e7f8      	b.n	8014106 <__ascii_mbtowc+0x16>

08014114 <__malloc_lock>:
 8014114:	4801      	ldr	r0, [pc, #4]	; (801411c <__malloc_lock+0x8>)
 8014116:	f7ff ba1a 	b.w	801354e <__retarget_lock_acquire_recursive>
 801411a:	bf00      	nop
 801411c:	240015fc 	.word	0x240015fc

08014120 <__malloc_unlock>:
 8014120:	4801      	ldr	r0, [pc, #4]	; (8014128 <__malloc_unlock+0x8>)
 8014122:	f7ff ba15 	b.w	8013550 <__retarget_lock_release_recursive>
 8014126:	bf00      	nop
 8014128:	240015fc 	.word	0x240015fc

0801412c <__sfputc_r>:
 801412c:	6893      	ldr	r3, [r2, #8]
 801412e:	3b01      	subs	r3, #1
 8014130:	2b00      	cmp	r3, #0
 8014132:	b410      	push	{r4}
 8014134:	6093      	str	r3, [r2, #8]
 8014136:	da08      	bge.n	801414a <__sfputc_r+0x1e>
 8014138:	6994      	ldr	r4, [r2, #24]
 801413a:	42a3      	cmp	r3, r4
 801413c:	db01      	blt.n	8014142 <__sfputc_r+0x16>
 801413e:	290a      	cmp	r1, #10
 8014140:	d103      	bne.n	801414a <__sfputc_r+0x1e>
 8014142:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014146:	f7fe b98b 	b.w	8012460 <__swbuf_r>
 801414a:	6813      	ldr	r3, [r2, #0]
 801414c:	1c58      	adds	r0, r3, #1
 801414e:	6010      	str	r0, [r2, #0]
 8014150:	7019      	strb	r1, [r3, #0]
 8014152:	4608      	mov	r0, r1
 8014154:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014158:	4770      	bx	lr

0801415a <__sfputs_r>:
 801415a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801415c:	4606      	mov	r6, r0
 801415e:	460f      	mov	r7, r1
 8014160:	4614      	mov	r4, r2
 8014162:	18d5      	adds	r5, r2, r3
 8014164:	42ac      	cmp	r4, r5
 8014166:	d101      	bne.n	801416c <__sfputs_r+0x12>
 8014168:	2000      	movs	r0, #0
 801416a:	e007      	b.n	801417c <__sfputs_r+0x22>
 801416c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014170:	463a      	mov	r2, r7
 8014172:	4630      	mov	r0, r6
 8014174:	f7ff ffda 	bl	801412c <__sfputc_r>
 8014178:	1c43      	adds	r3, r0, #1
 801417a:	d1f3      	bne.n	8014164 <__sfputs_r+0xa>
 801417c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014180 <_vfiprintf_r>:
 8014180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014184:	460d      	mov	r5, r1
 8014186:	b09d      	sub	sp, #116	; 0x74
 8014188:	4614      	mov	r4, r2
 801418a:	4698      	mov	r8, r3
 801418c:	4606      	mov	r6, r0
 801418e:	b118      	cbz	r0, 8014198 <_vfiprintf_r+0x18>
 8014190:	6983      	ldr	r3, [r0, #24]
 8014192:	b90b      	cbnz	r3, 8014198 <_vfiprintf_r+0x18>
 8014194:	f7ff f938 	bl	8013408 <__sinit>
 8014198:	4b89      	ldr	r3, [pc, #548]	; (80143c0 <_vfiprintf_r+0x240>)
 801419a:	429d      	cmp	r5, r3
 801419c:	d11b      	bne.n	80141d6 <_vfiprintf_r+0x56>
 801419e:	6875      	ldr	r5, [r6, #4]
 80141a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80141a2:	07d9      	lsls	r1, r3, #31
 80141a4:	d405      	bmi.n	80141b2 <_vfiprintf_r+0x32>
 80141a6:	89ab      	ldrh	r3, [r5, #12]
 80141a8:	059a      	lsls	r2, r3, #22
 80141aa:	d402      	bmi.n	80141b2 <_vfiprintf_r+0x32>
 80141ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80141ae:	f7ff f9ce 	bl	801354e <__retarget_lock_acquire_recursive>
 80141b2:	89ab      	ldrh	r3, [r5, #12]
 80141b4:	071b      	lsls	r3, r3, #28
 80141b6:	d501      	bpl.n	80141bc <_vfiprintf_r+0x3c>
 80141b8:	692b      	ldr	r3, [r5, #16]
 80141ba:	b9eb      	cbnz	r3, 80141f8 <_vfiprintf_r+0x78>
 80141bc:	4629      	mov	r1, r5
 80141be:	4630      	mov	r0, r6
 80141c0:	f7fe f9a0 	bl	8012504 <__swsetup_r>
 80141c4:	b1c0      	cbz	r0, 80141f8 <_vfiprintf_r+0x78>
 80141c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80141c8:	07dc      	lsls	r4, r3, #31
 80141ca:	d50e      	bpl.n	80141ea <_vfiprintf_r+0x6a>
 80141cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80141d0:	b01d      	add	sp, #116	; 0x74
 80141d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141d6:	4b7b      	ldr	r3, [pc, #492]	; (80143c4 <_vfiprintf_r+0x244>)
 80141d8:	429d      	cmp	r5, r3
 80141da:	d101      	bne.n	80141e0 <_vfiprintf_r+0x60>
 80141dc:	68b5      	ldr	r5, [r6, #8]
 80141de:	e7df      	b.n	80141a0 <_vfiprintf_r+0x20>
 80141e0:	4b79      	ldr	r3, [pc, #484]	; (80143c8 <_vfiprintf_r+0x248>)
 80141e2:	429d      	cmp	r5, r3
 80141e4:	bf08      	it	eq
 80141e6:	68f5      	ldreq	r5, [r6, #12]
 80141e8:	e7da      	b.n	80141a0 <_vfiprintf_r+0x20>
 80141ea:	89ab      	ldrh	r3, [r5, #12]
 80141ec:	0598      	lsls	r0, r3, #22
 80141ee:	d4ed      	bmi.n	80141cc <_vfiprintf_r+0x4c>
 80141f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80141f2:	f7ff f9ad 	bl	8013550 <__retarget_lock_release_recursive>
 80141f6:	e7e9      	b.n	80141cc <_vfiprintf_r+0x4c>
 80141f8:	2300      	movs	r3, #0
 80141fa:	9309      	str	r3, [sp, #36]	; 0x24
 80141fc:	2320      	movs	r3, #32
 80141fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014202:	f8cd 800c 	str.w	r8, [sp, #12]
 8014206:	2330      	movs	r3, #48	; 0x30
 8014208:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80143cc <_vfiprintf_r+0x24c>
 801420c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014210:	f04f 0901 	mov.w	r9, #1
 8014214:	4623      	mov	r3, r4
 8014216:	469a      	mov	sl, r3
 8014218:	f813 2b01 	ldrb.w	r2, [r3], #1
 801421c:	b10a      	cbz	r2, 8014222 <_vfiprintf_r+0xa2>
 801421e:	2a25      	cmp	r2, #37	; 0x25
 8014220:	d1f9      	bne.n	8014216 <_vfiprintf_r+0x96>
 8014222:	ebba 0b04 	subs.w	fp, sl, r4
 8014226:	d00b      	beq.n	8014240 <_vfiprintf_r+0xc0>
 8014228:	465b      	mov	r3, fp
 801422a:	4622      	mov	r2, r4
 801422c:	4629      	mov	r1, r5
 801422e:	4630      	mov	r0, r6
 8014230:	f7ff ff93 	bl	801415a <__sfputs_r>
 8014234:	3001      	adds	r0, #1
 8014236:	f000 80aa 	beq.w	801438e <_vfiprintf_r+0x20e>
 801423a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801423c:	445a      	add	r2, fp
 801423e:	9209      	str	r2, [sp, #36]	; 0x24
 8014240:	f89a 3000 	ldrb.w	r3, [sl]
 8014244:	2b00      	cmp	r3, #0
 8014246:	f000 80a2 	beq.w	801438e <_vfiprintf_r+0x20e>
 801424a:	2300      	movs	r3, #0
 801424c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014250:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014254:	f10a 0a01 	add.w	sl, sl, #1
 8014258:	9304      	str	r3, [sp, #16]
 801425a:	9307      	str	r3, [sp, #28]
 801425c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014260:	931a      	str	r3, [sp, #104]	; 0x68
 8014262:	4654      	mov	r4, sl
 8014264:	2205      	movs	r2, #5
 8014266:	f814 1b01 	ldrb.w	r1, [r4], #1
 801426a:	4858      	ldr	r0, [pc, #352]	; (80143cc <_vfiprintf_r+0x24c>)
 801426c:	f7ec f840 	bl	80002f0 <memchr>
 8014270:	9a04      	ldr	r2, [sp, #16]
 8014272:	b9d8      	cbnz	r0, 80142ac <_vfiprintf_r+0x12c>
 8014274:	06d1      	lsls	r1, r2, #27
 8014276:	bf44      	itt	mi
 8014278:	2320      	movmi	r3, #32
 801427a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801427e:	0713      	lsls	r3, r2, #28
 8014280:	bf44      	itt	mi
 8014282:	232b      	movmi	r3, #43	; 0x2b
 8014284:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014288:	f89a 3000 	ldrb.w	r3, [sl]
 801428c:	2b2a      	cmp	r3, #42	; 0x2a
 801428e:	d015      	beq.n	80142bc <_vfiprintf_r+0x13c>
 8014290:	9a07      	ldr	r2, [sp, #28]
 8014292:	4654      	mov	r4, sl
 8014294:	2000      	movs	r0, #0
 8014296:	f04f 0c0a 	mov.w	ip, #10
 801429a:	4621      	mov	r1, r4
 801429c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80142a0:	3b30      	subs	r3, #48	; 0x30
 80142a2:	2b09      	cmp	r3, #9
 80142a4:	d94e      	bls.n	8014344 <_vfiprintf_r+0x1c4>
 80142a6:	b1b0      	cbz	r0, 80142d6 <_vfiprintf_r+0x156>
 80142a8:	9207      	str	r2, [sp, #28]
 80142aa:	e014      	b.n	80142d6 <_vfiprintf_r+0x156>
 80142ac:	eba0 0308 	sub.w	r3, r0, r8
 80142b0:	fa09 f303 	lsl.w	r3, r9, r3
 80142b4:	4313      	orrs	r3, r2
 80142b6:	9304      	str	r3, [sp, #16]
 80142b8:	46a2      	mov	sl, r4
 80142ba:	e7d2      	b.n	8014262 <_vfiprintf_r+0xe2>
 80142bc:	9b03      	ldr	r3, [sp, #12]
 80142be:	1d19      	adds	r1, r3, #4
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	9103      	str	r1, [sp, #12]
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	bfbb      	ittet	lt
 80142c8:	425b      	neglt	r3, r3
 80142ca:	f042 0202 	orrlt.w	r2, r2, #2
 80142ce:	9307      	strge	r3, [sp, #28]
 80142d0:	9307      	strlt	r3, [sp, #28]
 80142d2:	bfb8      	it	lt
 80142d4:	9204      	strlt	r2, [sp, #16]
 80142d6:	7823      	ldrb	r3, [r4, #0]
 80142d8:	2b2e      	cmp	r3, #46	; 0x2e
 80142da:	d10c      	bne.n	80142f6 <_vfiprintf_r+0x176>
 80142dc:	7863      	ldrb	r3, [r4, #1]
 80142de:	2b2a      	cmp	r3, #42	; 0x2a
 80142e0:	d135      	bne.n	801434e <_vfiprintf_r+0x1ce>
 80142e2:	9b03      	ldr	r3, [sp, #12]
 80142e4:	1d1a      	adds	r2, r3, #4
 80142e6:	681b      	ldr	r3, [r3, #0]
 80142e8:	9203      	str	r2, [sp, #12]
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	bfb8      	it	lt
 80142ee:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80142f2:	3402      	adds	r4, #2
 80142f4:	9305      	str	r3, [sp, #20]
 80142f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80143dc <_vfiprintf_r+0x25c>
 80142fa:	7821      	ldrb	r1, [r4, #0]
 80142fc:	2203      	movs	r2, #3
 80142fe:	4650      	mov	r0, sl
 8014300:	f7eb fff6 	bl	80002f0 <memchr>
 8014304:	b140      	cbz	r0, 8014318 <_vfiprintf_r+0x198>
 8014306:	2340      	movs	r3, #64	; 0x40
 8014308:	eba0 000a 	sub.w	r0, r0, sl
 801430c:	fa03 f000 	lsl.w	r0, r3, r0
 8014310:	9b04      	ldr	r3, [sp, #16]
 8014312:	4303      	orrs	r3, r0
 8014314:	3401      	adds	r4, #1
 8014316:	9304      	str	r3, [sp, #16]
 8014318:	f814 1b01 	ldrb.w	r1, [r4], #1
 801431c:	482c      	ldr	r0, [pc, #176]	; (80143d0 <_vfiprintf_r+0x250>)
 801431e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014322:	2206      	movs	r2, #6
 8014324:	f7eb ffe4 	bl	80002f0 <memchr>
 8014328:	2800      	cmp	r0, #0
 801432a:	d03f      	beq.n	80143ac <_vfiprintf_r+0x22c>
 801432c:	4b29      	ldr	r3, [pc, #164]	; (80143d4 <_vfiprintf_r+0x254>)
 801432e:	bb1b      	cbnz	r3, 8014378 <_vfiprintf_r+0x1f8>
 8014330:	9b03      	ldr	r3, [sp, #12]
 8014332:	3307      	adds	r3, #7
 8014334:	f023 0307 	bic.w	r3, r3, #7
 8014338:	3308      	adds	r3, #8
 801433a:	9303      	str	r3, [sp, #12]
 801433c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801433e:	443b      	add	r3, r7
 8014340:	9309      	str	r3, [sp, #36]	; 0x24
 8014342:	e767      	b.n	8014214 <_vfiprintf_r+0x94>
 8014344:	fb0c 3202 	mla	r2, ip, r2, r3
 8014348:	460c      	mov	r4, r1
 801434a:	2001      	movs	r0, #1
 801434c:	e7a5      	b.n	801429a <_vfiprintf_r+0x11a>
 801434e:	2300      	movs	r3, #0
 8014350:	3401      	adds	r4, #1
 8014352:	9305      	str	r3, [sp, #20]
 8014354:	4619      	mov	r1, r3
 8014356:	f04f 0c0a 	mov.w	ip, #10
 801435a:	4620      	mov	r0, r4
 801435c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014360:	3a30      	subs	r2, #48	; 0x30
 8014362:	2a09      	cmp	r2, #9
 8014364:	d903      	bls.n	801436e <_vfiprintf_r+0x1ee>
 8014366:	2b00      	cmp	r3, #0
 8014368:	d0c5      	beq.n	80142f6 <_vfiprintf_r+0x176>
 801436a:	9105      	str	r1, [sp, #20]
 801436c:	e7c3      	b.n	80142f6 <_vfiprintf_r+0x176>
 801436e:	fb0c 2101 	mla	r1, ip, r1, r2
 8014372:	4604      	mov	r4, r0
 8014374:	2301      	movs	r3, #1
 8014376:	e7f0      	b.n	801435a <_vfiprintf_r+0x1da>
 8014378:	ab03      	add	r3, sp, #12
 801437a:	9300      	str	r3, [sp, #0]
 801437c:	462a      	mov	r2, r5
 801437e:	4b16      	ldr	r3, [pc, #88]	; (80143d8 <_vfiprintf_r+0x258>)
 8014380:	a904      	add	r1, sp, #16
 8014382:	4630      	mov	r0, r6
 8014384:	f7fd fc44 	bl	8011c10 <_printf_float>
 8014388:	4607      	mov	r7, r0
 801438a:	1c78      	adds	r0, r7, #1
 801438c:	d1d6      	bne.n	801433c <_vfiprintf_r+0x1bc>
 801438e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014390:	07d9      	lsls	r1, r3, #31
 8014392:	d405      	bmi.n	80143a0 <_vfiprintf_r+0x220>
 8014394:	89ab      	ldrh	r3, [r5, #12]
 8014396:	059a      	lsls	r2, r3, #22
 8014398:	d402      	bmi.n	80143a0 <_vfiprintf_r+0x220>
 801439a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801439c:	f7ff f8d8 	bl	8013550 <__retarget_lock_release_recursive>
 80143a0:	89ab      	ldrh	r3, [r5, #12]
 80143a2:	065b      	lsls	r3, r3, #25
 80143a4:	f53f af12 	bmi.w	80141cc <_vfiprintf_r+0x4c>
 80143a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80143aa:	e711      	b.n	80141d0 <_vfiprintf_r+0x50>
 80143ac:	ab03      	add	r3, sp, #12
 80143ae:	9300      	str	r3, [sp, #0]
 80143b0:	462a      	mov	r2, r5
 80143b2:	4b09      	ldr	r3, [pc, #36]	; (80143d8 <_vfiprintf_r+0x258>)
 80143b4:	a904      	add	r1, sp, #16
 80143b6:	4630      	mov	r0, r6
 80143b8:	f7fd feb6 	bl	8012128 <_printf_i>
 80143bc:	e7e4      	b.n	8014388 <_vfiprintf_r+0x208>
 80143be:	bf00      	nop
 80143c0:	08016118 	.word	0x08016118
 80143c4:	08016138 	.word	0x08016138
 80143c8:	080160f8 	.word	0x080160f8
 80143cc:	080162fa 	.word	0x080162fa
 80143d0:	08016304 	.word	0x08016304
 80143d4:	08011c11 	.word	0x08011c11
 80143d8:	0801415b 	.word	0x0801415b
 80143dc:	08016300 	.word	0x08016300

080143e0 <_read_r>:
 80143e0:	b538      	push	{r3, r4, r5, lr}
 80143e2:	4d07      	ldr	r5, [pc, #28]	; (8014400 <_read_r+0x20>)
 80143e4:	4604      	mov	r4, r0
 80143e6:	4608      	mov	r0, r1
 80143e8:	4611      	mov	r1, r2
 80143ea:	2200      	movs	r2, #0
 80143ec:	602a      	str	r2, [r5, #0]
 80143ee:	461a      	mov	r2, r3
 80143f0:	f7f0 fefc 	bl	80051ec <_read>
 80143f4:	1c43      	adds	r3, r0, #1
 80143f6:	d102      	bne.n	80143fe <_read_r+0x1e>
 80143f8:	682b      	ldr	r3, [r5, #0]
 80143fa:	b103      	cbz	r3, 80143fe <_read_r+0x1e>
 80143fc:	6023      	str	r3, [r4, #0]
 80143fe:	bd38      	pop	{r3, r4, r5, pc}
 8014400:	24001608 	.word	0x24001608

08014404 <__ascii_wctomb>:
 8014404:	b149      	cbz	r1, 801441a <__ascii_wctomb+0x16>
 8014406:	2aff      	cmp	r2, #255	; 0xff
 8014408:	bf85      	ittet	hi
 801440a:	238a      	movhi	r3, #138	; 0x8a
 801440c:	6003      	strhi	r3, [r0, #0]
 801440e:	700a      	strbls	r2, [r1, #0]
 8014410:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8014414:	bf98      	it	ls
 8014416:	2001      	movls	r0, #1
 8014418:	4770      	bx	lr
 801441a:	4608      	mov	r0, r1
 801441c:	4770      	bx	lr

0801441e <abort>:
 801441e:	b508      	push	{r3, lr}
 8014420:	2006      	movs	r0, #6
 8014422:	f000 f82b 	bl	801447c <raise>
 8014426:	2001      	movs	r0, #1
 8014428:	f7f0 fed6 	bl	80051d8 <_exit>

0801442c <_raise_r>:
 801442c:	291f      	cmp	r1, #31
 801442e:	b538      	push	{r3, r4, r5, lr}
 8014430:	4604      	mov	r4, r0
 8014432:	460d      	mov	r5, r1
 8014434:	d904      	bls.n	8014440 <_raise_r+0x14>
 8014436:	2316      	movs	r3, #22
 8014438:	6003      	str	r3, [r0, #0]
 801443a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801443e:	bd38      	pop	{r3, r4, r5, pc}
 8014440:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014442:	b112      	cbz	r2, 801444a <_raise_r+0x1e>
 8014444:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014448:	b94b      	cbnz	r3, 801445e <_raise_r+0x32>
 801444a:	4620      	mov	r0, r4
 801444c:	f000 f830 	bl	80144b0 <_getpid_r>
 8014450:	462a      	mov	r2, r5
 8014452:	4601      	mov	r1, r0
 8014454:	4620      	mov	r0, r4
 8014456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801445a:	f000 b817 	b.w	801448c <_kill_r>
 801445e:	2b01      	cmp	r3, #1
 8014460:	d00a      	beq.n	8014478 <_raise_r+0x4c>
 8014462:	1c59      	adds	r1, r3, #1
 8014464:	d103      	bne.n	801446e <_raise_r+0x42>
 8014466:	2316      	movs	r3, #22
 8014468:	6003      	str	r3, [r0, #0]
 801446a:	2001      	movs	r0, #1
 801446c:	e7e7      	b.n	801443e <_raise_r+0x12>
 801446e:	2400      	movs	r4, #0
 8014470:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014474:	4628      	mov	r0, r5
 8014476:	4798      	blx	r3
 8014478:	2000      	movs	r0, #0
 801447a:	e7e0      	b.n	801443e <_raise_r+0x12>

0801447c <raise>:
 801447c:	4b02      	ldr	r3, [pc, #8]	; (8014488 <raise+0xc>)
 801447e:	4601      	mov	r1, r0
 8014480:	6818      	ldr	r0, [r3, #0]
 8014482:	f7ff bfd3 	b.w	801442c <_raise_r>
 8014486:	bf00      	nop
 8014488:	24000240 	.word	0x24000240

0801448c <_kill_r>:
 801448c:	b538      	push	{r3, r4, r5, lr}
 801448e:	4d07      	ldr	r5, [pc, #28]	; (80144ac <_kill_r+0x20>)
 8014490:	2300      	movs	r3, #0
 8014492:	4604      	mov	r4, r0
 8014494:	4608      	mov	r0, r1
 8014496:	4611      	mov	r1, r2
 8014498:	602b      	str	r3, [r5, #0]
 801449a:	f7f0 fe8d 	bl	80051b8 <_kill>
 801449e:	1c43      	adds	r3, r0, #1
 80144a0:	d102      	bne.n	80144a8 <_kill_r+0x1c>
 80144a2:	682b      	ldr	r3, [r5, #0]
 80144a4:	b103      	cbz	r3, 80144a8 <_kill_r+0x1c>
 80144a6:	6023      	str	r3, [r4, #0]
 80144a8:	bd38      	pop	{r3, r4, r5, pc}
 80144aa:	bf00      	nop
 80144ac:	24001608 	.word	0x24001608

080144b0 <_getpid_r>:
 80144b0:	f7f0 be7a 	b.w	80051a8 <_getpid>

080144b4 <_init>:
 80144b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144b6:	bf00      	nop
 80144b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80144ba:	bc08      	pop	{r3}
 80144bc:	469e      	mov	lr, r3
 80144be:	4770      	bx	lr

080144c0 <_fini>:
 80144c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144c2:	bf00      	nop
 80144c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80144c6:	bc08      	pop	{r3}
 80144c8:	469e      	mov	lr, r3
 80144ca:	4770      	bx	lr
