<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.05.25.12:59:18"
 outputDirectory="D:/programming/eth-4to1v2/eth4to1/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5SGXEA7N2F45C2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2_H2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="156250000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_312_out_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="312500000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_312_out_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="eth_in_mux_out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk_312_out_clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="255" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="8" />
   <port name="eth_in_mux_out_data" direction="output" role="data" width="64" />
   <port name="eth_in_mux_out_valid" direction="output" role="valid" width="1" />
   <port name="eth_in_mux_out_ready" direction="input" role="ready" width="1" />
   <port
       name="eth_in_mux_out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="eth_in_mux_out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="eth_in_mux_out_empty" direction="output" role="empty" width="3" />
   <port
       name="eth_in_mux_out_channel"
       direction="output"
       role="channel"
       width="8" />
  </interface>
  <interface name="ethpack_tagin" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk_312_out_clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="10" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="false" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="ethpack_tagin_data" direction="input" role="data" width="10" />
   <port name="ethpack_tagin_valid" direction="input" role="valid" width="1" />
   <port name="ethpack_tagin_ready" direction="output" role="ready" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="xgmii_rx_data_0" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_rx_data_0_data" direction="input" role="data" width="72" />
  </interface>
  <interface name="xgmii_rx_data_1" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_rx_data_1_data" direction="input" role="data" width="72" />
  </interface>
  <interface name="xgmii_rx_data_2" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_rx_data_2_data" direction="input" role="data" width="72" />
  </interface>
  <interface name="xgmii_rx_data_3" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_rx_data_3_data" direction="input" role="data" width="72" />
  </interface>
  <interface name="xgmii_tx_data_0" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_tx_data_0_data" direction="output" role="data" width="72" />
  </interface>
  <interface name="xgmii_tx_data_1" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_tx_data_1_data" direction="output" role="data" width="72" />
  </interface>
  <interface name="xgmii_tx_data_2" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_tx_data_2_data" direction="output" role="data" width="72" />
  </interface>
  <interface name="xgmii_tx_data_3" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="72" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="xgmii_tx_data_3_data" direction="output" role="data" width="72" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="eth4to1:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1527267485,AUTO_UNIQUE_ID=(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=312500000,EXPLICIT_CLOCK_RATE=312500000,NUM_CLOCK_OUTPUTS=1)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=4,outChannelWidth=8,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(ethpack2:1.0:)(fifod_mac:1.0:AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN=1,AUTO_CLK_156_IN_CLK_CLOCK_RATE=156250000,AUTO_CLK_156_IN_CLK_RESET_DOMAIN=1,AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN=4,AUTO_CLK_312_IN_CLK_CLOCK_RATE=312500000,AUTO_CLK_312_IN_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1527267485,AUTO_UNIQUE_ID=eth4to1_mac_0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=156250000,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=312500000,EXPLICIT_CLOCK_RATE=312500000,NUM_CLOCK_OUTPUTS=1)(altera_eth_10g_mac:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,DATAPATH_OPTION=3,DEVICE_FAMILY=Stratix V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:16.1:AUTO_DEVICE_FAMILY=Stratix V,DATAPATH_OPTION=3)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,ERROR_WIDTH=3)(altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(fifod_mac:1.0:AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN=1,AUTO_CLK_156_IN_CLK_CLOCK_RATE=156250000,AUTO_CLK_156_IN_CLK_RESET_DOMAIN=1,AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN=4,AUTO_CLK_312_IN_CLK_CLOCK_RATE=312500000,AUTO_CLK_312_IN_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1527267485,AUTO_UNIQUE_ID=eth4to1_mac_1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=156250000,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=312500000,EXPLICIT_CLOCK_RATE=312500000,NUM_CLOCK_OUTPUTS=1)(altera_eth_10g_mac:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,DATAPATH_OPTION=3,DEVICE_FAMILY=Stratix V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:16.1:AUTO_DEVICE_FAMILY=Stratix V,DATAPATH_OPTION=3)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,ERROR_WIDTH=3)(altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(fifod_mac:1.0:AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN=1,AUTO_CLK_156_IN_CLK_CLOCK_RATE=156250000,AUTO_CLK_156_IN_CLK_RESET_DOMAIN=1,AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN=4,AUTO_CLK_312_IN_CLK_CLOCK_RATE=312500000,AUTO_CLK_312_IN_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1527267485,AUTO_UNIQUE_ID=eth4to1_mac_2(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=156250000,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=312500000,EXPLICIT_CLOCK_RATE=312500000,NUM_CLOCK_OUTPUTS=1)(altera_eth_10g_mac:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,DATAPATH_OPTION=3,DEVICE_FAMILY=Stratix V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:16.1:AUTO_DEVICE_FAMILY=Stratix V,DATAPATH_OPTION=3)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,ERROR_WIDTH=3)(altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(fifod_mac:1.0:AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN=1,AUTO_CLK_156_IN_CLK_CLOCK_RATE=156250000,AUTO_CLK_156_IN_CLK_RESET_DOMAIN=1,AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN=4,AUTO_CLK_312_IN_CLK_CLOCK_RATE=312500000,AUTO_CLK_312_IN_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1527267485,AUTO_UNIQUE_ID=eth4to1_mac_3(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=156250000,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=312500000,EXPLICIT_CLOCK_RATE=312500000,NUM_CLOCK_OUTPUTS=1)(altera_eth_10g_mac:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,DATAPATH_OPTION=3,DEVICE_FAMILY=Stratix V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:16.1:AUTO_DEVICE_FAMILY=Stratix V,DATAPATH_OPTION=3)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,ERROR_WIDTH=3)(altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(altera_pll:16.1:c_cnt_bypass_en0=true,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=256,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=256,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5SGXEA7N2F45C2,device_family=Stratix V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=1,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=2,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=312.5,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=1,1,256,256,false,true,false,false,256,256,1,0,ph_mux_clk,true,false,2,20,2000,312.5 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=156.25,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=1,m_cnt_lo_div=1,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=312.500000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=312.5 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=156.25 MHz)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="eth4to1"
   kind="eth4to1"
   version="1.0"
   name="eth4to1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1527267485" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/eth4to1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_eth_in_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/pmem_group.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/pmem_group_wrap.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_default_slave.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_1.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_2.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_3.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_pll_0.qip"
       type="OTHER"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_004.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_004_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_008.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_008_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_008_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/programming/eth-4to1v2/eth4to1.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file path="D:/programming/eth-4to1v2/ethpack2_hw.tcl" />
   <file path="D:/programming/eth-4to1v2/ip/fifod_mac.qsys" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="D:/programming/eth-4to1v2/ip/fifod_mac.qsys" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="D:/programming/eth-4to1v2/ip/fifod_mac.qsys" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="D:/programming/eth-4to1v2/ip/fifod_mac.qsys" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="D:/intelfpga/16.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:eth4to1 "eth4to1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.data_format_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.data_format_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.016s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.data_format_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.020s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Warning" culprit="avalon_st_adapter_004.data_format_adapter_0"><![CDATA[The symbols per beat on input interface(8) and the output interface(8) match,
 but the input interface is using the empty signal, while the output interface is not using the empty signal.
 Empty signal data may be lost between the input and the output interface (across this adapter).]]></message>
   <message level="Debug" culprit="avalon_st_adapter_004.data_format_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.048s/0.091s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Warning" culprit="avalon_st_adapter_005.data_format_adapter_0"><![CDATA[The symbols per beat on input interface(8) and the output interface(8) match,
 but the input interface is using the empty signal, while the output interface is not using the empty signal.
 Empty signal data may be lost between the input and the output interface (across this adapter).]]></message>
   <message level="Debug" culprit="avalon_st_adapter_005.data_format_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.032s/0.042s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Warning" culprit="avalon_st_adapter_006.data_format_adapter_0"><![CDATA[The symbols per beat on input interface(8) and the output interface(8) match,
 but the input interface is using the empty signal, while the output interface is not using the empty signal.
 Empty signal data may be lost between the input and the output interface (across this adapter).]]></message>
   <message level="Debug" culprit="avalon_st_adapter_006.data_format_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Warning" culprit="avalon_st_adapter_007.data_format_adapter_0"><![CDATA[The symbols per beat on input interface(8) and the output interface(8) match,
 but the input interface is using the empty signal, while the output interface is not using the empty signal.
 Empty signal data may be lost between the input and the output interface (across this adapter).]]></message>
   <message level="Debug" culprit="avalon_st_adapter_007.data_format_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.027s/0.034s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.data_format_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:2/0.007s/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.031s/0.041s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.data_format_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:2/0.009s/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.033s/0.045s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.data_format_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:2/0.007s/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.031s/0.040s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.data_format_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:2/0.009s/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.034s/0.044s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>21</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>23</b> modules, <b>71</b> connections]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_eth_in_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>ethpack2</b> "<b>submodules/pmem_group_wrap</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>fifod_mac</b> "<b>submodules/eth4to1_mac_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>fifod_mac</b> "<b>submodules/eth4to1_mac_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>fifod_mac</b> "<b>submodules/eth4to1_mac_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>fifod_mac</b> "<b>submodules/eth4to1_mac_3</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_pll</b> "<b>submodules/eth4to1_pll_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_008</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_008</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_008</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_008</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1"><![CDATA["<b>eth4to1</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:multiplexer "submodules/eth4to1_eth_in_mux"</message>
   <message level="Info" culprit="eth_in_mux"><![CDATA["<b>eth4to1</b>" instantiated <b>multiplexer</b> "<b>eth_in_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 19 starting:ethpack2 "submodules/pmem_group_wrap"</message>
   <message level="Info" culprit="ethpack"><![CDATA["<b>eth4to1</b>" instantiated <b>ethpack2</b> "<b>ethpack</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 18 starting:fifod_mac "submodules/eth4to1_mac_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="mac_0"><![CDATA["<b>mac_0</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/eth4to1_mac_0_mac10g</b>"]]></message>
   <message level="Debug" culprit="mac_0"><![CDATA["<b>mac_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_0"><![CDATA["<b>mac_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_0"><![CDATA["<b>mac_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac_0"><![CDATA["<b>eth4to1</b>" instantiated <b>fifod_mac</b> "<b>mac_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:altera_eth_10g_mac "submodules/eth4to1_mac_0_mac10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>70</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_default_slave_csr_translator.avalon_anti_slave_0 and tx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>52</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>53</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>72</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>72</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>74</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>72</b> modules, <b>251</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_default_slave_csr_translator.avalon_anti_slave_0 and rx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>78</b> modules, <b>264</b> connections]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac10g"><![CDATA["<b>mac_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>mac10g</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 21 starting:fifod_mac "submodules/eth4to1_mac_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="mac_1"><![CDATA["<b>mac_1</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/eth4to1_mac_0_mac10g</b>"]]></message>
   <message level="Debug" culprit="mac_1"><![CDATA["<b>mac_1</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_1"><![CDATA["<b>mac_1</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_1"><![CDATA["<b>mac_1</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac_1"><![CDATA["<b>eth4to1</b>" instantiated <b>fifod_mac</b> "<b>mac_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:altera_eth_10g_mac "submodules/eth4to1_mac_0_mac10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>70</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_default_slave_csr_translator.avalon_anti_slave_0 and tx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>52</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>53</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>72</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>72</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>74</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>72</b> modules, <b>251</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_default_slave_csr_translator.avalon_anti_slave_0 and rx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>78</b> modules, <b>264</b> connections]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac10g"><![CDATA["<b>mac_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>mac10g</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:fifod_mac "submodules/eth4to1_mac_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="mac_2"><![CDATA["<b>mac_2</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/eth4to1_mac_0_mac10g</b>"]]></message>
   <message level="Debug" culprit="mac_2"><![CDATA["<b>mac_2</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_2"><![CDATA["<b>mac_2</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_2"><![CDATA["<b>mac_2</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac_2"><![CDATA["<b>eth4to1</b>" instantiated <b>fifod_mac</b> "<b>mac_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:altera_eth_10g_mac "submodules/eth4to1_mac_0_mac10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>70</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_default_slave_csr_translator.avalon_anti_slave_0 and tx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>52</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>53</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>72</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>72</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>74</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>72</b> modules, <b>251</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_default_slave_csr_translator.avalon_anti_slave_0 and rx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>78</b> modules, <b>264</b> connections]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac10g"><![CDATA["<b>mac_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>mac10g</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 27 starting:fifod_mac "submodules/eth4to1_mac_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="mac_3"><![CDATA["<b>mac_3</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/eth4to1_mac_0_mac10g</b>"]]></message>
   <message level="Debug" culprit="mac_3"><![CDATA["<b>mac_3</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_3"><![CDATA["<b>mac_3</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_3"><![CDATA["<b>mac_3</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac_3"><![CDATA["<b>eth4to1</b>" instantiated <b>fifod_mac</b> "<b>mac_3</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:altera_eth_10g_mac "submodules/eth4to1_mac_0_mac10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>70</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_default_slave_csr_translator.avalon_anti_slave_0 and tx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>52</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>53</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>72</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>72</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>74</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>72</b> modules, <b>251</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_default_slave_csr_translator.avalon_anti_slave_0 and rx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>78</b> modules, <b>264</b> connections]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac10g"><![CDATA["<b>mac_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>mac10g</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 30 starting:altera_pll "submodules/eth4to1_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 29 starting:altera_avalon_st_adapter "submodules/eth4to1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 77 starting:data_format_adapter "submodules/eth4to1_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_avalon_st_adapter "submodules/eth4to1_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>data_format_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_004_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 76 starting:data_format_adapter "submodules/eth4to1_avalon_st_adapter_004_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 75 starting:error_adapter "submodules/eth4to1_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_avalon_st_adapter "submodules/eth4to1_avalon_st_adapter_008"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_008"><![CDATA["<b>avalon_st_adapter_008</b>" reuses <b>data_format_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_008_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_008"><![CDATA["<b>avalon_st_adapter_008</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_008_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_008"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_008</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 74 starting:data_format_adapter "submodules/eth4to1_avalon_st_adapter_008_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_008</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 73 starting:error_adapter "submodules/eth4to1_avalon_st_adapter_008_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_008</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="multiplexer:16.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=4,outChannelWidth=8,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true"
   instancePathKey="eth4to1:.:eth_in_mux"
   kind="multiplexer"
   version="16.1"
   name="eth4to1_eth_in_mux">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="usePackets" value="true" />
  <parameter name="numInputInterfaces" value="4" />
  <parameter name="schedulingSize" value="2" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="packetScheduling" value="true" />
  <parameter name="errorWidth" value="0" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="symbolsPerBeat" value="8" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_eth_in_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1" as="eth_in_mux" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:multiplexer "submodules/eth4to1_eth_in_mux"</message>
   <message level="Info" culprit="eth_in_mux"><![CDATA["<b>eth4to1</b>" instantiated <b>multiplexer</b> "<b>eth_in_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="ethpack2:1.0:"
   instancePathKey="eth4to1:.:ethpack"
   kind="ethpack2"
   version="1.0"
   name="pmem_group_wrap">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/pmem_group.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/pmem_group_wrap.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="D:/programming/eth-4to1v2/ethpack2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1" as="ethpack" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 19 starting:ethpack2 "submodules/pmem_group_wrap"</message>
   <message level="Info" culprit="ethpack"><![CDATA["<b>eth4to1</b>" instantiated <b>ethpack2</b> "<b>ethpack</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="fifod_mac:1.0:AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN=1,AUTO_CLK_156_IN_CLK_CLOCK_RATE=156250000,AUTO_CLK_156_IN_CLK_RESET_DOMAIN=1,AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN=4,AUTO_CLK_312_IN_CLK_CLOCK_RATE=312500000,AUTO_CLK_312_IN_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1527267485,AUTO_UNIQUE_ID=eth4to1_mac_0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=156250000,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=312500000,EXPLICIT_CLOCK_RATE=312500000,NUM_CLOCK_OUTPUTS=1)(altera_eth_10g_mac:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,DATAPATH_OPTION=3,DEVICE_FAMILY=Stratix V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:16.1:AUTO_DEVICE_FAMILY=Stratix V,DATAPATH_OPTION=3)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,ERROR_WIDTH=3)(altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="eth4to1:.:mac_0"
   kind="fifod_mac"
   version="1.0"
   name="eth4to1_mac_0">
  <parameter name="AUTO_CLK_156_IN_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1527267485" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_CLK_156_IN_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="eth4to1_mac_0" />
  <parameter name="AUTO_CLK_312_IN_CLK_CLOCK_RATE" value="312500000" />
  <parameter name="AUTO_CLK_312_IN_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_default_slave.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/programming/eth-4to1v2/ip/fifod_mac.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="eth4to1" as="mac_0" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 18 starting:fifod_mac "submodules/eth4to1_mac_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="mac_0"><![CDATA["<b>mac_0</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/eth4to1_mac_0_mac10g</b>"]]></message>
   <message level="Debug" culprit="mac_0"><![CDATA["<b>mac_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_0"><![CDATA["<b>mac_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_0"><![CDATA["<b>mac_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac_0"><![CDATA["<b>eth4to1</b>" instantiated <b>fifod_mac</b> "<b>mac_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:altera_eth_10g_mac "submodules/eth4to1_mac_0_mac10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>70</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_default_slave_csr_translator.avalon_anti_slave_0 and tx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>52</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>53</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>72</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>72</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>74</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>72</b> modules, <b>251</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_default_slave_csr_translator.avalon_anti_slave_0 and rx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>78</b> modules, <b>264</b> connections]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac10g"><![CDATA["<b>mac_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>mac10g</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="fifod_mac:1.0:AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN=1,AUTO_CLK_156_IN_CLK_CLOCK_RATE=156250000,AUTO_CLK_156_IN_CLK_RESET_DOMAIN=1,AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN=4,AUTO_CLK_312_IN_CLK_CLOCK_RATE=312500000,AUTO_CLK_312_IN_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1527267485,AUTO_UNIQUE_ID=eth4to1_mac_1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=156250000,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=312500000,EXPLICIT_CLOCK_RATE=312500000,NUM_CLOCK_OUTPUTS=1)(altera_eth_10g_mac:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,DATAPATH_OPTION=3,DEVICE_FAMILY=Stratix V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:16.1:AUTO_DEVICE_FAMILY=Stratix V,DATAPATH_OPTION=3)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,ERROR_WIDTH=3)(altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="eth4to1:.:mac_1"
   kind="fifod_mac"
   version="1.0"
   name="eth4to1_mac_1">
  <parameter name="AUTO_CLK_156_IN_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1527267485" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_CLK_156_IN_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="eth4to1_mac_1" />
  <parameter name="AUTO_CLK_312_IN_CLK_CLOCK_RATE" value="312500000" />
  <parameter name="AUTO_CLK_312_IN_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_default_slave.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/programming/eth-4to1v2/ip/fifod_mac.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="eth4to1" as="mac_1" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 21 starting:fifod_mac "submodules/eth4to1_mac_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="mac_1"><![CDATA["<b>mac_1</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/eth4to1_mac_0_mac10g</b>"]]></message>
   <message level="Debug" culprit="mac_1"><![CDATA["<b>mac_1</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_1"><![CDATA["<b>mac_1</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_1"><![CDATA["<b>mac_1</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac_1"><![CDATA["<b>eth4to1</b>" instantiated <b>fifod_mac</b> "<b>mac_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:altera_eth_10g_mac "submodules/eth4to1_mac_0_mac10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>70</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_default_slave_csr_translator.avalon_anti_slave_0 and tx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>52</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>53</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>72</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>72</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>74</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>72</b> modules, <b>251</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_default_slave_csr_translator.avalon_anti_slave_0 and rx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>78</b> modules, <b>264</b> connections]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac10g"><![CDATA["<b>mac_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>mac10g</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="fifod_mac:1.0:AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN=1,AUTO_CLK_156_IN_CLK_CLOCK_RATE=156250000,AUTO_CLK_156_IN_CLK_RESET_DOMAIN=1,AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN=4,AUTO_CLK_312_IN_CLK_CLOCK_RATE=312500000,AUTO_CLK_312_IN_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1527267485,AUTO_UNIQUE_ID=eth4to1_mac_2(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=156250000,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=312500000,EXPLICIT_CLOCK_RATE=312500000,NUM_CLOCK_OUTPUTS=1)(altera_eth_10g_mac:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,DATAPATH_OPTION=3,DEVICE_FAMILY=Stratix V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:16.1:AUTO_DEVICE_FAMILY=Stratix V,DATAPATH_OPTION=3)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,ERROR_WIDTH=3)(altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="eth4to1:.:mac_2"
   kind="fifod_mac"
   version="1.0"
   name="eth4to1_mac_2">
  <parameter name="AUTO_CLK_156_IN_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1527267485" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_CLK_156_IN_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="eth4to1_mac_2" />
  <parameter name="AUTO_CLK_312_IN_CLK_CLOCK_RATE" value="312500000" />
  <parameter name="AUTO_CLK_312_IN_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_default_slave.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/programming/eth-4to1v2/ip/fifod_mac.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="eth4to1" as="mac_2" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:fifod_mac "submodules/eth4to1_mac_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="mac_2"><![CDATA["<b>mac_2</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/eth4to1_mac_0_mac10g</b>"]]></message>
   <message level="Debug" culprit="mac_2"><![CDATA["<b>mac_2</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_2"><![CDATA["<b>mac_2</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_2"><![CDATA["<b>mac_2</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac_2"><![CDATA["<b>eth4to1</b>" instantiated <b>fifod_mac</b> "<b>mac_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:altera_eth_10g_mac "submodules/eth4to1_mac_0_mac10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>70</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_default_slave_csr_translator.avalon_anti_slave_0 and tx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>52</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>53</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>72</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>72</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>74</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>72</b> modules, <b>251</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_default_slave_csr_translator.avalon_anti_slave_0 and rx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>78</b> modules, <b>264</b> connections]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac10g"><![CDATA["<b>mac_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>mac10g</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="fifod_mac:1.0:AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN=1,AUTO_CLK_156_IN_CLK_CLOCK_RATE=156250000,AUTO_CLK_156_IN_CLK_RESET_DOMAIN=1,AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN=4,AUTO_CLK_312_IN_CLK_CLOCK_RATE=312500000,AUTO_CLK_312_IN_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1527267485,AUTO_UNIQUE_ID=eth4to1_mac_3(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=156250000,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=312500000,EXPLICIT_CLOCK_RATE=312500000,NUM_CLOCK_OUTPUTS=1)(altera_eth_10g_mac:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,DATAPATH_OPTION=3,DEVICE_FAMILY=Stratix V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:16.1:AUTO_DEVICE_FAMILY=Stratix V,DATAPATH_OPTION=3)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,ERROR_WIDTH=3)(altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=1,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="eth4to1:.:mac_3"
   kind="fifod_mac"
   version="1.0"
   name="eth4to1_mac_3">
  <parameter name="AUTO_CLK_156_IN_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1527267485" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_CLK_156_IN_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_CLK_156_IN_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_312_IN_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="eth4to1_mac_3" />
  <parameter name="AUTO_CLK_312_IN_CLK_CLOCK_RATE" value="312500000" />
  <parameter name="AUTO_CLK_312_IN_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_3.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_default_slave.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/programming/eth-4to1v2/ip/fifod_mac.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="eth4to1" as="mac_3" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 27 starting:fifod_mac "submodules/eth4to1_mac_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="mac_3"><![CDATA["<b>mac_3</b>" reuses <b>altera_eth_10g_mac</b> "<b>submodules/eth4to1_mac_0_mac10g</b>"]]></message>
   <message level="Debug" culprit="mac_3"><![CDATA["<b>mac_3</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_3"><![CDATA["<b>mac_3</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac_3"><![CDATA["<b>mac_3</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac_3"><![CDATA["<b>eth4to1</b>" instantiated <b>fifod_mac</b> "<b>mac_3</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:altera_eth_10g_mac "submodules/eth4to1_mac_0_mac10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>70</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_default_slave_csr_translator.avalon_anti_slave_0 and tx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>52</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>53</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>72</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>72</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>74</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>72</b> modules, <b>251</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_default_slave_csr_translator.avalon_anti_slave_0 and rx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>78</b> modules, <b>264</b> connections]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac10g"><![CDATA["<b>mac_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>mac10g</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:16.1:c_cnt_bypass_en0=true,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=256,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=256,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5SGXEA7N2F45C2,device_family=Stratix V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=1,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=2,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=312.5,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=1,1,256,256,false,true,false,false,256,256,1,0,ph_mux_clk,true,false,2,20,2000,312.5 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=156.25,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=1,m_cnt_lo_div=1,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=312.500000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=312.5 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=156.25 MHz"
   instancePathKey="eth4to1:.:pll_0"
   kind="altera_pll"
   version="16.1"
   name="eth4to1_pll_0">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="1" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="1" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="1" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="false" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="312.5 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="312.5" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="2000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Stratix V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="1" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="2" />
  <parameter name="reference_clock_frequency" value="156.25 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="1" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="1,1,256,256,false,true,false,false,256,256,1,0,ph_mux_clk,true,false,2,20,2000,312.5 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="1" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="312.500000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="true" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="156.25" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_pll_0.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="D:/intelfpga/16.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1" as="pll_0" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 30 starting:altera_pll "submodules/eth4to1_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=6,inDataWidth=64,inEmptyWidth=3,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=63,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=6,outDataWidth=64,outEmptyWidth=3,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=63,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=6,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=63,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=8,outUseEmpty=false,outUseEmptyPort=YES)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="eth4to1:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="eth4to1_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="6" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="63" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="3" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="6" />
  <parameter name="inMaxChannel" value="63" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="inDataWidth" value="64" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="3" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="eth4to1"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 29 starting:altera_avalon_st_adapter "submodules/eth4to1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 77 starting:data_format_adapter "submodules/eth4to1_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=64,inEmptyWidth=3,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=64,outEmptyWidth=3,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,outSymbolsPerBeat=8,outUseEmpty=false,outUseEmptyPort=NO)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0)(clock:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="eth4to1:.:avalon_st_adapter_004"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="eth4to1_avalon_st_adapter_004">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inEmptyWidth" value="3" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="inDataWidth" value="64" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="3" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_004.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_004_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="eth4to1"
     as="avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_avalon_st_adapter "submodules/eth4to1_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>data_format_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_004_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 76 starting:data_format_adapter "submodules/eth4to1_avalon_st_adapter_004_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 75 starting:error_adapter "submodules/eth4to1_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=64,inEmptyWidth=3,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=64,outEmptyWidth=3,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=8,outUseEmpty=false,outUseEmptyPort=YES)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="eth4to1:.:avalon_st_adapter_008"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="eth4to1_avalon_st_adapter_008">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="3" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="inDataWidth" value="64" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="3" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_008.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_008_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_008_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="eth4to1"
     as="avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_avalon_st_adapter "submodules/eth4to1_avalon_st_adapter_008"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_008"><![CDATA["<b>avalon_st_adapter_008</b>" reuses <b>data_format_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_008_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_008"><![CDATA["<b>avalon_st_adapter_008</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_avalon_st_adapter_008_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_008"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_008</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 74 starting:data_format_adapter "submodules/eth4to1_avalon_st_adapter_008_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_008</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 73 starting:error_adapter "submodules/eth4to1_avalon_st_adapter_008_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_008</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="eth4to1:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1" as="rst_controller,rst_controller_001" />
  <instantiator instantiator="eth4to1_mac_0" as="rst_controller" />
  <instantiator instantiator="eth4to1_mac_1" as="rst_controller" />
  <instantiator instantiator="eth4to1_mac_2" as="rst_controller" />
  <instantiator instantiator="eth4to1_mac_3" as="rst_controller" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_10g_mac:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,DATAPATH_OPTION=3,DEVICE_FAMILY=Stratix V,ENABLE_1G10G_MAC=0,ENABLE_PFC=0,ENABLE_PTP_1STEP=0,ENABLE_SUPP_ADDR=1,ENABLE_TIMESTAMPING=0,ENABLE_UNIDIRECTIONAL=0,INSTANTIATE_STATISTICS=1,INSTANTIATE_TX_CRC=1,PFC_PRIORITY_NUM=8,PREAMBLE_PASSTHROUGH=0,REGISTER_BASED_STATISTICS=0,TSTAMP_FP_WIDTH=4(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_eth_interface_conversion:16.1:AUTO_DEVICE_FAMILY=Stratix V,DATAPATH_OPTION=3)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0)(altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1)(altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0)(altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2)(multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true)(altera_eth_channel_adapter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,ERROR_WIDTH=3)(altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0)(altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=1,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000)(clock_source:16.1:clockFrequency=156250000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000)(altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=9,CHANNEL_WIDTH=1,DATA_WIDTH=72,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000)(altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0)(altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8,USE_PAUSE=0,USE_READY=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1)(altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=1,ENABLE_DATA_SOURCE=1,ENABLE_PAUSELEN=1,ENABLE_PFC=0,ENABLE_PFC_PQ=1,ENABLE_PFC_STATUS=1,ENABLE_PKTINFO=1,ENABLE_SUPP_ADDR=1,ERROR_WIDTH=1,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0)(altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=1,MODE_CHECKER_0_INSERTER_1=0,SYMBOLSPERBEAT=8,USE_CHANNEL=0,USE_READY=false)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8)(altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8)(altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=2,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0)(altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=1,DATA_WIDTH=2,EMPTY_WIDTH=1,ERROR_DESCRIPTOR=,ERROR_WIDTH=1,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=0,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=0,USE_PACKETS=0,USE_READY=1,USE_VALID=1)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=2,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=16,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=2)(timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=true)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x3000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="eth4to1:.:mac_0:.:mac10g"
   kind="altera_eth_10g_mac"
   version="16.1"
   name="eth4to1_mac_0_mac10g">
  <parameter name="DATAPATH_OPTION" value="3" />
  <parameter name="ENABLE_TIMESTAMPING" value="0" />
  <parameter name="REGISTER_BASED_STATISTICS" value="0" />
  <parameter name="ENABLE_1G10G_MAC" value="0" />
  <parameter name="ENABLE_PFC" value="0" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENABLE_UNIDIRECTIONAL" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="TSTAMP_FP_WIDTH" value="4" />
  <parameter name="INSTANTIATE_STATISTICS" value="1" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="INSTANTIATE_TX_CRC" value="1" />
  <parameter name="PFC_PRIORITY_NUM" value="8" />
  <parameter name="ENABLE_SUPP_ADDR" value="1" />
  <parameter name="ENABLE_PTP_1STEP" value="0" />
  <parameter name="PREAMBLE_PASSTHROUGH" value="0" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_default_slave.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_base.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/altera_eth_10g_mac/altera_eth_10g_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="eth4to1_mac_0" as="mac10g" />
  <instantiator instantiator="eth4to1_mac_1" as="mac10g" />
  <instantiator instantiator="eth4to1_mac_2" as="mac10g" />
  <instantiator instantiator="eth4to1_mac_3" as="mac10g" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 20 starting:altera_eth_10g_mac "submodules/eth4to1_mac_0_mac10g"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>70</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces merlin_master_translator.avalon_universal_master_0 and merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge_s0_translator.avalon_anti_slave_0 and tx_bridge.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge_s0_translator.avalon_anti_slave_0 and rx_bridge.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>26</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>30</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>71</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_bridge.m0 and tx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_default_slave_csr_translator.avalon_anti_slave_0 and tx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and tx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_pad_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0 and tx_eth_pause_ctrl_gen.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_address_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_address_inserter.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0 and tx_eth_packet_underflow_control.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and tx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and tx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0 and tx_eth_crc_inserter.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>42</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>52</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>53</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>72</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>72</b> modules, <b>238</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>74</b> modules, <b>310</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>72</b> modules, <b>251</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_bridge.m0 and rx_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_default_slave_csr_translator.avalon_anti_slave_0 and rx_eth_default_slave.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0 and rx_eth_pkt_backpressure_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0 and rx_eth_crc_pad_rem.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_crc_checker_csr_translator.avalon_anti_slave_0 and rx_eth_crc_checker.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0 and rx_eth_frame_decoder.avalom_mm_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0 and rx_eth_packet_overflow_control.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0 and rx_eth_statistics_collector.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0 and rx_eth_lane_decoder.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>179</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>65</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>65</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>67</b> modules, <b>279</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>73</b> modules, <b>254</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>78</b> modules, <b>264</b> connections]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_tx_register_map</b> "<b>submodules/altera_eth_10g_tx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_underflow_control</b> "<b>submodules/altera_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pad_inserter</b> "<b>submodules/altera_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_beat_conversion</b> "<b>submodules/altera_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pause_ctrl_gen</b> "<b>submodules/altera_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_address_inserter</b> "<b>submodules/altera_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_formatter</b> "<b>submodules/altera_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_xgmii_termination</b> "<b>submodules/altera_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_generation</b> "<b>submodules/altera_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_default_slave</b> "<b>submodules/altera_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10g_rx_register_map</b> "<b>submodules/altera_eth_10g_rx_register_map</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_link_fault_detection</b> "<b>submodules/altera_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_lane_decoder</b> "<b>submodules/altera_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_pkt_backpressure_control</b> "<b>submodules/altera_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_decoder</b> "<b>submodules/altera_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc</b> "<b>submodules/altera_eth_crc</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_frame_status_merger</b> "<b>submodules/altera_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_crc_pad_rem</b> "<b>submodules/altera_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_packet_overflow_control</b> "<b>submodules/altera_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_delay</b> "<b>submodules/altera_avalon_st_delay</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_eth_10gmem_statistics_collector</b> "<b>submodules/altera_eth_10gmem_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_st_splitter</b> "<b>submodules/altera_avalon_st_splitter</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>timing_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mac10g"><![CDATA["<b>mac10g</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="mac10g"><![CDATA["<b>mac_0</b>" instantiated <b>altera_eth_10g_mac</b> "<b>mac10g</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>eth4to1</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=6,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=8,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3"
   instancePathKey="eth4to1:.:mac_0:.:rx_st_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0" as="rx_st_fifo,tx_st_fifo" />
  <instantiator instantiator="eth4to1_mac_1" as="rx_st_fifo,tx_st_fifo" />
  <instantiator instantiator="eth4to1_mac_2" as="rx_st_fifo,tx_st_fifo" />
  <instantiator instantiator="eth4to1_mac_3" as="rx_st_fifo,tx_st_fifo" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="rxtx_dc_fifo_link_fault_status,rxtx_dc_fifo_pauselen" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 92 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="rx_st_fifo"><![CDATA["<b>mac_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>rx_st_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=6,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=63,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=8,outUseEmpty=false,outUseEmptyPort=YES"
   instancePathKey="eth4to1:.:avalon_st_adapter:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="16.1"
   name="eth4to1_avalon_st_adapter_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="6" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="8" />
  <parameter name="inMaxChannel" value="63" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_avalon_st_adapter" as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 77 starting:data_format_adapter "submodules/eth4to1_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,outSymbolsPerBeat=8,outUseEmpty=false,outUseEmptyPort=NO"
   instancePathKey="eth4to1:.:avalon_st_adapter_004:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="16.1"
   name="eth4to1_avalon_st_adapter_004_data_format_adapter_0">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="NO" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="8" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_004_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_avalon_st_adapter_004"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 76 starting:data_format_adapter "submodules/eth4to1_avalon_st_adapter_004_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0"
   instancePathKey="eth4to1:.:avalon_st_adapter_004:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="eth4to1_avalon_st_adapter_004_error_adapter_0">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_avalon_st_adapter_004" as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 75 starting:error_adapter "submodules/eth4to1_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=8,outUseEmpty=false,outUseEmptyPort=YES"
   instancePathKey="eth4to1:.:avalon_st_adapter_008:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="16.1"
   name="eth4to1_avalon_st_adapter_008_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="8" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_008_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_avalon_st_adapter_008"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 74 starting:data_format_adapter "submodules/eth4to1_avalon_st_adapter_008_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_008</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="eth4to1:.:avalon_st_adapter_008:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="eth4to1_avalon_st_adapter_008_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_avalon_st_adapter_008_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_avalon_st_adapter_008" as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 73 starting:error_adapter "submodules/eth4to1_avalon_st_adapter_008_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_008</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=1,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:merlin_master_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="merlin_master_translator" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="merlin_master_translator_avalon_universal_master_0_translator" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="tx_bridge_m0_translator" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="rx_bridge_m0_translator" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=14,AUTO_ADDRESS_WIDTH=14,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=14,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=14,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_bridge"
   kind="altera_avalon_mm_bridge"
   version="16.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_bridge,rx_bridge" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 71 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="tx_bridge"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>tx_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_default_slave:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_default_slave"
   kind="altera_eth_default_slave"
   version="16.1"
   name="altera_eth_default_slave">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_default_slave.v"
       type="VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_default_slave/altera_eth_default_slave.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_eth_default_slave,rx_eth_default_slave" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 70 starting:altera_eth_default_slave "submodules/altera_eth_default_slave"</message>
   <message level="Info" culprit="tx_eth_default_slave"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_default_slave</b> "<b>tx_eth_default_slave</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_10g_tx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_TX_10G_CLK_CLOCK_RATE=156250000,AUTO_TX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_PTP_1STEP=0,ENABLE_TIMESTAMPING=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_register_map"
   kind="altera_eth_10g_tx_register_map"
   version="16.1"
   name="altera_eth_10g_tx_register_map">
  <parameter name="AUTO_TX_1G_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CSR_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_TX_10G_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_tx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_tx_register_map/altera_eth_10g_tx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_register_map" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 69 starting:altera_eth_10g_tx_register_map "submodules/altera_eth_10g_tx_register_map"</message>
   <message level="Info" culprit="tx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_tx_register_map</b> "<b>tx_register_map</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_packet_underflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_packet_underflow_control"
   kind="altera_eth_packet_underflow_control"
   version="16.1"
   name="altera_eth_packet_underflow_control">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_underflow_control.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_underflow_control/altera_eth_packet_underflow_control.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_eth_packet_underflow_control" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 68 starting:altera_eth_packet_underflow_control "submodules/altera_eth_packet_underflow_control"</message>
   <message level="Info" culprit="tx_eth_packet_underflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_underflow_control</b> "<b>tx_eth_packet_underflow_control</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_pad_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_pad_inserter"
   kind="altera_eth_pad_inserter"
   version="16.1"
   name="altera_eth_pad_inserter">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pad_inserter.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pad_inserter/altera_eth_pad_inserter.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_eth_pad_inserter" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 67 starting:altera_eth_pad_inserter "submodules/altera_eth_pad_inserter"</message>
   <message level="Info" culprit="tx_eth_pad_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pad_inserter</b> "<b>tx_eth_pad_inserter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_pkt_backpressure_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8,USE_PAUSE=1,USE_READY=1"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_pkt_backpressure_control"
   kind="altera_eth_pkt_backpressure_control"
   version="16.1"
   name="altera_eth_pkt_backpressure_control">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pkt_backpressure_control.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pkt_backpressure_control/altera_eth_pkt_backpressure_control.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_eth_pkt_backpressure_control,rx_eth_pkt_backpressure_control" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 66 starting:altera_eth_pkt_backpressure_control "submodules/altera_eth_pkt_backpressure_control"</message>
   <message level="Info" culprit="tx_eth_pkt_backpressure_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pkt_backpressure_control</b> "<b>tx_eth_pkt_backpressure_control</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_pause_beat_conversion:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,GET_MAC_1G10G_ENA=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_pause_beat_conversion"
   kind="altera_eth_pause_beat_conversion"
   version="16.1"
   name="altera_eth_pause_beat_conversion">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_beat_conversion.v"
       type="VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_beat_conversion/altera_eth_pause_beat_conversion.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_eth_pause_beat_conversion" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 65 starting:altera_eth_pause_beat_conversion "submodules/altera_eth_pause_beat_conversion"</message>
   <message level="Info" culprit="tx_eth_pause_beat_conversion"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_beat_conversion</b> "<b>tx_eth_pause_beat_conversion</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_pause_ctrl_gen:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=1,SYMBOLSPERBEAT=8"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_pause_ctrl_gen"
   kind="altera_eth_pause_ctrl_gen"
   version="16.1"
   name="altera_eth_pause_ctrl_gen">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_controller.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_ctrl_gen.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_pause_gen.v"
       type="VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_controller.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_ctrl_gen.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_pause_controller_and_generator/altera_eth_pause_gen.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_eth_pause_ctrl_gen" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 64 starting:altera_eth_pause_ctrl_gen "submodules/altera_eth_pause_ctrl_gen"</message>
   <message level="Info" culprit="tx_eth_pause_ctrl_gen"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_pause_ctrl_gen</b> "<b>tx_eth_pause_ctrl_gen</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=2"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_pause_ctrl_error_adapter"
   kind="error_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter">
  <parameter name="inErrorWidth" value="1" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="outErrorWidth" value="2" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_st_pause_ctrl_error_adapter" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 63 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter"</message>
   <message level="Info" culprit="tx_st_pause_ctrl_error_adapter"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_pause_ctrl_error_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="multiplexer:16.1:bitsPerSymbol=8,errorWidth=2,inErrorWidth=2,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=8,useHighBitsOfChannel=true,usePackets=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_mux_flow_control_user_frame"
   kind="multiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="usePackets" value="true" />
  <parameter name="numInputInterfaces" value="2" />
  <parameter name="schedulingSize" value="2" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="packetScheduling" value="true" />
  <parameter name="errorWidth" value="2" />
  <parameter name="outChannelWidth" value="1" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="symbolsPerBeat" value="8" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_st_mux_flow_control_user_frame" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 62 starting:multiplexer "submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame"</message>
   <message level="Info" culprit="tx_st_mux_flow_control_user_frame"><![CDATA["<b>mac10g</b>" instantiated <b>multiplexer</b> "<b>tx_st_mux_flow_control_user_frame</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_address_inserter:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=2,SYMBOLSPERBEAT=8"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_address_inserter"
   kind="altera_eth_address_inserter"
   version="16.1"
   name="altera_eth_address_inserter">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_address_inserter.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_address_inserter/altera_eth_address_inserter.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_eth_address_inserter" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 61 starting:altera_eth_address_inserter "submodules/altera_eth_address_inserter"</message>
   <message level="Info" culprit="tx_eth_address_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_address_inserter</b> "<b>tx_eth_address_inserter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_crc:16.1:BITSPERSYMBOL=8,ERROR_WIDTH=2,MODE_CHECKER_0_INSERTER_1=1,SYMBOLSPERBEAT=8,USE_CHANNEL=1,USE_READY=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_crc_inserter"
   kind="altera_eth_crc"
   version="16.1"
   name="altera_eth_crc">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/crc32.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/gf_mult32_kc.v"
       type="VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/altera_eth_crc.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/crc32.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc/gf_mult32_kc.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_eth_crc_inserter,rx_eth_crc_checker" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 60 starting:altera_eth_crc "submodules/altera_eth_crc"</message>
   <message level="Info" culprit="tx_eth_crc_inserter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc</b> "<b>tx_eth_crc_inserter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=3,ERROR_WIDTH=3,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=8,USE_EMPTY=1,USE_PACKETS=1"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_pipeline_stage_rs"
   kind="altera_avalon_st_pipeline_stage"
   version="16.1"
   name="altera_avalon_st_pipeline_stage">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_st_pipeline_stage_rs" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 59 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="tx_st_pipeline_stage_rs"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>tx_st_pipeline_stage_rs</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_splitter:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,DATA_WIDTH=64,EMPTY_WIDTH=3,ERROR_DESCRIPTOR=,ERROR_WIDTH=3,MAX_CHANNELS=1,NUMBER_OF_OUTPUTS=2,QUALIFY_VALID_OUT=1,READY_LATENCY=0,USE_CHANNEL=0,USE_DATA=1,USE_ERROR=1,USE_PACKETS=1,USE_READY=1,USE_VALID=1"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_splitter_1"
   kind="altera_avalon_st_splitter"
   version="16.1"
   name="altera_avalon_st_splitter">
  <parameter name="NUMBER_OF_OUTPUTS" value="2" />
  <parameter name="USE_DATA" value="1" />
  <parameter name="ERROR_DESCRIPTOR" value="" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="USE_READY" value="1" />
  <parameter name="MAX_CHANNELS" value="1" />
  <parameter name="USE_ERROR" value="1" />
  <parameter name="EMPTY_WIDTH" value="3" />
  <parameter name="CHANNEL_WIDTH" value="1" />
  <parameter name="READY_LATENCY" value="0" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="ERROR_WIDTH" value="3" />
  <parameter name="QUALIFY_VALID_OUT" value="1" />
  <parameter name="USE_VALID" value="1" />
  <parameter name="USE_CHANNEL" value="0" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_splitter/altera_avalon_st_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_st_splitter_1,tx_st_status_splitter,tx_st_splitter_xgmii,rx_st_splitter_xgmii,rx_st_frame_status_splitter,rx_st_status_splitter,txrx_st_splitter_link_fault_status" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 58 starting:altera_avalon_st_splitter "submodules/altera_avalon_st_splitter"</message>
   <message level="Info" culprit="tx_st_splitter_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_splitter</b> "<b>tx_st_splitter_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=3,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_timing_adapter_frame_decoder"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder">
  <parameter name="inErrorWidth" value="3" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_st_timing_adapter_frame_decoder" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 57 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder"</message>
   <message level="Info" culprit="tx_st_timing_adapter_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_frame_decoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_frame_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,CONTINUOUS_VALID=0,ENABLE_DATA_SOURCE=0,ENABLE_PAUSELEN=0,ENABLE_PFC=0,ENABLE_PFC_PQ=0,ENABLE_PFC_STATUS=0,ENABLE_PKTINFO=0,ENABLE_SUPP_ADDR=0,ERROR_WIDTH=3,PFC_PRIORITY_NUM=8,SYMBOLSPERBEAT=8,USE_READY=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_frame_decoder"
   kind="altera_eth_frame_decoder"
   version="16.1"
   name="altera_eth_frame_decoder">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_decoder_pipeline_base.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_decoder/altera_eth_frame_decoder_pipeline_base.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_eth_frame_decoder,rx_eth_frame_decoder" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 56 starting:altera_eth_frame_decoder "submodules/altera_eth_frame_decoder"</message>
   <message level="Info" culprit="tx_eth_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_decoder</b> "<b>tx_eth_frame_decoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,underflow,user,inErrorWidth=6,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_error_adapter_stat"
   kind="error_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_tx_st_error_adapter_stat">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="40" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="outErrorWidth" value="7" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter
     name="outErrorDescriptor"
     value="phy,user,underflow,crc,payload_length,oversize,undersize" />
  <parameter name="inUseEmpty" value="false" />
  <parameter
     name="inErrorDescriptor"
     value="payload_length,oversize,undersize,crc,underflow,user" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_st_error_adapter_stat" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 55 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat"</message>
   <message level="Info" culprit="tx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>tx_st_error_adapter_stat</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_timing_adapter_splitter_status_in"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in">
  <parameter name="inErrorWidth" value="7" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="40" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_st_timing_adapter_splitter_status_in,rx_st_timing_adapter_splitter_status_in" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 54 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_in</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=7,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_timing_adapter_splitter_status_output"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output">
  <parameter name="inErrorWidth" value="7" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="40" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_st_timing_adapter_splitter_status_output,tx_st_timing_adapter_splitter_status_statistics,rx_st_timing_adapter_splitter_status_statistics,rx_st_timing_adapter_splitter_status_output" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 53 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_status_output"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_status_output</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_10gmem_statistics_collector:16.1:AUTO_CLOCK_CLOCK_RATE=156250000,ENABLE_PFC=0,STATUS_WIDTH=40"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_statistics_collector"
   kind="altera_eth_10gmem_statistics_collector"
   version="16.1"
   name="altera_eth_10gmem_statistics_collector">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10gmem_statistics_collector.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10gmem_statistics_collector/altera_eth_10gmem_statistics_collector.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_eth_statistics_collector,rx_eth_statistics_collector" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 50 starting:altera_eth_10gmem_statistics_collector "submodules/altera_eth_10gmem_statistics_collector"</message>
   <message level="Info" culprit="tx_eth_statistics_collector"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10gmem_statistics_collector</b> "<b>tx_eth_statistics_collector</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_delay:16.1:BITS_PER_SYMBOL=40,CHANNEL_WIDTH=1,DATA_WIDTH=40,ERROR_WIDTH=7,MAX_CHANNELS=1,NUMBER_OF_DELAY_CLOCKS=1,USE_CHANNEL=0,USE_ERROR=1,USE_PACKETS=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_status_output_delay_to_statistic"
   kind="altera_avalon_st_delay"
   version="16.1"
   name="altera_avalon_st_delay">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_delay/altera_avalon_st_delay_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_st_status_output_delay_to_statistic,rx_st_status_output_delay,rx_st_status_statistics_delay" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 49 starting:altera_avalon_st_delay "submodules/altera_avalon_st_delay"</message>
   <message level="Info" culprit="tx_st_status_output_delay_to_statistic"><![CDATA["<b>mac10g</b>" instantiated <b>altera_avalon_st_delay</b> "<b>tx_st_status_output_delay_to_statistic</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_packet_formatter:16.1:AUTO_CLK_CLOCK_RATE=156250000,ERROR_WIDTH=3,GET_PREAMBLE=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_packet_formatter"
   kind="altera_eth_packet_formatter"
   version="16.1"
   name="altera_eth_packet_formatter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_formatter.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_formatter/altera_eth_packet_formatter.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_eth_packet_formatter" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 48 starting:altera_eth_packet_formatter "submodules/altera_eth_packet_formatter"</message>
   <message level="Info" culprit="tx_eth_packet_formatter"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_formatter</b> "<b>tx_eth_packet_formatter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_xgmii_termination:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_xgmii_termination"
   kind="altera_eth_xgmii_termination"
   version="16.1"
   name="altera_eth_xgmii_termination">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_xgmii_termination.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_xgmii_termination/altera_eth_xgmii_termination.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_eth_xgmii_termination" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 47 starting:altera_eth_xgmii_termination "submodules/altera_eth_xgmii_termination"</message>
   <message level="Info" culprit="tx_eth_xgmii_termination"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_xgmii_termination</b> "<b>tx_eth_xgmii_termination</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_timing_adapter_splitter_in"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="false" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="9" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_st_timing_adapter_splitter_in,rx_st_timing_adapter_interface_conversion" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 46 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_in</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=9,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_st_timing_adapter_splitter_out_0"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="9" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="false" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="tx_st_timing_adapter_splitter_out_0,rx_st_timing_adapter_lane_decoder,rx_st_timing_adapter_link_fault_detection" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 44 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0"</message>
   <message level="Info" culprit="tx_st_timing_adapter_splitter_out_0"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>tx_st_timing_adapter_splitter_out_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_link_fault_generation:16.1:AUTO_CLK_CLOCK_RATE=156250000"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:tx_eth_link_fault_generation"
   kind="altera_eth_link_fault_generation"
   version="16.1"
   name="altera_eth_link_fault_generation">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_generation.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_generation/altera_eth_link_fault_generation.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="tx_eth_link_fault_generation" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 43 starting:altera_eth_link_fault_generation "submodules/altera_eth_link_fault_generation"</message>
   <message level="Info" culprit="tx_eth_link_fault_generation"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_generation</b> "<b>tx_eth_link_fault_generation</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_10g_rx_register_map:16.1:AUTO_CSR_CLK_CLOCK_RATE=156250000,AUTO_RX_10G_CLK_CLOCK_RATE=156250000,AUTO_RX_1G_CLK_CLOCK_RATE=-1,ENABLE_1G10G_MAC=0,ENABLE_TIMESTAMPING=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rx_register_map"
   kind="altera_eth_10g_rx_register_map"
   version="16.1"
   name="altera_eth_10g_rx_register_map">
  <parameter name="AUTO_RX_10G_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_CSR_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="AUTO_RX_1G_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_10g_rx_register_map.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_10g_rx_register_map/altera_eth_10g_rx_register_map.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="rx_register_map" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 40 starting:altera_eth_10g_rx_register_map "submodules/altera_eth_10g_rx_register_map"</message>
   <message level="Info" culprit="rx_register_map"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_10g_rx_register_map</b> "<b>rx_register_map</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_link_fault_detection:16.1:AUTO_CLK_CLOCK_RATE=156250000"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rx_eth_link_fault_detection"
   kind="altera_eth_link_fault_detection"
   version="16.1"
   name="altera_eth_link_fault_detection">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_link_fault_detection.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_link_fault_detection/altera_eth_link_fault_detection.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="rx_eth_link_fault_detection" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_eth_link_fault_detection "submodules/altera_eth_link_fault_detection"</message>
   <message level="Info" culprit="rx_eth_link_fault_detection"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_link_fault_detection</b> "<b>rx_eth_link_fault_detection</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_lane_decoder:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,PREAMBLE_MODE=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rx_eth_lane_decoder"
   kind="altera_eth_lane_decoder"
   version="16.1"
   name="altera_eth_lane_decoder">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_lane_decoder.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_lane_decoder/altera_eth_lane_decoder.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="rx_eth_lane_decoder" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 34 starting:altera_eth_lane_decoder "submodules/altera_eth_lane_decoder"</message>
   <message level="Info" culprit="rx_eth_lane_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_lane_decoder</b> "<b>rx_eth_lane_decoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rx_st_timing_adapter_frame_status_in"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in">
  <parameter name="inErrorWidth" value="1" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="rx_st_timing_adapter_frame_status_in" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in"</message>
   <message level="Info" culprit="rx_st_timing_adapter_frame_status_in"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_st_timing_adapter_frame_status_in</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=1,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rx_timing_adapter_frame_status_out_frame_decoder"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder">
  <parameter name="inErrorWidth" value="1" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="rx_timing_adapter_frame_status_out_frame_decoder,rx_timing_adapter_frame_status_out_crc_checker" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 28 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder"</message>
   <message
       level="Info"
       culprit="rx_timing_adapter_frame_status_out_frame_decoder"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rx_timing_adapter_frame_status_out_frame_decoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_frame_status_merger:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,ENABLE_PFC=0,PFC_PRIORITY_NUM=8"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rx_eth_frame_status_merger"
   kind="altera_eth_frame_status_merger"
   version="16.1"
   name="altera_eth_frame_status_merger">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_frame_status_merger.v"
       type="VERILOG_ENCRYPT" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_frame_status_merger/altera_eth_frame_status_merger.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="rx_eth_frame_status_merger" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_eth_frame_status_merger "submodules/altera_eth_frame_status_merger"</message>
   <message level="Info" culprit="rx_eth_frame_status_merger"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_frame_status_merger</b> "<b>rx_eth_frame_status_merger</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_crc_pad_rem:16.1:BITSPERSYMBOL=8,ERRORWIDTH=5,SYMBOLSPERBEAT=8"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rx_eth_crc_pad_rem"
   kind="altera_eth_crc_pad_rem"
   version="16.1"
   name="altera_eth_crc_pad_rem">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem.ocp"
       type="OTHER" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_rem.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_packet_stripper.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_stage.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_crc_pad_rem_pipeline_base.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem.ocp" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_rem.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_packet_stripper.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_stage.sv" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_crc_pad_rem/altera_eth_crc_pad_rem_pipeline_base.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="rx_eth_crc_pad_rem" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_eth_crc_pad_rem "submodules/altera_eth_crc_pad_rem"</message>
   <message level="Info" culprit="rx_eth_crc_pad_rem"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_crc_pad_rem</b> "<b>rx_eth_crc_pad_rem</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_packet_overflow_control:16.1:AUTO_CLOCK_RESET_CLOCK_RATE=156250000,BITSPERSYMBOL=8,ERROR_WIDTH=5,SYMBOLSPERBEAT=8"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rx_eth_packet_overflow_control"
   kind="altera_eth_packet_overflow_control"
   version="16.1"
   name="altera_eth_packet_overflow_control">
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="156250000" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.v"
       type="VERILOG_ENCRYPT" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_eth_packet_overflow_control.ocp"
       type="OTHER" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/ethernet/ethernet_ucore/altera_eth_packet_overflow_control/altera_eth_packet_overflow_control.ocp" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="rx_eth_packet_overflow_control" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 24 starting:altera_eth_packet_overflow_control "submodules/altera_eth_packet_overflow_control"</message>
   <message level="Info" culprit="rx_eth_packet_overflow_control"><![CDATA["<b>mac10g</b>" instantiated <b>altera_eth_packet_overflow_control</b> "<b>rx_eth_packet_overflow_control</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=40,inChannelWidth=0,inErrorDescriptor=payload_length,oversize,undersize,crc,phy,inErrorWidth=5,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,outErrorDescriptor=phy,user,underflow,crc,payload_length,oversize,undersize,outErrorWidth=7"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rx_st_error_adapter_stat"
   kind="error_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_rx_st_error_adapter_stat">
  <parameter name="inErrorWidth" value="5" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="40" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="outErrorWidth" value="7" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter
     name="outErrorDescriptor"
     value="phy,user,underflow,crc,payload_length,oversize,undersize" />
  <parameter name="inUseEmpty" value="false" />
  <parameter
     name="inErrorDescriptor"
     value="payload_length,oversize,undersize,crc,phy" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="rx_st_error_adapter_stat" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 22 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat"</message>
   <message level="Info" culprit="rx_st_error_adapter_stat"><![CDATA["<b>mac10g</b>" instantiated <b>error_adapter</b> "<b>rx_st_error_adapter_stat</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=false,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:txrx_timing_adapter_link_fault_status_rx"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="false" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="2" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="txrx_timing_adapter_link_fault_status_rx" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 15 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_rx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=2,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=false"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:txrx_timing_adapter_link_fault_status_export"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="2" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="false" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="txrx_timing_adapter_link_fault_status_export,rxtx_timing_adapter_link_fault_status_tx" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 13 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export"</message>
   <message level="Info" culprit="txrx_timing_adapter_link_fault_status_export"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>txrx_timing_adapter_link_fault_status_export</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rxtx_timing_adapter_pauselen_rx"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="16" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="rxtx_timing_adapter_pauselen_rx" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 10 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_rx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_rx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=16,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=true,inUseEmptyPort=YES,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:rxtx_timing_adapter_pauselen_tx"
   kind="timing_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="16" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="true" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g"
     as="rxtx_timing_adapter_pauselen_tx" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 8 starting:timing_adapter "submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx"</message>
   <message level="Info" culprit="rxtx_timing_adapter_pauselen_tx"><![CDATA["<b>mac10g</b>" instantiated <b>timing_adapter</b> "<b>rxtx_timing_adapter_pauselen_tx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {merlin_master_translator_avalon_universal_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READ} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_LOCK} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {SYNC_RESET} {0};add_instance {tx_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {merlin_master_translator_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_H} {79};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_L} {76};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ST_DATA_W} {85};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {tx_bridge_s0_agent} {ST_DATA_W} {85};set_instance_parameter_value {tx_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_bridge_s0_agent} {ID} {1};set_instance_parameter_value {tx_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_agent} {ECC_ENABLE} {0};add_instance {tx_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {rx_bridge_s0_agent} {ST_DATA_W} {85};set_instance_parameter_value {rx_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_bridge_s0_agent} {ID} {0};set_instance_parameter_value {rx_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_agent} {ECC_ENABLE} {0};add_instance {rx_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x8000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {85};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {85};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {85};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {merlin_master_translator_avalon_universal_master_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_DEST_ID_H} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_DEST_ID_L} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_SRC_ID_H} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PIPELINED} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ST_DATA_W} {85};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {85};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {merlin_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {tx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {rx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {csr_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0} {merlin_master_translator_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {tx_bridge_s0_agent.m0} {tx_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_bridge_s0_agent.rf_source} {tx_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_bridge_s0_agent_rsp_fifo.out} {tx_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {tx_bridge_s0_agent.rdata_fifo_src} {tx_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {tx_bridge_s0_agent_rdata_fifo.out} {tx_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {tx_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/tx_bridge_s0_agent.cp} {qsys_mm.command};add_connection {rx_bridge_s0_agent.m0} {rx_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_bridge_s0_agent.rf_source} {rx_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_bridge_s0_agent_rsp_fifo.out} {rx_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {rx_bridge_s0_agent.rdata_fifo_src} {rx_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {rx_bridge_s0_agent_rdata_fifo.out} {rx_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {rx_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/rx_bridge_s0_agent.cp} {qsys_mm.command};add_connection {merlin_master_translator_avalon_universal_master_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_agent.cp/router.sink} {qsys_mm.command};add_connection {tx_bridge_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {rx_bridge_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {merlin_master_translator_avalon_universal_master_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/merlin_master_translator_avalon_universal_master_0_limiter.cmd_sink} {qsys_mm.command};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {merlin_master_translator_avalon_universal_master_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/merlin_master_translator_avalon_universal_master_0_limiter.rsp_sink} {qsys_mm.response};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.rsp_src} {merlin_master_translator_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_limiter.rsp_src/merlin_master_translator_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_translator.reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_limiter.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_translator.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_agent.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_limiter.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_reset_reset_bridge.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_reset_reset_bridge.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_reset_reset_bridge.clk} {clock};add_interface {csr_clk_module_clk} {clock} {slave};set_interface_property {csr_clk_module_clk} {EXPORT_OF} {csr_clk_module_clk_clock_bridge.in_clk};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {merlin_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {merlin_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {merlin_master_translator_reset_reset_bridge.in_reset};add_interface {rx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_bridge_reset_reset_bridge.in_reset};add_interface {tx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_bridge_reset_reset_bridge.in_reset};add_interface {merlin_master_translator_avalon_universal_master_0} {avalon} {slave};set_interface_property {merlin_master_translator_avalon_universal_master_0} {EXPORT_OF} {merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0};add_interface {rx_bridge_s0} {avalon} {master};set_interface_property {rx_bridge_s0} {EXPORT_OF} {rx_bridge_s0_translator.avalon_anti_slave_0};add_interface {tx_bridge_s0} {avalon} {master};set_interface_property {tx_bridge_s0} {EXPORT_OF} {tx_bridge_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.merlin_master_translator.avalon_universal_master_0} {0};set_module_assignment {interconnect_id.rx_bridge.s0} {0};set_module_assignment {interconnect_id.tx_bridge.s0} {1};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=79,PKT_CACHE_L=76,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=72,PKT_THREAD_ID_L=72,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=86,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=86,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x4000,0x8000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x4000:both:1:0:0:1,1:01:0x4000:0x8000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=72,PKT_THREAD_ID_L=72,PKT_TRANS_POSTED=52,PKT_TRANS_WRITE=53,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=2)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=2,DATA_WIDTH=85,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=2,DATA_WIDTH=85,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=2,DATA_WIDTH=85,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=156250000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=2,DATA_WIDTH=85,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {merlin_master_translator_avalon_universal_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READ} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_LOCK} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_translator} {SYNC_RESET} {0};add_instance {tx_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {merlin_master_translator_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_H} {79};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_L} {76};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ST_DATA_W} {85};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {tx_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {tx_bridge_s0_agent} {ST_DATA_W} {85};set_instance_parameter_value {tx_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_bridge_s0_agent} {ID} {1};set_instance_parameter_value {tx_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_s0_agent} {ECC_ENABLE} {0};add_instance {tx_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {rx_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {rx_bridge_s0_agent} {ST_DATA_W} {85};set_instance_parameter_value {rx_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_bridge_s0_agent} {ID} {0};set_instance_parameter_value {rx_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_s0_agent} {ECC_ENABLE} {0};add_instance {rx_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x4000 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x8000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {85};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {85};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {85};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {merlin_master_translator_avalon_universal_master_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_DEST_ID_H} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_DEST_ID_L} {71};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_SRC_ID_H} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PIPELINED} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ST_DATA_W} {85};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {merlin_master_translator_avalon_universal_master_0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {85};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {85};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {merlin_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {merlin_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {tx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {rx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {csr_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {csr_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0} {merlin_master_translator_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {merlin_master_translator_avalon_universal_master_0_translator.avalon_universal_master_0/merlin_master_translator_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {tx_bridge_s0_agent.m0} {tx_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_bridge_s0_agent.m0/tx_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_bridge_s0_agent.rf_source} {tx_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_bridge_s0_agent_rsp_fifo.out} {tx_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {tx_bridge_s0_agent.rdata_fifo_src} {tx_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {tx_bridge_s0_agent_rdata_fifo.out} {tx_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {tx_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/tx_bridge_s0_agent.cp} {qsys_mm.command};add_connection {rx_bridge_s0_agent.m0} {rx_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_bridge_s0_agent.m0/rx_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_bridge_s0_agent.rf_source} {rx_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_bridge_s0_agent_rsp_fifo.out} {rx_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {rx_bridge_s0_agent.rdata_fifo_src} {rx_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {rx_bridge_s0_agent_rdata_fifo.out} {rx_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {rx_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/rx_bridge_s0_agent.cp} {qsys_mm.command};add_connection {merlin_master_translator_avalon_universal_master_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_agent.cp/router.sink} {qsys_mm.command};add_connection {tx_bridge_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {rx_bridge_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {merlin_master_translator_avalon_universal_master_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/merlin_master_translator_avalon_universal_master_0_limiter.cmd_sink} {qsys_mm.command};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {merlin_master_translator_avalon_universal_master_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/merlin_master_translator_avalon_universal_master_0_limiter.rsp_sink} {qsys_mm.response};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.rsp_src} {merlin_master_translator_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {merlin_master_translator_avalon_universal_master_0_limiter.rsp_src/merlin_master_translator_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {merlin_master_translator_avalon_universal_master_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_translator.reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {merlin_master_translator_avalon_universal_master_0_limiter.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {merlin_master_translator_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_translator.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_agent.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_avalon_universal_master_0_limiter.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {csr_clk_module_clk_clock_bridge.out_clk} {merlin_master_translator_reset_reset_bridge.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_reset_reset_bridge.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_reset_reset_bridge.clk} {clock};add_interface {csr_clk_module_clk} {clock} {slave};set_interface_property {csr_clk_module_clk} {EXPORT_OF} {csr_clk_module_clk_clock_bridge.in_clk};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {merlin_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {merlin_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {merlin_master_translator_reset_reset_bridge.in_reset};add_interface {rx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_bridge_reset_reset_bridge.in_reset};add_interface {tx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_bridge_reset_reset_bridge.in_reset};add_interface {merlin_master_translator_avalon_universal_master_0} {avalon} {slave};set_interface_property {merlin_master_translator_avalon_universal_master_0} {EXPORT_OF} {merlin_master_translator_avalon_universal_master_0_translator.avalon_anti_master_0};add_interface {rx_bridge_s0} {avalon} {master};set_interface_property {rx_bridge_s0} {EXPORT_OF} {rx_bridge_s0_translator.avalon_anti_slave_0};add_interface {tx_bridge_s0} {avalon} {master};set_interface_property {tx_bridge_s0} {EXPORT_OF} {tx_bridge_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.merlin_master_translator.avalon_universal_master_0} {0};set_module_assignment {interconnect_id.rx_bridge.s0} {0};set_module_assignment {interconnect_id.tx_bridge.s0} {1};" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 7 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {tx_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_bridge_m0_translator} {SYNC_RESET} {0};add_instance {tx_eth_default_slave_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pkt_backpressure_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pad_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pause_ctrl_gen_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_address_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_statistics_collector_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_crc_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_CACHE_H} {84};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_CACHE_L} {81};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_THREAD_ID_H} {77};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_THREAD_ID_L} {77};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_bridge_m0_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_bridge_m0_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;tx_eth_default_slave_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tx_eth_address_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000000810&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000308&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {tx_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {tx_bridge_m0_agent} {ID} {0};set_instance_parameter_value {tx_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {tx_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {tx_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {tx_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_default_slave_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {ID} {2};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_default_slave_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pkt_backpressure_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ID} {7};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pad_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ID} {5};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_pad_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pause_ctrl_gen_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ID} {6};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_address_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ID} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_address_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ID} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ID} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_statistics_collector_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ID} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_statistics_collector_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_crc_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ID} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_crc_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {7 5 1 4 6 0 3 8 };set_instance_parameter_value {router} {CHANNEL_ID} {000000010 000000100 100000000 000100000 000001000 000010000 001000000 010000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both read both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x300 0x500 0x800 0x2000 0x3000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x108 0x208 0x308 0x510 0x810 0x2100 0x3100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {90};set_instance_parameter_value {router} {ST_CHANNEL_W} {9};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {90};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {90};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {90};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {90};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {90};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {49};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_006} {ST_DATA_W} {90};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {49};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_007} {ST_DATA_W} {90};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {49};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_008} {ST_DATA_W} {90};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {49};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_009} {ST_DATA_W} {90};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {tx_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_THREAD_ID_H} {77};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_THREAD_ID_L} {77};set_instance_parameter_value {tx_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {tx_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {ST_DATA_W} {90};set_instance_parameter_value {tx_bridge_m0_limiter} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_bridge_m0_limiter} {VALID_WIDTH} {9};set_instance_parameter_value {tx_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {90};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {9};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {9};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {90};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {9};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {tx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {tx_bridge_m0_translator.avalon_universal_master_0} {tx_bridge_m0_agent.av} {avalon};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {defaultConnection} {false};add_connection {tx_eth_default_slave_csr_agent.m0} {tx_eth_default_slave_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_default_slave_csr_agent.m0/tx_eth_default_slave_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_default_slave_csr_agent.m0/tx_eth_default_slave_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_default_slave_csr_agent.m0/tx_eth_default_slave_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_default_slave_csr_agent.rf_source} {tx_eth_default_slave_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_default_slave_csr_agent_rsp_fifo.out} {tx_eth_default_slave_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_default_slave_csr_agent.rdata_fifo_src} {tx_eth_default_slave_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {tx_eth_default_slave_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/tx_eth_default_slave_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pkt_backpressure_control_csr_agent.m0} {tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rf_source} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.out} {tx_eth_pkt_backpressure_control_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_src} {tx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {tx_eth_pkt_backpressure_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tx_eth_pkt_backpressure_control_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pad_inserter_csr_agent.m0} {tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pad_inserter_csr_agent.rf_source} {tx_eth_pad_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pad_inserter_csr_agent_rsp_fifo.out} {tx_eth_pad_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pad_inserter_csr_agent.rdata_fifo_src} {tx_eth_pad_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {tx_eth_pad_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/tx_eth_pad_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pause_ctrl_gen_csr_agent.m0} {tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rf_source} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.out} {tx_eth_pause_ctrl_gen_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rdata_fifo_src} {tx_eth_pause_ctrl_gen_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {tx_eth_pause_ctrl_gen_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/tx_eth_pause_ctrl_gen_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_address_inserter_csr_agent.m0} {tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_address_inserter_csr_agent.rf_source} {tx_eth_address_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_address_inserter_csr_agent_rsp_fifo.out} {tx_eth_address_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_address_inserter_csr_agent.rdata_fifo_src} {tx_eth_address_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {tx_eth_address_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/tx_eth_address_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0} {tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rf_source} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.out} {tx_eth_packet_underflow_control_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rdata_fifo_src} {tx_eth_packet_underflow_control_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {tx_eth_packet_underflow_control_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/tx_eth_packet_underflow_control_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.m0} {tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rf_source} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.out} {tx_eth_frame_decoder_avalom_mm_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_src} {tx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {tx_eth_frame_decoder_avalom_mm_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/tx_eth_frame_decoder_avalom_mm_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_statistics_collector_csr_agent.m0} {tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_statistics_collector_csr_agent.rf_source} {tx_eth_statistics_collector_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_statistics_collector_csr_agent_rsp_fifo.out} {tx_eth_statistics_collector_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_statistics_collector_csr_agent.rdata_fifo_src} {tx_eth_statistics_collector_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {tx_eth_statistics_collector_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/tx_eth_statistics_collector_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_crc_inserter_csr_agent.m0} {tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_crc_inserter_csr_agent.rf_source} {tx_eth_crc_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_crc_inserter_csr_agent_rsp_fifo.out} {tx_eth_crc_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_crc_inserter_csr_agent.rdata_fifo_src} {tx_eth_crc_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {tx_eth_crc_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/tx_eth_crc_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {tx_eth_default_slave_csr_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_default_slave_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pkt_backpressure_control_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {tx_eth_pad_inserter_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pad_inserter_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pause_ctrl_gen_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {tx_eth_address_inserter_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_address_inserter_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_packet_underflow_control_avalon_slave_0_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_frame_decoder_avalom_mm_csr_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {tx_eth_statistics_collector_csr_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_statistics_collector_csr_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {tx_eth_crc_inserter_csr_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_crc_inserter_csr_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {router.src} {tx_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/tx_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {tx_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {tx_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/tx_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {tx_bridge_m0_limiter.rsp_src} {tx_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_limiter.rsp_src/tx_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {tx_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_default_slave_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_default_slave_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_default_slave_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_limiter.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_default_slave_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_default_slave_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_default_slave_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_limiter.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_reset_reset_bridge.clk} {clock};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_bridge_reset_reset_bridge.in_reset};add_interface {tx_bridge_m0} {avalon} {slave};set_interface_property {tx_bridge_m0} {EXPORT_OF} {tx_bridge_m0_translator.avalon_anti_master_0};add_interface {tx_eth_address_inserter_csr} {avalon} {master};set_interface_property {tx_eth_address_inserter_csr} {EXPORT_OF} {tx_eth_address_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_crc_inserter_csr} {avalon} {master};set_interface_property {tx_eth_crc_inserter_csr} {EXPORT_OF} {tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_default_slave_csr} {avalon} {master};set_interface_property {tx_eth_default_slave_csr} {EXPORT_OF} {tx_eth_default_slave_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_frame_decoder_avalom_mm_csr} {avalon} {master};set_interface_property {tx_eth_frame_decoder_avalom_mm_csr} {EXPORT_OF} {tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_packet_underflow_control_avalon_slave_0} {avalon} {master};set_interface_property {tx_eth_packet_underflow_control_avalon_slave_0} {EXPORT_OF} {tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {tx_eth_pad_inserter_csr} {avalon} {master};set_interface_property {tx_eth_pad_inserter_csr} {EXPORT_OF} {tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_pause_ctrl_gen_csr} {avalon} {master};set_interface_property {tx_eth_pause_ctrl_gen_csr} {EXPORT_OF} {tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_pkt_backpressure_control_csr} {avalon} {master};set_interface_property {tx_eth_pkt_backpressure_control_csr} {EXPORT_OF} {tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_statistics_collector_csr} {avalon} {master};set_interface_property {tx_eth_statistics_collector_csr} {EXPORT_OF} {tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.tx_bridge.m0} {0};set_module_assignment {interconnect_id.tx_eth_address_inserter.csr} {0};set_module_assignment {interconnect_id.tx_eth_crc_inserter.csr} {1};set_module_assignment {interconnect_id.tx_eth_default_slave.csr} {2};set_module_assignment {interconnect_id.tx_eth_frame_decoder.avalom_mm_csr} {3};set_module_assignment {interconnect_id.tx_eth_packet_underflow_control.avalon_slave_0} {4};set_module_assignment {interconnect_id.tx_eth_pad_inserter.csr} {5};set_module_assignment {interconnect_id.tx_eth_pause_ctrl_gen.csr} {6};set_module_assignment {interconnect_id.tx_eth_pkt_backpressure_control.csr} {7};set_module_assignment {interconnect_id.tx_eth_statistics_collector.csr} {8};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;tx_eth_default_slave_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tx_eth_address_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000000810&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000308&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=65,PKT_ADDR_SIDEBAND_L=65,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_CACHE_H=84,PKT_CACHE_L=81,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=66,PKT_DATA_SIDEBAND_L=66,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_QOS_H=68,PKT_QOS_L=68,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=77,PKT_THREAD_ID_L=77,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=89,PKT_ORI_BURST_SIZE_L=87,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_RESPONSE_STATUS_H=86,PKT_RESPONSE_STATUS_L=85,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=000000010,000000100,100000000,000100000,000001000,000010000,001000000,010000000,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=7,5,1,4,6,0,3,8,END_ADDRESS=0x8,0x108,0x208,0x308,0x510,0x810,0x2100,0x3100,MEMORY_ALIASING_DECODE=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,SLAVES_INFO=7:000000010:0x0:0x8:both:1:0:0:1,5:000000100:0x100:0x108:both:1:0:0:1,1:100000000:0x200:0x208:both:1:0:0:1,4:000100000:0x300:0x308:read:1:0:0:1,6:000001000:0x500:0x510:both:1:0:0:1,0:000010000:0x800:0x810:both:1:0:0:1,3:001000000:0x2000:0x2100:both:1:0:0:1,8:010000000:0x3000:0x3100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x300,0x500,0x800,0x2000,0x3000,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both,both,both,read,both,both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=2,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_SRC_ID_H=72,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=77,PKT_THREAD_ID_L=77,PKT_TRANS_POSTED=51,PKT_TRANS_WRITE=52,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=9,ST_DATA_W=90,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=9)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=9,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=9)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=9,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {tx_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tx_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_bridge_m0_translator} {SYNC_RESET} {0};add_instance {tx_eth_default_slave_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_default_slave_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pkt_backpressure_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pad_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_pause_ctrl_gen_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_address_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_statistics_collector_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_eth_crc_inserter_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READ} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tx_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_CACHE_H} {84};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_CACHE_L} {81};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_THREAD_ID_H} {77};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_THREAD_ID_L} {77};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_bridge_m0_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_bridge_m0_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_bridge_m0_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tx_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;tx_eth_default_slave_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;tx_eth_address_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000000810&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000308&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {tx_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {tx_bridge_m0_agent} {ID} {0};set_instance_parameter_value {tx_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {tx_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {tx_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {tx_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {tx_eth_default_slave_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {ID} {2};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_default_slave_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_default_slave_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pkt_backpressure_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ID} {7};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pad_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ID} {5};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_pad_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pad_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_pause_ctrl_gen_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ID} {6};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_address_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ID} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_address_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_address_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ID} {4};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ID} {3};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_statistics_collector_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ID} {8};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_statistics_collector_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_statistics_collector_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tx_eth_crc_inserter_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ORI_BURST_SIZE_H} {89};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ORI_BURST_SIZE_L} {87};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_RESPONSE_STATUS_H} {86};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_RESPONSE_STATUS_L} {85};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_PROTECTION_H} {80};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_PROTECTION_L} {78};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ST_DATA_W} {90};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ID} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent} {ECC_ENABLE} {0};add_instance {tx_eth_crc_inserter_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tx_eth_crc_inserter_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {7 5 1 4 6 0 3 8 };set_instance_parameter_value {router} {CHANNEL_ID} {000000010 000000100 100000000 000100000 000001000 000010000 001000000 010000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both read both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x300 0x500 0x800 0x2000 0x3000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x108 0x208 0x308 0x510 0x810 0x2100 0x3100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {90};set_instance_parameter_value {router} {ST_CHANNEL_W} {9};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {90};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {90};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {90};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {90};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {90};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {49};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_006} {ST_DATA_W} {90};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {49};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_007} {ST_DATA_W} {90};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {49};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_008} {ST_DATA_W} {90};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {49};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {80};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {78};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {76};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_009} {ST_DATA_W} {90};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {9};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {tx_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_DEST_ID_H} {76};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_DEST_ID_L} {73};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_SRC_ID_H} {72};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_SRC_ID_L} {69};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_THREAD_ID_H} {77};set_instance_parameter_value {tx_bridge_m0_limiter} {PKT_THREAD_ID_L} {77};set_instance_parameter_value {tx_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {tx_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {ST_DATA_W} {90};set_instance_parameter_value {tx_bridge_m0_limiter} {ST_CHANNEL_W} {9};set_instance_parameter_value {tx_bridge_m0_limiter} {VALID_WIDTH} {9};set_instance_parameter_value {tx_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {tx_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {tx_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tx_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {90};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {9};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {9};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {90};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {9};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {90};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {90};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {9};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {9};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {tx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {tx_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {tx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {tx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {tx_bridge_m0_translator.avalon_universal_master_0} {tx_bridge_m0_agent.av} {avalon};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {tx_bridge_m0_translator.avalon_universal_master_0/tx_bridge_m0_agent.av} {defaultConnection} {false};add_connection {tx_eth_default_slave_csr_agent.m0} {tx_eth_default_slave_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_default_slave_csr_agent.m0/tx_eth_default_slave_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_default_slave_csr_agent.m0/tx_eth_default_slave_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_default_slave_csr_agent.m0/tx_eth_default_slave_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_default_slave_csr_agent.rf_source} {tx_eth_default_slave_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_default_slave_csr_agent_rsp_fifo.out} {tx_eth_default_slave_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_default_slave_csr_agent.rdata_fifo_src} {tx_eth_default_slave_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {tx_eth_default_slave_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/tx_eth_default_slave_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pkt_backpressure_control_csr_agent.m0} {tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pkt_backpressure_control_csr_agent.m0/tx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rf_source} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.out} {tx_eth_pkt_backpressure_control_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_src} {tx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {tx_eth_pkt_backpressure_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tx_eth_pkt_backpressure_control_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pad_inserter_csr_agent.m0} {tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pad_inserter_csr_agent.m0/tx_eth_pad_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pad_inserter_csr_agent.rf_source} {tx_eth_pad_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pad_inserter_csr_agent_rsp_fifo.out} {tx_eth_pad_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pad_inserter_csr_agent.rdata_fifo_src} {tx_eth_pad_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {tx_eth_pad_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/tx_eth_pad_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_pause_ctrl_gen_csr_agent.m0} {tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_pause_ctrl_gen_csr_agent.m0/tx_eth_pause_ctrl_gen_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rf_source} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.out} {tx_eth_pause_ctrl_gen_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rdata_fifo_src} {tx_eth_pause_ctrl_gen_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {tx_eth_pause_ctrl_gen_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/tx_eth_pause_ctrl_gen_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_address_inserter_csr_agent.m0} {tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_address_inserter_csr_agent.m0/tx_eth_address_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_address_inserter_csr_agent.rf_source} {tx_eth_address_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_address_inserter_csr_agent_rsp_fifo.out} {tx_eth_address_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_address_inserter_csr_agent.rdata_fifo_src} {tx_eth_address_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {tx_eth_address_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/tx_eth_address_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0} {tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_packet_underflow_control_avalon_slave_0_agent.m0/tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rf_source} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.out} {tx_eth_packet_underflow_control_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rdata_fifo_src} {tx_eth_packet_underflow_control_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {tx_eth_packet_underflow_control_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/tx_eth_packet_underflow_control_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.m0} {tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_frame_decoder_avalom_mm_csr_agent.m0/tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rf_source} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.out} {tx_eth_frame_decoder_avalom_mm_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_src} {tx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {tx_eth_frame_decoder_avalom_mm_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/tx_eth_frame_decoder_avalom_mm_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_statistics_collector_csr_agent.m0} {tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_statistics_collector_csr_agent.m0/tx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_statistics_collector_csr_agent.rf_source} {tx_eth_statistics_collector_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_statistics_collector_csr_agent_rsp_fifo.out} {tx_eth_statistics_collector_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_statistics_collector_csr_agent.rdata_fifo_src} {tx_eth_statistics_collector_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {tx_eth_statistics_collector_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/tx_eth_statistics_collector_csr_agent.cp} {qsys_mm.command};add_connection {tx_eth_crc_inserter_csr_agent.m0} {tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tx_eth_crc_inserter_csr_agent.m0/tx_eth_crc_inserter_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tx_eth_crc_inserter_csr_agent.rf_source} {tx_eth_crc_inserter_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {tx_eth_crc_inserter_csr_agent_rsp_fifo.out} {tx_eth_crc_inserter_csr_agent.rf_sink} {avalon_streaming};add_connection {tx_eth_crc_inserter_csr_agent.rdata_fifo_src} {tx_eth_crc_inserter_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {tx_eth_crc_inserter_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/tx_eth_crc_inserter_csr_agent.cp} {qsys_mm.command};add_connection {tx_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {tx_eth_default_slave_csr_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_default_slave_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {tx_eth_pkt_backpressure_control_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pkt_backpressure_control_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {tx_eth_pad_inserter_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pad_inserter_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {tx_eth_pause_ctrl_gen_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_pause_ctrl_gen_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {tx_eth_address_inserter_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_address_inserter_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {tx_eth_packet_underflow_control_avalon_slave_0_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_packet_underflow_control_avalon_slave_0_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {tx_eth_frame_decoder_avalom_mm_csr_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_frame_decoder_avalom_mm_csr_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {tx_eth_statistics_collector_csr_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_statistics_collector_csr_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {tx_eth_crc_inserter_csr_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {tx_eth_crc_inserter_csr_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {router.src} {tx_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/tx_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {tx_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {tx_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/tx_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {tx_bridge_m0_limiter.rsp_src} {tx_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {tx_bridge_m0_limiter.rsp_src/tx_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {tx_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_default_slave_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_translator.reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_default_slave_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_default_slave_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pad_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_address_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_statistics_collector_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_agent.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_eth_crc_inserter_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {tx_bridge_m0_limiter.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {tx_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_default_slave_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_translator.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_default_slave_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_default_slave_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pad_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_address_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_statistics_collector_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_agent.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_eth_crc_inserter_csr_agent_rsp_fifo.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_m0_limiter.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {tx_clk_module_clk_clock_bridge.out_clk} {tx_bridge_reset_reset_bridge.clk} {clock};add_interface {tx_clk_module_clk} {clock} {slave};set_interface_property {tx_clk_module_clk} {EXPORT_OF} {tx_clk_module_clk_clock_bridge.in_clk};add_interface {tx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {tx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {tx_bridge_reset_reset_bridge.in_reset};add_interface {tx_bridge_m0} {avalon} {slave};set_interface_property {tx_bridge_m0} {EXPORT_OF} {tx_bridge_m0_translator.avalon_anti_master_0};add_interface {tx_eth_address_inserter_csr} {avalon} {master};set_interface_property {tx_eth_address_inserter_csr} {EXPORT_OF} {tx_eth_address_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_crc_inserter_csr} {avalon} {master};set_interface_property {tx_eth_crc_inserter_csr} {EXPORT_OF} {tx_eth_crc_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_default_slave_csr} {avalon} {master};set_interface_property {tx_eth_default_slave_csr} {EXPORT_OF} {tx_eth_default_slave_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_frame_decoder_avalom_mm_csr} {avalon} {master};set_interface_property {tx_eth_frame_decoder_avalom_mm_csr} {EXPORT_OF} {tx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_packet_underflow_control_avalon_slave_0} {avalon} {master};set_interface_property {tx_eth_packet_underflow_control_avalon_slave_0} {EXPORT_OF} {tx_eth_packet_underflow_control_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {tx_eth_pad_inserter_csr} {avalon} {master};set_interface_property {tx_eth_pad_inserter_csr} {EXPORT_OF} {tx_eth_pad_inserter_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_pause_ctrl_gen_csr} {avalon} {master};set_interface_property {tx_eth_pause_ctrl_gen_csr} {EXPORT_OF} {tx_eth_pause_ctrl_gen_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_pkt_backpressure_control_csr} {avalon} {master};set_interface_property {tx_eth_pkt_backpressure_control_csr} {EXPORT_OF} {tx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0};add_interface {tx_eth_statistics_collector_csr} {avalon} {master};set_interface_property {tx_eth_statistics_collector_csr} {EXPORT_OF} {tx_eth_statistics_collector_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.tx_bridge.m0} {0};set_module_assignment {interconnect_id.tx_eth_address_inserter.csr} {0};set_module_assignment {interconnect_id.tx_eth_crc_inserter.csr} {1};set_module_assignment {interconnect_id.tx_eth_default_slave.csr} {2};set_module_assignment {interconnect_id.tx_eth_frame_decoder.avalom_mm_csr} {3};set_module_assignment {interconnect_id.tx_eth_packet_underflow_control.avalon_slave_0} {4};set_module_assignment {interconnect_id.tx_eth_pad_inserter.csr} {5};set_module_assignment {interconnect_id.tx_eth_pause_ctrl_gen.csr} {6};set_module_assignment {interconnect_id.tx_eth_pkt_backpressure_control.csr} {7};set_module_assignment {interconnect_id.tx_eth_statistics_collector.csr} {8};" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 32 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.052s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.030s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.028s/0.054s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>71</b> modules, <b>236</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {rx_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_bridge_m0_translator} {SYNC_RESET} {0};add_instance {rx_eth_default_slave_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_pkt_backpressure_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_crc_pad_rem_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_crc_checker_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_packet_overflow_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_statistics_collector_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_lane_decoder_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_bridge_m0_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_bridge_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rx_eth_default_slave_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_eth_crc_checker_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000310&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000508&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {rx_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {rx_bridge_m0_agent} {ID} {0};set_instance_parameter_value {rx_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {rx_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {rx_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {rx_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_default_slave_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {ID} {2};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_default_slave_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_pkt_backpressure_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ID} {6};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_crc_pad_rem_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ID} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_crc_checker_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ID} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_crc_checker_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ID} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_packet_overflow_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ID} {5};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_statistics_collector_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ID} {7};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_statistics_collector_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_lane_decoder_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ID} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_lane_decoder_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {6 1 0 5 4 3 7 };set_instance_parameter_value {router} {CHANNEL_ID} {00000010 00000100 00001000 00100000 10000000 00010000 01000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both read both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x300 0x500 0x2000 0x3000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x110 0x208 0x310 0x508 0x2100 0x3100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {88};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {88};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {88};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {88};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {49};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_006} {ST_DATA_W} {88};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {49};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_007} {ST_DATA_W} {88};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {49};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_008} {ST_DATA_W} {88};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {rx_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {rx_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {rx_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {ST_DATA_W} {88};set_instance_parameter_value {rx_bridge_m0_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_bridge_m0_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {rx_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {8};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {8};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {rx_bridge_m0_translator.avalon_universal_master_0} {rx_bridge_m0_agent.av} {avalon};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {defaultConnection} {false};add_connection {rx_eth_default_slave_csr_agent.m0} {rx_eth_default_slave_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_default_slave_csr_agent.m0/rx_eth_default_slave_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_default_slave_csr_agent.m0/rx_eth_default_slave_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_default_slave_csr_agent.m0/rx_eth_default_slave_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_default_slave_csr_agent.rf_source} {rx_eth_default_slave_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_default_slave_csr_agent_rsp_fifo.out} {rx_eth_default_slave_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_default_slave_csr_agent.rdata_fifo_src} {rx_eth_default_slave_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {rx_eth_default_slave_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/rx_eth_default_slave_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_pkt_backpressure_control_csr_agent.m0} {rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rf_source} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.out} {rx_eth_pkt_backpressure_control_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_src} {rx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {rx_eth_pkt_backpressure_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/rx_eth_pkt_backpressure_control_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_crc_pad_rem_csr_agent.m0} {rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_crc_pad_rem_csr_agent.rf_source} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.out} {rx_eth_crc_pad_rem_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_crc_pad_rem_csr_agent.rdata_fifo_src} {rx_eth_crc_pad_rem_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {rx_eth_crc_pad_rem_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/rx_eth_crc_pad_rem_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_crc_checker_csr_agent.m0} {rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_crc_checker_csr_agent.rf_source} {rx_eth_crc_checker_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_crc_checker_csr_agent_rsp_fifo.out} {rx_eth_crc_checker_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_crc_checker_csr_agent.rdata_fifo_src} {rx_eth_crc_checker_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {rx_eth_crc_checker_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/rx_eth_crc_checker_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.m0} {rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rf_source} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.out} {rx_eth_frame_decoder_avalom_mm_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_src} {rx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {rx_eth_frame_decoder_avalom_mm_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/rx_eth_frame_decoder_avalom_mm_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_packet_overflow_control_csr_agent.m0} {rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_packet_overflow_control_csr_agent.rf_source} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.out} {rx_eth_packet_overflow_control_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_packet_overflow_control_csr_agent.rdata_fifo_src} {rx_eth_packet_overflow_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {rx_eth_packet_overflow_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/rx_eth_packet_overflow_control_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_statistics_collector_csr_agent.m0} {rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_statistics_collector_csr_agent.rf_source} {rx_eth_statistics_collector_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_statistics_collector_csr_agent_rsp_fifo.out} {rx_eth_statistics_collector_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_statistics_collector_csr_agent.rdata_fifo_src} {rx_eth_statistics_collector_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {rx_eth_statistics_collector_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/rx_eth_statistics_collector_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_lane_decoder_csr_agent.m0} {rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_lane_decoder_csr_agent.rf_source} {rx_eth_lane_decoder_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_lane_decoder_csr_agent_rsp_fifo.out} {rx_eth_lane_decoder_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_lane_decoder_csr_agent.rdata_fifo_src} {rx_eth_lane_decoder_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {rx_eth_lane_decoder_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/rx_eth_lane_decoder_csr_agent.cp} {qsys_mm.command};add_connection {rx_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {rx_eth_default_slave_csr_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_default_slave_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_pkt_backpressure_control_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {rx_eth_crc_pad_rem_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_crc_pad_rem_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {rx_eth_crc_checker_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_crc_checker_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_frame_decoder_avalom_mm_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {rx_eth_packet_overflow_control_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_packet_overflow_control_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {rx_eth_statistics_collector_csr_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_statistics_collector_csr_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {rx_eth_lane_decoder_csr_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_lane_decoder_csr_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router.src} {rx_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/rx_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {rx_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {rx_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/rx_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {rx_bridge_m0_limiter.rsp_src} {rx_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_limiter.rsp_src/rx_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rx_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_default_slave_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_default_slave_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_default_slave_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_limiter.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_default_slave_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_default_slave_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_default_slave_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_limiter.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_reset_reset_bridge.clk} {clock};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {rx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_bridge_reset_reset_bridge.in_reset};add_interface {rx_bridge_m0} {avalon} {slave};set_interface_property {rx_bridge_m0} {EXPORT_OF} {rx_bridge_m0_translator.avalon_anti_master_0};add_interface {rx_eth_crc_checker_csr} {avalon} {master};set_interface_property {rx_eth_crc_checker_csr} {EXPORT_OF} {rx_eth_crc_checker_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_crc_pad_rem_csr} {avalon} {master};set_interface_property {rx_eth_crc_pad_rem_csr} {EXPORT_OF} {rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_default_slave_csr} {avalon} {master};set_interface_property {rx_eth_default_slave_csr} {EXPORT_OF} {rx_eth_default_slave_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_frame_decoder_avalom_mm_csr} {avalon} {master};set_interface_property {rx_eth_frame_decoder_avalom_mm_csr} {EXPORT_OF} {rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_lane_decoder_csr} {avalon} {master};set_interface_property {rx_eth_lane_decoder_csr} {EXPORT_OF} {rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_packet_overflow_control_csr} {avalon} {master};set_interface_property {rx_eth_packet_overflow_control_csr} {EXPORT_OF} {rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_pkt_backpressure_control_csr} {avalon} {master};set_interface_property {rx_eth_pkt_backpressure_control_csr} {EXPORT_OF} {rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_statistics_collector_csr} {avalon} {master};set_interface_property {rx_eth_statistics_collector_csr} {EXPORT_OF} {rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.rx_bridge.m0} {0};set_module_assignment {interconnect_id.rx_eth_crc_checker.csr} {0};set_module_assignment {interconnect_id.rx_eth_crc_pad_rem.csr} {1};set_module_assignment {interconnect_id.rx_eth_default_slave.csr} {2};set_module_assignment {interconnect_id.rx_eth_frame_decoder.avalom_mm_csr} {3};set_module_assignment {interconnect_id.rx_eth_lane_decoder.csr} {4};set_module_assignment {interconnect_id.rx_eth_packet_overflow_control.csr} {5};set_module_assignment {interconnect_id.rx_eth_pkt_backpressure_control.csr} {6};set_module_assignment {interconnect_id.rx_eth_statistics_collector.csr} {7};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=14,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rx_eth_default_slave_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_eth_crc_checker_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000310&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000508&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=65,PKT_ADDR_SIDEBAND_L=65,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_CACHE_H=82,PKT_CACHE_L=79,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=66,PKT_DATA_SIDEBAND_L=66,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_QOS_H=68,PKT_QOS_L=68,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=75,PKT_THREAD_ID_L=75,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=00000010,00000100,00001000,00100000,10000000,00010000,01000000,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,1,0,5,4,3,7,END_ADDRESS=0x8,0x110,0x208,0x310,0x508,0x2100,0x3100,MEMORY_ALIASING_DECODE=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=6:00000010:0x0:0x8:both:1:0:0:1,1:00000100:0x100:0x110:both:1:0:0:1,0:00001000:0x200:0x208:both:1:0:0:1,5:00100000:0x300:0x310:read:1:0:0:1,4:10000000:0x500:0x508:both:1:0:0:1,3:00010000:0x2000:0x2100:both:1:0:0:1,7:01000000:0x3000:0x3100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x300,0x500,0x2000,0x3000,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both,both,both,read,both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=75,PKT_THREAD_ID_L=75,PKT_TRANS_POSTED=51,PKT_TRANS_WRITE=52,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=8,ST_DATA_W=88,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=8)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=8,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=8)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=8,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=156250000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=156250000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {rx_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {rx_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_bridge_m0_translator} {SYNC_RESET} {0};add_instance {rx_eth_default_slave_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_default_slave_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_pkt_backpressure_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_crc_pad_rem_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_crc_checker_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_packet_overflow_control_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_statistics_collector_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_eth_lane_decoder_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_ADDRESS_W} {14};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READ} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {rx_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_bridge_m0_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_bridge_m0_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_bridge_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rx_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rx_eth_default_slave_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_eth_crc_checker_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000208&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000310&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000003000&quot;
   end=&quot;0x00000000000003100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000508&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {rx_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {rx_bridge_m0_agent} {ID} {0};set_instance_parameter_value {rx_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {rx_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {rx_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {rx_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {rx_eth_default_slave_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {ID} {2};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_default_slave_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_default_slave_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_pkt_backpressure_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ID} {6};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_crc_pad_rem_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ID} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_crc_pad_rem_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_crc_checker_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ID} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_crc_checker_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_crc_checker_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ID} {3};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_packet_overflow_control_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ID} {5};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_packet_overflow_control_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_statistics_collector_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ID} {7};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_statistics_collector_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_statistics_collector_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {rx_eth_lane_decoder_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ST_DATA_W} {88};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ID} {4};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent} {ECC_ENABLE} {0};add_instance {rx_eth_lane_decoder_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rx_eth_lane_decoder_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {6 1 0 5 4 3 7 };set_instance_parameter_value {router} {CHANNEL_ID} {00000010 00000100 00001000 00100000 10000000 00010000 01000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both read both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x300 0x500 0x2000 0x3000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x110 0x208 0x310 0x508 0x2100 0x3100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {88};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {88};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {49};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_003} {ST_DATA_W} {88};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {49};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_004} {ST_DATA_W} {88};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {49};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_006} {ST_DATA_W} {88};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {49};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_007} {ST_DATA_W} {88};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {49};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_008} {ST_DATA_W} {88};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {rx_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_DEST_ID_H} {74};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_DEST_ID_L} {72};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_SRC_ID_H} {71};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_SRC_ID_L} {69};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {rx_bridge_m0_limiter} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {rx_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {rx_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {ST_DATA_W} {88};set_instance_parameter_value {rx_bridge_m0_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {rx_bridge_m0_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {rx_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {rx_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {rx_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rx_bridge_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {8};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {8};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)};add_instance {rx_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {rx_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {rx_clk_module_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {156250000};set_instance_parameter_value {rx_clk_module_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {rx_bridge_m0_translator.avalon_universal_master_0} {rx_bridge_m0_agent.av} {avalon};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {rx_bridge_m0_translator.avalon_universal_master_0/rx_bridge_m0_agent.av} {defaultConnection} {false};add_connection {rx_eth_default_slave_csr_agent.m0} {rx_eth_default_slave_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_default_slave_csr_agent.m0/rx_eth_default_slave_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_default_slave_csr_agent.m0/rx_eth_default_slave_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_default_slave_csr_agent.m0/rx_eth_default_slave_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_default_slave_csr_agent.rf_source} {rx_eth_default_slave_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_default_slave_csr_agent_rsp_fifo.out} {rx_eth_default_slave_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_default_slave_csr_agent.rdata_fifo_src} {rx_eth_default_slave_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {rx_eth_default_slave_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/rx_eth_default_slave_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_pkt_backpressure_control_csr_agent.m0} {rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_pkt_backpressure_control_csr_agent.m0/rx_eth_pkt_backpressure_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rf_source} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.out} {rx_eth_pkt_backpressure_control_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_src} {rx_eth_pkt_backpressure_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {rx_eth_pkt_backpressure_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/rx_eth_pkt_backpressure_control_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_crc_pad_rem_csr_agent.m0} {rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_crc_pad_rem_csr_agent.m0/rx_eth_crc_pad_rem_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_crc_pad_rem_csr_agent.rf_source} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.out} {rx_eth_crc_pad_rem_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_crc_pad_rem_csr_agent.rdata_fifo_src} {rx_eth_crc_pad_rem_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {rx_eth_crc_pad_rem_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/rx_eth_crc_pad_rem_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_crc_checker_csr_agent.m0} {rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_crc_checker_csr_agent.m0/rx_eth_crc_checker_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_crc_checker_csr_agent.rf_source} {rx_eth_crc_checker_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_crc_checker_csr_agent_rsp_fifo.out} {rx_eth_crc_checker_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_crc_checker_csr_agent.rdata_fifo_src} {rx_eth_crc_checker_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {rx_eth_crc_checker_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/rx_eth_crc_checker_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.m0} {rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_frame_decoder_avalom_mm_csr_agent.m0/rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rf_source} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.out} {rx_eth_frame_decoder_avalom_mm_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_src} {rx_eth_frame_decoder_avalom_mm_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {rx_eth_frame_decoder_avalom_mm_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/rx_eth_frame_decoder_avalom_mm_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_packet_overflow_control_csr_agent.m0} {rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_packet_overflow_control_csr_agent.m0/rx_eth_packet_overflow_control_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_packet_overflow_control_csr_agent.rf_source} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.out} {rx_eth_packet_overflow_control_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_packet_overflow_control_csr_agent.rdata_fifo_src} {rx_eth_packet_overflow_control_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {rx_eth_packet_overflow_control_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/rx_eth_packet_overflow_control_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_statistics_collector_csr_agent.m0} {rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_statistics_collector_csr_agent.m0/rx_eth_statistics_collector_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_statistics_collector_csr_agent.rf_source} {rx_eth_statistics_collector_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_statistics_collector_csr_agent_rsp_fifo.out} {rx_eth_statistics_collector_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_statistics_collector_csr_agent.rdata_fifo_src} {rx_eth_statistics_collector_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {rx_eth_statistics_collector_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/rx_eth_statistics_collector_csr_agent.cp} {qsys_mm.command};add_connection {rx_eth_lane_decoder_csr_agent.m0} {rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rx_eth_lane_decoder_csr_agent.m0/rx_eth_lane_decoder_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rx_eth_lane_decoder_csr_agent.rf_source} {rx_eth_lane_decoder_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {rx_eth_lane_decoder_csr_agent_rsp_fifo.out} {rx_eth_lane_decoder_csr_agent.rf_sink} {avalon_streaming};add_connection {rx_eth_lane_decoder_csr_agent.rdata_fifo_src} {rx_eth_lane_decoder_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {rx_eth_lane_decoder_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/rx_eth_lane_decoder_csr_agent.cp} {qsys_mm.command};add_connection {rx_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {rx_eth_default_slave_csr_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_default_slave_csr_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {rx_eth_pkt_backpressure_control_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_pkt_backpressure_control_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {rx_eth_crc_pad_rem_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_crc_pad_rem_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {rx_eth_crc_checker_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_crc_checker_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {rx_eth_frame_decoder_avalom_mm_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_frame_decoder_avalom_mm_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {rx_eth_packet_overflow_control_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_packet_overflow_control_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {rx_eth_statistics_collector_csr_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_statistics_collector_csr_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {rx_eth_lane_decoder_csr_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {rx_eth_lane_decoder_csr_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router.src} {rx_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/rx_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {rx_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {rx_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/rx_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {rx_bridge_m0_limiter.rsp_src} {rx_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rx_bridge_m0_limiter.rsp_src/rx_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rx_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_default_slave_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_translator.reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_default_slave_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_default_slave_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_crc_checker_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_statistics_collector_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_agent.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_eth_lane_decoder_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rx_bridge_m0_limiter.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {rx_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_default_slave_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_translator.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_default_slave_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_default_slave_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_pad_rem_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_crc_checker_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_packet_overflow_control_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_statistics_collector_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_agent.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_eth_lane_decoder_csr_agent_rsp_fifo.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_m0_limiter.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {rx_clk_module_clk_clock_bridge.out_clk} {rx_bridge_reset_reset_bridge.clk} {clock};add_interface {rx_clk_module_clk} {clock} {slave};set_interface_property {rx_clk_module_clk} {EXPORT_OF} {rx_clk_module_clk_clock_bridge.in_clk};add_interface {rx_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {rx_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {rx_bridge_reset_reset_bridge.in_reset};add_interface {rx_bridge_m0} {avalon} {slave};set_interface_property {rx_bridge_m0} {EXPORT_OF} {rx_bridge_m0_translator.avalon_anti_master_0};add_interface {rx_eth_crc_checker_csr} {avalon} {master};set_interface_property {rx_eth_crc_checker_csr} {EXPORT_OF} {rx_eth_crc_checker_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_crc_pad_rem_csr} {avalon} {master};set_interface_property {rx_eth_crc_pad_rem_csr} {EXPORT_OF} {rx_eth_crc_pad_rem_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_default_slave_csr} {avalon} {master};set_interface_property {rx_eth_default_slave_csr} {EXPORT_OF} {rx_eth_default_slave_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_frame_decoder_avalom_mm_csr} {avalon} {master};set_interface_property {rx_eth_frame_decoder_avalom_mm_csr} {EXPORT_OF} {rx_eth_frame_decoder_avalom_mm_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_lane_decoder_csr} {avalon} {master};set_interface_property {rx_eth_lane_decoder_csr} {EXPORT_OF} {rx_eth_lane_decoder_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_packet_overflow_control_csr} {avalon} {master};set_interface_property {rx_eth_packet_overflow_control_csr} {EXPORT_OF} {rx_eth_packet_overflow_control_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_pkt_backpressure_control_csr} {avalon} {master};set_interface_property {rx_eth_pkt_backpressure_control_csr} {EXPORT_OF} {rx_eth_pkt_backpressure_control_csr_translator.avalon_anti_slave_0};add_interface {rx_eth_statistics_collector_csr} {avalon} {master};set_interface_property {rx_eth_statistics_collector_csr} {EXPORT_OF} {rx_eth_statistics_collector_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.rx_bridge.m0} {0};set_module_assignment {interconnect_id.rx_eth_crc_checker.csr} {0};set_module_assignment {interconnect_id.rx_eth_crc_pad_rem.csr} {1};set_module_assignment {interconnect_id.rx_eth_default_slave.csr} {2};set_module_assignment {interconnect_id.rx_eth_frame_decoder.avalom_mm_csr} {3};set_module_assignment {interconnect_id.rx_eth_lane_decoder.csr} {4};set_module_assignment {interconnect_id.rx_eth_packet_overflow_control.csr} {5};set_module_assignment {interconnect_id.rx_eth_pkt_backpressure_control.csr} {6};set_module_assignment {interconnect_id.rx_eth_statistics_collector.csr} {7};" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="eth4to1_mac_0_mac10g" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 100 starting:altera_mm_interconnect "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.029s/0.057s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>212</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>mac10g</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="merlin_master_translator"><![CDATA["<b>mac10g</b>" instantiated <b>altera_merlin_master_translator</b> "<b>merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=156250000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:tx_bridge_s0_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="tx_bridge_s0_translator,rx_bridge_s0_translator" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="tx_eth_default_slave_csr_translator,tx_eth_pkt_backpressure_control_csr_translator,tx_eth_pad_inserter_csr_translator,tx_eth_pause_ctrl_gen_csr_translator,tx_eth_address_inserter_csr_translator,tx_eth_packet_underflow_control_avalon_slave_0_translator,tx_eth_frame_decoder_avalom_mm_csr_translator,tx_eth_statistics_collector_csr_translator,tx_eth_crc_inserter_csr_translator" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="rx_eth_default_slave_csr_translator,rx_eth_pkt_backpressure_control_csr_translator,rx_eth_crc_pad_rem_csr_translator,rx_eth_crc_checker_csr_translator,rx_eth_frame_decoder_avalom_mm_csr_translator,rx_eth_packet_overflow_control_csr_translator,rx_eth_statistics_collector_csr_translator,rx_eth_lane_decoder_csr_translator" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 155 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="tx_bridge_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>tx_bridge_s0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;tx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;rx_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=79,PKT_CACHE_L=76,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=72,PKT_THREAD_ID_L=72,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:merlin_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="merlin_master_translator_avalon_universal_master_0_agent" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="tx_bridge_m0_agent" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="rx_bridge_m0_agent" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>merlin_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:tx_bridge_s0_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="tx_bridge_s0_agent,rx_bridge_s0_agent" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="tx_eth_default_slave_csr_agent,tx_eth_pkt_backpressure_control_csr_agent,tx_eth_pad_inserter_csr_agent,tx_eth_pause_ctrl_gen_csr_agent,tx_eth_address_inserter_csr_agent,tx_eth_packet_underflow_control_avalon_slave_0_agent,tx_eth_frame_decoder_avalom_mm_csr_agent,tx_eth_statistics_collector_csr_agent,tx_eth_crc_inserter_csr_agent" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="rx_eth_default_slave_csr_agent,rx_eth_pkt_backpressure_control_csr_agent,rx_eth_crc_pad_rem_csr_agent,rx_eth_crc_checker_csr_agent,rx_eth_frame_decoder_avalom_mm_csr_agent,rx_eth_packet_overflow_control_csr_agent,rx_eth_statistics_collector_csr_agent,rx_eth_lane_decoder_csr_agent" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 152 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="tx_bridge_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>tx_bridge_s0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=86,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:tx_bridge_s0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="tx_bridge_s0_agent_rsp_fifo,tx_bridge_s0_agent_rdata_fifo,rx_bridge_s0_agent_rsp_fifo,rx_bridge_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="tx_eth_default_slave_csr_agent_rsp_fifo,tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo,tx_eth_pad_inserter_csr_agent_rsp_fifo,tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo,tx_eth_address_inserter_csr_agent_rsp_fifo,tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo,tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo,tx_eth_statistics_collector_csr_agent_rsp_fifo,tx_eth_crc_inserter_csr_agent_rsp_fifo" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="rx_eth_default_slave_csr_agent_rsp_fifo,rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo,rx_eth_crc_pad_rem_csr_agent_rsp_fifo,rx_eth_crc_checker_csr_agent_rsp_fifo,rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo,rx_eth_packet_overflow_control_csr_agent_rsp_fifo,rx_eth_statistics_collector_csr_agent_rsp_fifo,rx_eth_lane_decoder_csr_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 151 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="tx_bridge_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>tx_bridge_s0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x4000,0x8000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x4000:both:1:0:0:1,1:01:0x4000:0x8000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0,0x4000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:10:0x0:0x4000:both:1:0:0:1,1:01:0x4000:0x8000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="71" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="75" />
  <parameter name="END_ADDRESS" value="0x4000,0x8000" />
  <parameter name="PKT_PROTECTION_L" value="73" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 146 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="71" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="75" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="73" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 145 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=72,PKT_THREAD_ID_L=72,PKT_TRANS_POSTED=52,PKT_TRANS_WRITE=53,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:merlin_master_translator_avalon_universal_master_0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="merlin_master_translator_avalon_universal_master_0_limiter" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="tx_bridge_m0_limiter" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="rx_bridge_m0_limiter" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 143 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message
       level="Info"
       culprit="merlin_master_translator_avalon_universal_master_0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>merlin_master_translator_avalon_universal_master_0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=2"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 142 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 141 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 139 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 137 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=156250000,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=2,DATA_WIDTH=85,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="16.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="85" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="0" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008" />
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 132 starting:altera_avalon_st_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=000000010,000000100,100000000,000100000,000001000,000010000,001000000,010000000,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=7,5,1,4,6,0,3,8,END_ADDRESS=0x8,0x108,0x208,0x308,0x510,0x810,0x2100,0x3100,MEMORY_ALIASING_DECODE=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,SLAVES_INFO=7:000000010:0x0:0x8:both:1:0:0:1,5:000000100:0x100:0x108:both:1:0:0:1,1:100000000:0x200:0x208:both:1:0:0:1,4:000100000:0x300:0x308:read:1:0:0:1,6:000001000:0x500:0x510:both:1:0:0:1,0:000010000:0x800:0x810:both:1:0:0:1,3:001000000:0x2000:0x2100:both:1:0:0:1,8:010000000:0x3000:0x3100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x300,0x500,0x800,0x2000,0x3000,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both,both,both,read,both,both,both,both"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="9" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x100,0x200,0x300,0x500,0x800,0x2000,0x3000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="1" />
  <parameter
     name="SLAVES_INFO"
     value="7:000000010:0x0:0x8:both:1:0:0:1,5:000000100:0x100:0x108:both:1:0:0:1,1:100000000:0x200:0x208:both:1:0:0:1,4:000100000:0x300:0x308:read:1:0:0:1,6:000001000:0x500:0x510:both:1:0:0:1,0:000010000:0x800:0x810:both:1:0:0:1,3:001000000:0x2000:0x2100:both:1:0:0:1,8:010000000:0x3000:0x3100:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="76" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="73" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="000000010,000000100,100000000,000100000,000001000,000010000,001000000,010000000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,read,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="80" />
  <parameter
     name="END_ADDRESS"
     value="0x8,0x108,0x208,0x308,0x510,0x810,0x2100,0x3100" />
  <parameter name="PKT_PROTECTION_L" value="78" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="7,5,1,4,6,0,3,8" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 102 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=76,PKT_DEST_ID_L=73,PKT_PROTECTION_H=80,PKT_PROTECTION_L=78,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=9,ST_DATA_W=90,TYPE_OF_TRANSACTION=both"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="9" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="76" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="73" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="80" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="78" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="router_001,router_002,router_003,router_004,router_005,router_006,router_007,router_008,router_009" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 101 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=9,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=9"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="9" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="VALID_WIDTH" value="9" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="NUM_OUTPUTS" value="9" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 91 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="9" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_008" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 90 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=9,ST_DATA_W=90,VALID_WIDTH=1"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="9" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_008" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 81 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=9,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=9,ST_DATA_W=90,USE_EXTERNAL_ARB=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(89:87) response_status(86:85) cache(84:81) protection(80:78) thread_id(77) dest_id(76:73) src_id(72:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="9" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="9" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 72 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=00000010,00000100,00001000,00100000,10000000,00010000,01000000,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,1,0,5,4,3,7,END_ADDRESS=0x8,0x110,0x208,0x310,0x508,0x2100,0x3100,MEMORY_ALIASING_DECODE=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=6:00000010:0x0:0x8:both:1:0:0:1,1:00000100:0x100:0x110:both:1:0:0:1,0:00001000:0x200:0x208:both:1:0:0:1,5:00100000:0x300:0x310:read:1:0:0:1,4:10000000:0x500:0x508:both:1:0:0:1,3:00010000:0x2000:0x2100:both:1:0:0:1,7:01000000:0x3000:0x3100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x300,0x500,0x2000,0x3000,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both,both,both,read,both,both,both"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_2_router">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x100,0x200,0x300,0x500,0x2000,0x3000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="1" />
  <parameter
     name="SLAVES_INFO"
     value="6:00000010:0x0:0x8:both:1:0:0:1,1:00000100:0x100:0x110:both:1:0:0:1,0:00001000:0x200:0x208:both:1:0:0:1,5:00100000:0x300:0x310:read:1:0:0:1,4:10000000:0x500:0x508:both:1:0:0:1,3:00010000:0x2000:0x2100:both:1:0:0:1,7:01000000:0x3000:0x3100:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="74" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00000010,00000100,00001000,00100000,10000000,00010000,01000000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,read,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="78" />
  <parameter name="END_ADDRESS" value="0x8,0x110,0x208,0x310,0x508,0x2100,0x3100" />
  <parameter name="PKT_PROTECTION_L" value="76" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="6,1,0,5,4,3,7" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 36 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=88,TYPE_OF_TRANSACTION=both"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_2:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_2_router_001">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="74" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="78" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="76" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="router_001,router_002,router_003,router_004,router_005,router_006,router_007,router_008" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 35 starting:altera_merlin_router "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=8,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=8"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_2:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="VALID_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="NUM_OUTPUTS" value="8" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 26 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_2:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 25 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=156250000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=88,VALID_WIDTH=1"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_2:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="156250000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 17 starting:altera_merlin_demultiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0),NUM_INPUTS=8,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=8,ST_DATA_W=88,USE_EXTERNAL_ARB=0"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_2:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="8" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth4to1_mac_0_mac10g_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 9 starting:altera_merlin_multiplexer "submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="eth4to1:.:mac_0:.:mac10g:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/programming/eth-4to1v2/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="eth4to1">queue size: 0 starting:error_adapter "submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
