{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 19:08:32 2022 " "Info: Processing started: Wed Aug 24 19:08:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:comb_11\|Z " "Warning: Node \"Mux3:comb_11\|Z\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Oper\[1\] " "Info: Assuming node \"Oper\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Oper\[0\] " "Info: Assuming node \"Oper\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux3:comb_11\|Z~3 " "Info: Detected gated clock \"Mux3:comb_11\|Z~3\" as buffer" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3:comb_11\|Z~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Mux3:comb_11\|Z invert_B Oper\[1\] 6.173 ns register " "Info: tsu for register \"Mux3:comb_11\|Z\" (data pin = \"invert_B\", clock pin = \"Oper\[1\]\") is 6.173 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.755 ns + Longest pin register " "Info: + Longest pin to register delay is 7.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns invert_B 1 PIN PIN_42 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 2; PIN Node = 'invert_B'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { invert_B } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.246 ns) + CELL(0.150 ns) 6.256 ns Mux2:comb_6\|C~1 2 COMB LCCOMB_X1_Y12_N22 2 " "Info: 2: + IC(5.246 ns) + CELL(0.150 ns) = 6.256 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 2; COMB Node = 'Mux2:comb_6\|C~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { invert_B Mux2:comb_6|C~1 } "NODE_NAME" } } { "Mux2.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 6.654 ns Mux3:comb_11\|Z~5 3 COMB LCCOMB_X1_Y12_N10 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 6.654 ns; Loc. = LCCOMB_X1_Y12_N10; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Mux2:comb_6|C~1 Mux3:comb_11|Z~5 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 7.049 ns Mux3:comb_11\|Z~7 4 COMB LCCOMB_X1_Y12_N6 1 " "Info: 4: + IC(0.246 ns) + CELL(0.149 ns) = 7.049 ns; Loc. = LCCOMB_X1_Y12_N6; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Mux3:comb_11|Z~5 Mux3:comb_11|Z~7 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.437 ns) 7.755 ns Mux3:comb_11\|Z 5 REG LCCOMB_X1_Y12_N26 1 " "Info: 5: + IC(0.269 ns) + CELL(0.437 ns) = 7.755 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Mux3:comb_11|Z~7 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 22.51 % ) " "Info: Total cell delay = 1.746 ns ( 22.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.009 ns ( 77.49 % ) " "Info: Total interconnect delay = 6.009 ns ( 77.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.755 ns" { invert_B Mux2:comb_6|C~1 Mux3:comb_11|Z~5 Mux3:comb_11|Z~7 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.755 ns" { invert_B {} invert_B~combout {} Mux2:comb_6|C~1 {} Mux3:comb_11|Z~5 {} Mux3:comb_11|Z~7 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 5.246ns 0.248ns 0.246ns 0.269ns } { 0.000ns 0.860ns 0.150ns 0.150ns 0.149ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.818 ns + " "Info: + Micro setup delay of destination is 0.818 ns" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oper\[1\] destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"Oper\[1\]\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns Oper\[1\] 1 CLK PIN_142 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_142; Fanout = 3; CLK Node = 'Oper\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oper[1] } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.150 ns) 2.002 ns Mux3:comb_11\|Z~3 2 COMB LCCOMB_X1_Y12_N12 1 " "Info: 2: + IC(0.992 ns) + CELL(0.150 ns) = 2.002 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { Oper[1] Mux3:comb_11|Z~3 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.400 ns Mux3:comb_11\|Z 3 REG LCCOMB_X1_Y12_N26 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.400 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.160 ns ( 48.33 % ) " "Info: Total cell delay = 1.160 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 51.67 % ) " "Info: Total interconnect delay = 1.240 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Oper[1] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Oper[1] {} Oper[1]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.992ns 0.248ns } { 0.000ns 0.860ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.755 ns" { invert_B Mux2:comb_6|C~1 Mux3:comb_11|Z~5 Mux3:comb_11|Z~7 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.755 ns" { invert_B {} invert_B~combout {} Mux2:comb_6|C~1 {} Mux3:comb_11|Z~5 {} Mux3:comb_11|Z~7 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 5.246ns 0.248ns 0.246ns 0.269ns } { 0.000ns 0.860ns 0.150ns 0.150ns 0.149ns 0.437ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Oper[1] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { Oper[1] {} Oper[1]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.992ns 0.248ns } { 0.000ns 0.860ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Oper\[0\] Result Mux3:comb_11\|Z 6.033 ns register " "Info: tco from clock \"Oper\[0\]\" to destination pin \"Result\" through register \"Mux3:comb_11\|Z\" is 6.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oper\[0\] source 2.613 ns + Longest register " "Info: + Longest clock path from clock \"Oper\[0\]\" to source register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Oper\[0\] 1 CLK PIN_22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 3; CLK Node = 'Oper\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oper[0] } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.275 ns) 2.215 ns Mux3:comb_11\|Z~3 2 COMB LCCOMB_X1_Y12_N12 1 " "Info: 2: + IC(0.951 ns) + CELL(0.275 ns) = 2.215 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { Oper[0] Mux3:comb_11|Z~3 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.613 ns Mux3:comb_11\|Z 3 REG LCCOMB_X1_Y12_N26 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.613 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.414 ns ( 54.11 % ) " "Info: Total cell delay = 1.414 ns ( 54.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.199 ns ( 45.89 % ) " "Info: Total interconnect delay = 1.199 ns ( 45.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { Oper[0] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { Oper[0] {} Oper[0]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.951ns 0.248ns } { 0.000ns 0.989ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.420 ns + Longest register pin " "Info: + Longest register to pin delay is 3.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mux3:comb_11\|Z 1 REG LCCOMB_X1_Y12_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(2.818 ns) 3.420 ns Result 2 PIN PIN_143 0 " "Info: 2: + IC(0.602 ns) + CELL(2.818 ns) = 3.420 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'Result'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { Mux3:comb_11|Z Result } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 82.40 % ) " "Info: Total cell delay = 2.818 ns ( 82.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 17.60 % ) " "Info: Total interconnect delay = 0.602 ns ( 17.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { Mux3:comb_11|Z Result } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { Mux3:comb_11|Z {} Result {} } { 0.000ns 0.602ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { Oper[0] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { Oper[0] {} Oper[0]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.951ns 0.248ns } { 0.000ns 0.989ns 0.275ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { Mux3:comb_11|Z Result } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { Mux3:comb_11|Z {} Result {} } { 0.000ns 0.602ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "invert_B C_out 10.195 ns Longest " "Info: Longest tpd from source pin \"invert_B\" to destination pin \"C_out\" is 10.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns invert_B 1 PIN PIN_42 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 2; PIN Node = 'invert_B'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { invert_B } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.246 ns) + CELL(0.150 ns) 6.256 ns Mux2:comb_6\|C~1 2 COMB LCCOMB_X1_Y12_N22 2 " "Info: 2: + IC(5.246 ns) + CELL(0.150 ns) = 6.256 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 2; COMB Node = 'Mux2:comb_6\|C~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { invert_B Mux2:comb_6|C~1 } "NODE_NAME" } } { "Mux2.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 6.927 ns Full_Adder:comb_10\|Add1~0 3 COMB LCCOMB_X1_Y12_N16 1 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 6.927 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'Full_Adder:comb_10\|Add1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Mux2:comb_6|C~1 Full_Adder:comb_10|Add1~0 } "NODE_NAME" } } { "Full_Adder.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Full_Adder.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(2.642 ns) 10.195 ns C_out 4 PIN PIN_8 0 " "Info: 4: + IC(0.626 ns) + CELL(2.642 ns) = 10.195 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'C_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { Full_Adder:comb_10|Add1~0 C_out } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.072 ns ( 39.94 % ) " "Info: Total cell delay = 4.072 ns ( 39.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.123 ns ( 60.06 % ) " "Info: Total interconnect delay = 6.123 ns ( 60.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.195 ns" { invert_B Mux2:comb_6|C~1 Full_Adder:comb_10|Add1~0 C_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.195 ns" { invert_B {} invert_B~combout {} Mux2:comb_6|C~1 {} Full_Adder:comb_10|Add1~0 {} C_out {} } { 0.000ns 0.000ns 5.246ns 0.251ns 0.626ns } { 0.000ns 0.860ns 0.150ns 0.420ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Mux3:comb_11\|Z A Oper\[0\] -0.296 ns register " "Info: th for register \"Mux3:comb_11\|Z\" (data pin = \"A\", clock pin = \"Oper\[0\]\") is -0.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oper\[0\] destination 2.613 ns + Longest register " "Info: + Longest clock path from clock \"Oper\[0\]\" to destination register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Oper\[0\] 1 CLK PIN_22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 3; CLK Node = 'Oper\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oper[0] } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.275 ns) 2.215 ns Mux3:comb_11\|Z~3 2 COMB LCCOMB_X1_Y12_N12 1 " "Info: 2: + IC(0.951 ns) + CELL(0.275 ns) = 2.215 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { Oper[0] Mux3:comb_11|Z~3 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.613 ns Mux3:comb_11\|Z 3 REG LCCOMB_X1_Y12_N26 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.613 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.414 ns ( 54.11 % ) " "Info: Total cell delay = 1.414 ns ( 54.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.199 ns ( 45.89 % ) " "Info: Total interconnect delay = 1.199 ns ( 45.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { Oper[0] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { Oper[0] {} Oper[0]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.951ns 0.248ns } { 0.000ns 0.989ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.909 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns A 1 PIN PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 3; PIN Node = 'A'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.271 ns) 2.203 ns Mux3:comb_11\|Z~7 2 COMB LCCOMB_X1_Y12_N6 1 " "Info: 2: + IC(0.953 ns) + CELL(0.271 ns) = 2.203 ns; Loc. = LCCOMB_X1_Y12_N6; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { A Mux3:comb_11|Z~7 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.437 ns) 2.909 ns Mux3:comb_11\|Z 3 REG LCCOMB_X1_Y12_N26 1 " "Info: 3: + IC(0.269 ns) + CELL(0.437 ns) = 2.909 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Mux3:comb_11|Z~7 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.687 ns ( 57.99 % ) " "Info: Total cell delay = 1.687 ns ( 57.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.01 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { A Mux3:comb_11|Z~7 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { A {} A~combout {} Mux3:comb_11|Z~7 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.953ns 0.269ns } { 0.000ns 0.979ns 0.271ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { Oper[0] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { Oper[0] {} Oper[0]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.951ns 0.248ns } { 0.000ns 0.989ns 0.275ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { A Mux3:comb_11|Z~7 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { A {} A~combout {} Mux3:comb_11|Z~7 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.953ns 0.269ns } { 0.000ns 0.979ns 0.271ns 0.437ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 19:08:32 2022 " "Info: Processing ended: Wed Aug 24 19:08:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
