INFO-FLOW: Workspace /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1 opened at Mon Aug 30 22:31:50 BST 2021
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 5.98 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.12 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 6.51 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_test.cpp 
Execute       is_xip /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_test.cpp 
Execute       is_encrypted /mnt/ccnas2/bdp/umm20/attention-hls/template-test/firmware/myproject.cpp 
Execute       is_xip /mnt/ccnas2/bdp/umm20/attention-hls/template-test/firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.85 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.98 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.3 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.22 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.3 sec.
INFO-FLOW: Done: GCC PP time: 5.8 seconds per iteration
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.14 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.07 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.25 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:109
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:122
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:145
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:70:114
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:70:129
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:70:154
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:102
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:127
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:38:5
Execute         send_msg_by_id WARNING @200-471@%s%s 13 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.08 sec.
Execute           ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.99 sec.
Command         tidy_31 done; 3.12 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.44 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.42 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 2.4 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 155680 ; free virtual = 553899
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 155680 ; free virtual = 553899
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.56 sec.
Execute           llvm-ld /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 3.24 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'INPUT_X' (firmware/nnet_utils/nnet_lstm.h:382) in function 'void nnet::lstm_06_025<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm2, config2_lstm2, config_x_lstm2, config_h_lstm2>(FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::lstm_06_025<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm2, config2_lstm2, config_x_lstm2, config_h_lstm2>' into 'myproject' (firmware/myproject.cpp:62).
INFO: [XFORM 203-603] Inlining function 'nnet::lstm_06_025<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm4, config2_lstm4, config_x_lstm4, config_h_lstm4>' into 'myproject' (firmware/myproject.cpp:70).
Command           transform done; 5.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1134.242 ; gain = 612.152 ; free physical = 155430 ; free virtual = 553684
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm2, config2_lstm2>' (firmware/nnet_utils/nnet_lstm.h:95) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm4, config2_lstm4>' (firmware/nnet_utils/nnet_lstm.h:95) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
Command           transform done; 1.75 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1274.125 ; gain = 752.035 ; free physical = 155349 ; free virtual = 553609
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TIMESTEP' (firmware/nnet_utils/nnet_lstm.h:377) in function 'myproject' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TIMESTEP' (firmware/nnet_utils/nnet_lstm.h:377) in function 'myproject' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>' (firmware/nnet_utils/nnet_dense.h:55:50).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_softmax5>' (firmware/nnet_utils/nnet_activation.h:231:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm4, config2_lstm4>' (firmware/nnet_utils/nnet_lstm.h:85:49).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>' (firmware/nnet_utils/nnet_activation.h:334:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>' (firmware/nnet_utils/nnet_activation.h:158:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>' (firmware/nnet_utils/nnet_dense.h:61:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>' (firmware/nnet_utils/nnet_dense.h:61:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm2, config2_lstm2>' (firmware/nnet_utils/nnet_lstm.h:85:49).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>' (firmware/nnet_utils/nnet_activation.h:334:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>' (firmware/nnet_utils/nnet_activation.h:158:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>' (firmware/nnet_utils/nnet_dense.h:61:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>' (firmware/nnet_utils/nnet_dense.h:54:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_lstm.h:371) in function 'myproject' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'GATES_SPLIT' (firmware/nnet_utils/nnet_lstm.h:392) in function 'myproject' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_lstm.h:407) in function 'myproject' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_lstm.h:371) in function 'myproject' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'INPUT_X' (firmware/nnet_utils/nnet_lstm.h:382) in function 'myproject' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (firmware/nnet_utils/nnet_lstm.h:407) in function 'myproject' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:93) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:106) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:242) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_softmax5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:246) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_softmax5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_activation.h:250) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_softmax5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation.h:264) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_softmax5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CELL' (firmware/nnet_utils/nnet_lstm.h:99) in function 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm4, config2_lstm4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HIDDEN_UNITS' (firmware/nnet_utils/nnet_lstm.h:106) in function 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm4, config2_lstm4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:341) in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:165) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:93) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:94) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:101) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:106) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:107) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:114) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:93) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:94) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:101) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:106) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:107) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:114) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CELL' (firmware/nnet_utils/nnet_lstm.h:99) in function 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm2, config2_lstm2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HIDDEN_UNITS' (firmware/nnet_utils/nnet_lstm.h:106) in function 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm2, config2_lstm2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:341) in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:165) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:93) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:94) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:101) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:106) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:107) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:114) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:94) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:101) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:107) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:114) in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation.h:237) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_cache.V' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'tanh_acc.V' (firmware/nnet_utils/nnet_time_distributed_dense.h:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'h_pre.V.1' (firmware/nnet_utils/nnet_lstm.h:353) automatically.
INFO: [XFORM 203-102] Partitioning array 'h_cur.i23' automatically.
INFO: [XFORM 203-102] Partitioning array 'c_pre.V.1' (firmware/nnet_utils/nnet_lstm.h:355) automatically.
INFO: [XFORM 203-102] Partitioning array 'c_cur.i25' automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_i.V.1' (firmware/nnet_utils/nnet_lstm.h:359) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_f.V.1' (firmware/nnet_utils/nnet_lstm.h:360) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_g.V.1' (firmware/nnet_utils/nnet_lstm.h:361) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_o.V.1' (firmware/nnet_utils/nnet_lstm.h:362) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_i_activ.V.1' (firmware/nnet_utils/nnet_lstm.h:363) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_f_activ.V.1' (firmware/nnet_utils/nnet_lstm.h:364) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_o_activ.V.1' (firmware/nnet_utils/nnet_lstm.h:366) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_x.V.1' (firmware/nnet_utils/nnet_lstm.h:369) automatically.
INFO: [XFORM 203-102] Partitioning array 'h_pre.V' (firmware/nnet_utils/nnet_lstm.h:353) automatically.
INFO: [XFORM 203-102] Partitioning array 'h_cur.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'c_pre.V' (firmware/nnet_utils/nnet_lstm.h:355) automatically.
INFO: [XFORM 203-102] Partitioning array 'c_cur.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_i.V' (firmware/nnet_utils/nnet_lstm.h:359) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_f.V' (firmware/nnet_utils/nnet_lstm.h:360) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_g.V' (firmware/nnet_utils/nnet_lstm.h:361) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_o.V' (firmware/nnet_utils/nnet_lstm.h:362) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_i_activ.V' (firmware/nnet_utils/nnet_lstm.h:363) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_f_activ.V' (firmware/nnet_utils/nnet_lstm.h:364) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_o_activ.V' (firmware/nnet_utils/nnet_lstm.h:366) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_x.V' (firmware/nnet_utils/nnet_lstm.h:369) automatically.
INFO: [XFORM 203-131] Reshaping array 'input_1.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer2_out.V' (firmware/myproject.cpp:60) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_lstm.h:412:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:60) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer3_out.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_lstm.h:385:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V' (firmware/myproject.cpp:68) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_lstm.h:412:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_acc.V' (firmware/nnet_utils/nnet_time_distributed_dense.h:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:61) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'acc.V' (firmware/nnet_utils/nnet_attention.h:32) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_attention.h:86:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_attention.h:32) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'acc_final.V' (firmware/nnet_utils/nnet_attention.h:34) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_attention.h:131:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'acc_final.V' (firmware/nnet_utils/nnet_attention.h:34) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dist.V' (firmware/nnet_utils/nnet_attention.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_attention.h:106:30), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'dist.V' (firmware/nnet_utils/nnet_attention.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (firmware/nnet_utils/nnet_attention.h:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dist'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_tmp1.V' (firmware/nnet_utils/nnet_lstm.h:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_tmp2.V' (firmware/nnet_utils/nnet_lstm.h:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_cur_activ'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.i21'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_x.V.1' (firmware/nnet_utils/nnet_lstm.h:344) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_tmp1.V' (firmware/nnet_utils/nnet_lstm.h:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_tmp2.V' (firmware/nnet_utils/nnet_lstm.h:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_cur_activ'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_x.V' (firmware/nnet_utils/nnet_lstm.h:344) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:61) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer6_out.V' (firmware/myproject.cpp:76) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_time_distributed_dense.h:42:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'layer5_out.V' (firmware/myproject.cpp:72) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_merge.h:150:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'gate_g_activ.V.1' (firmware/nnet_utils/nnet_lstm.h:365) automatically.
INFO: [XFORM 203-102] Partitioning array 'gate_g_activ.V' (firmware/nnet_utils/nnet_lstm.h:365) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm2, config2_lstm2>' (firmware/nnet_utils/nnet_lstm.h:95) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm4, config2_lstm4>' (firmware/nnet_utils/nnet_lstm.h:95) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>' (firmware/nnet_utils/nnet_dense.h:78) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>'(firmware/nnet_utils/nnet_dense.h:57:1) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>.0' at call site (firmware/nnet_utils/nnet_time_distributed_dense.h:48) by setting 'weights.V' to 'time_distributed_kernel.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>.0'(firmware/nnet_utils/nnet_dense.h:57:1) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>.0.0' at call site (firmware/nnet_utils/nnet_time_distributed_dense.h:48) by setting 'biases.V' to 'time_distributed_bias.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'weights.V' to 'lstm_1_recurrent_kernel.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[0].V' to 'acc_x[0].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[1].V' to 'acc_x[1].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[2].V' to 'acc_x[2].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[3].V' to 'acc_x[3].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[4].V' to 'acc_x[4].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[5].V' to 'acc_x[5].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[6].V' to 'acc_x[6].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[7].V' to 'acc_x[7].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[8].V' to 'acc_x[8].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[9].V' to 'acc_x[9].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[10].V' to 'acc_x[10].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[11].V' to 'acc_x[11].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[12].V' to 'acc_x[12].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[13].V' to 'acc_x[13].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[14].V' to 'acc_x[14].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[15].V' to 'acc_x[15].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[16].V' to 'acc_x[16].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[17].V' to 'acc_x[17].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[18].V' to 'acc_x[18].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[19].V' to 'acc_x[19].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[20].V' to 'acc_x[20].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[21].V' to 'acc_x[21].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[22].V' to 'acc_x[22].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[23].V' to 'acc_x[23].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[24].V' to 'acc_x[24].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[25].V' to 'acc_x[25].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[26].V' to 'acc_x[26].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[27].V' to 'acc_x[27].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[28].V' to 'acc_x[28].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[29].V' to 'acc_x[29].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[30].V' to 'acc_x[30].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) by setting 'biases[31].V' to 'acc_x[31].V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>.0' at call site (firmware/nnet_utils/nnet_lstm.h:388->firmware/myproject.cpp:70) by setting 'weights.V' to 'lstm_1_kernel.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:388->firmware/myproject.cpp:70) by setting 'biases.V' to 'lstm_1_bias.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'weights.V' to 'lstm_recurrent_kernel.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[0].V' to 'acc_x[0].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[1].V' to 'acc_x[1].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[2].V' to 'acc_x[2].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[3].V' to 'acc_x[3].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[4].V' to 'acc_x[4].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[5].V' to 'acc_x[5].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[6].V' to 'acc_x[6].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[7].V' to 'acc_x[7].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[8].V' to 'acc_x[8].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[9].V' to 'acc_x[9].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[10].V' to 'acc_x[10].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[11].V' to 'acc_x[11].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[12].V' to 'acc_x[12].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[13].V' to 'acc_x[13].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[14].V' to 'acc_x[14].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[15].V' to 'acc_x[15].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[16].V' to 'acc_x[16].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[17].V' to 'acc_x[17].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[18].V' to 'acc_x[18].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[19].V' to 'acc_x[19].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[20].V' to 'acc_x[20].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[21].V' to 'acc_x[21].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[22].V' to 'acc_x[22].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[23].V' to 'acc_x[23].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[24].V' to 'acc_x[24].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[25].V' to 'acc_x[25].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[26].V' to 'acc_x[26].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[27].V' to 'acc_x[27].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[28].V' to 'acc_x[28].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[29].V' to 'acc_x[29].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[30].V' to 'acc_x[30].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:70:27) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62) by setting 'biases[31].V' to 'acc_x[31].V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>'(firmware/nnet_utils/nnet_dense.h:70:1) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>.0' at call site (firmware/nnet_utils/nnet_lstm.h:388->firmware/myproject.cpp:62) by setting 'weights.V' to 'lstm_kernel.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>.0'(firmware/nnet_utils/nnet_dense.h:70:1) to 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>.0.0' at call site (firmware/nnet_utils/nnet_lstm.h:388->firmware/myproject.cpp:62) by setting 'biases.V' to 'lstm_bias.V'.
INFO: [XFORM 203-721] Changing loop 'Loop_TIMESTEP_proc' (firmware/nnet_utils/nnet_lstm.h:377) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-721] Changing loop 'Loop_TIMESTEP_proc' (firmware/nnet_utils/nnet_lstm.h:377) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): 
	 'myproject.entry343'
	 'Block_.preheader138.i.04438_proc'
	 'Loop_TIMESTEP_proc341'
	 'nnet::repeat_vector<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'Loop_TIMESTEP_proc340342'
	 'nnet::attention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5, config_softmax5>'
	 'nnet::concatenate2d_1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_concatenate6>'
	 'nnet::td_dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7, config_tanh7, config_dense7>'.
Command           transform done; 24.63 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:293:18) to (firmware/nnet_utils/nnet_activation.h:326:1) in function 'nnet::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_tanh7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:213:21) to (firmware/nnet_utils/nnet_activation.h:272:1) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_softmax5>'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:143:21) to (firmware/nnet_utils/nnet_activation.h:175:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:143:21) to (firmware/nnet_utils/nnet_activation.h:175:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:331:23) to (firmware/nnet_utils/nnet_activation.h:351:1) in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>.1'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:331:23) to (firmware/nnet_utils/nnet_activation.h:351:1) in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:331:23) to (firmware/nnet_utils/nnet_activation.h:351:1) in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>.1'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:331:23) to (firmware/nnet_utils/nnet_activation.h:351:1) in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_softmax5>' (firmware/nnet_utils/nnet_activation.h:231:18)...104 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>.0.0' (firmware/nnet_utils/nnet_dense.h:70:27)...256 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:70:27)...254 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:70:27)...256 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>.0.0' (firmware/nnet_utils/nnet_dense.h:70:1)...16 expression(s) balanced.
Command           transform done; 21.19 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 1443.270 ; gain = 921.180 ; free physical = 155238 ; free virtual = 553510
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::td_dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7, config_tanh7, config_dense7>' to 'td_dense' (firmware/nnet_utils/nnet_time_distributed_dense.h:33:53)
WARNING: [XFORM 203-631] Renaming function 'nnet::tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_tanh7>' to 'tanh' (firmware/nnet_utils/nnet_activation.h:308:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_softmax5>' to 'softmax' (firmware/nnet_utils/nnet_activation.h:231:4)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>' to 'sigmoid' (firmware/nnet_utils/nnet_activation.h:158:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>' to 'sigmoid.1' (firmware/nnet_utils/nnet_activation.h:158:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::repeat_vector<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' to 'repeat_vector' (firmware/nnet_utils/nnet_repeat_vector.h:21:4)
WARNING: [XFORM 203-631] Renaming function 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm4, config2_lstm4>' to 'lstm_tail_02' (firmware/nnet_utils/nnet_lstm.h:89:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::lstm_tail_02<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config1_lstm2, config2_lstm2>' to 'lstm_tail_02.1' (firmware/nnet_utils/nnet_lstm.h:89:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>.1' to 'hard_tanh' (firmware/nnet_utils/nnet_activation.h:331:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm4>' to 'hard_tanh.1' (firmware/nnet_utils/nnet_activation.h:334:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>.1' to 'hard_tanh.2' (firmware/nnet_utils/nnet_activation.h:331:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_lstm2>' to 'hard_tanh.3' (firmware/nnet_utils/nnet_activation.h:334:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm4>.0.0' to 'dense_simple.0.0' (firmware/nnet_utils/nnet_dense.h:70:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_x_lstm2>.0.0' to 'dense_simple.0.0.1' (firmware/nnet_utils/nnet_dense.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm4>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_simple.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:70:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_h_lstm2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_simple.0.0.0.0.1' (firmware/nnet_utils/nnet_dense.h:70:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_simple<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_dense7>.0.0' to 'dense_simple.0.0.2' (firmware/nnet_utils/nnet_dense.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::concatenate2d_1<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config_concatenate6>' to 'concatenate2d_1' (firmware/nnet_utils/nnet_merge.h:141:48)
WARNING: [XFORM 203-631] Renaming function 'nnet::attention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5, config_softmax5>' to 'attention' (firmware/nnet_utils/nnet_attention.h:26:5)
WARNING: [XFORM 203-631] Renaming function 'Loop_TIMESTEP_proc341' to 'Loop_TIMESTEP_proc34' (firmware/nnet_utils/nnet_lstm.h:335:13)
WARNING: [XFORM 203-631] Renaming function 'Loop_TIMESTEP_proc340342' to 'Loop_TIMESTEP_proc34.1' (firmware/nnet_utils/nnet_lstm.h:377:13)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader138.i.04438_proc' to 'Block_.preheader138.' (firmware/myproject.cpp:37:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_input.V' (firmware/nnet_utils/nnet_time_distributed_dense.h:42:4)
INFO: [HLS 200-472] Inferring partial write operation for 'acc.V' (firmware/nnet_utils/nnet_time_distributed_dense.h:54:4)
INFO: [HLS 200-472] Inferring partial write operation for 'mult.V' (firmware/nnet_utils/nnet_attention.h:52:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mult_final.V' (firmware/nnet_utils/nnet_attention.h:106:30)
INFO: [XFORM 203-531] Rewinding loop 'TIMESTEP' (firmware/nnet_utils/nnet_lstm.h:377) in function 'Loop_TIMESTEP_proc34.1'.
INFO: [XFORM 203-531] Rewinding loop 'TIMESTEP' (firmware/nnet_utils/nnet_lstm.h:377) in function 'Loop_TIMESTEP_proc34'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'TIMESTEP' in function 'Loop_TIMESTEP_proc34.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'TIMESTEP' in function 'Loop_TIMESTEP_proc34'.
Command           transform done; 48.7 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:02:22 . Memory (MB): peak = 1827.270 ; gain = 1305.180 ; free physical = 154789 ; free virtual = 553062
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 105.49 sec.
Command       elaborate done; 125.91 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'myproject.entry3' to 'myproject_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'myproject.entry343' to 'myproject_entry343'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader138.' to 'Block_preheader138_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_simple.0.0.1' to 'dense_simple_0_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_simple.0.0.0.0.1' to 'dense_simple_0_0_0_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid.1' to 'sigmoid_1'.
WARNING: [SYN 201-103] Legalizing function name 'hard_tanh.3' to 'hard_tanh_3'.
WARNING: [SYN 201-103] Legalizing function name 'hard_tanh.2' to 'hard_tanh_2'.
WARNING: [SYN 201-103] Legalizing function name 'lstm_tail_02.1' to 'lstm_tail_02_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_simple.0.0' to 'dense_simple_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'dense_simple.0.0.0.0' to 'dense_simple_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'hard_tanh.1' to 'hard_tanh_1'.
WARNING: [SYN 201-103] Legalizing function name 'Loop_TIMESTEP_proc34.1' to 'Loop_TIMESTEP_proc34_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_simple.0.0.2' to 'dense_simple_0_0_2'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model td_dense 
Execute         preproc_iomode -model tanh 
Execute         preproc_iomode -model dense_simple.0.0.2 
Execute         preproc_iomode -model concatenate2d_1 
Execute         preproc_iomode -model attention 
Execute         preproc_iomode -model softmax 
Execute         preproc_iomode -model Loop_TIMESTEP_proc34.1 
Execute         preproc_iomode -model lstm_tail_02 
Execute         preproc_iomode -model hard_tanh 
Execute         preproc_iomode -model hard_tanh.1 
Execute         preproc_iomode -model sigmoid 
Execute         preproc_iomode -model dense_simple.0.0.0.0 
Execute         preproc_iomode -model dense_simple.0.0 
Execute         preproc_iomode -model repeat_vector 
Execute         preproc_iomode -model Loop_TIMESTEP_proc34 
Execute         preproc_iomode -model lstm_tail_02.1 
Execute         preproc_iomode -model hard_tanh.2 
Execute         preproc_iomode -model hard_tanh.3 
Execute         preproc_iomode -model sigmoid.1 
Execute         preproc_iomode -model dense_simple.0.0.0.0.1 
Execute         preproc_iomode -model dense_simple.0.0.1 
Execute         preproc_iomode -model Block_.preheader138. 
Execute         preproc_iomode -model myproject.entry343 
Execute         preproc_iomode -model myproject.entry3 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject
INFO-FLOW: Configuring Module : myproject.entry3 ...
Execute         set_default_model myproject.entry3 
Execute         apply_spec_resource_limit myproject.entry3 
INFO-FLOW: Configuring Module : myproject.entry343 ...
Execute         set_default_model myproject.entry343 
Execute         apply_spec_resource_limit myproject.entry343 
INFO-FLOW: Configuring Module : Block_.preheader138. ...
Execute         set_default_model Block_.preheader138. 
Execute         apply_spec_resource_limit Block_.preheader138. 
INFO-FLOW: Configuring Module : dense_simple.0.0.1 ...
Execute         set_default_model dense_simple.0.0.1 
Execute         apply_spec_resource_limit dense_simple.0.0.1 
INFO-FLOW: Configuring Module : dense_simple.0.0.0.0.1 ...
Execute         set_default_model dense_simple.0.0.0.0.1 
Execute         apply_spec_resource_limit dense_simple.0.0.0.0.1 
INFO-FLOW: Configuring Module : sigmoid.1 ...
Execute         set_default_model sigmoid.1 
Execute         apply_spec_resource_limit sigmoid.1 
INFO-FLOW: Configuring Module : hard_tanh.3 ...
Execute         set_default_model hard_tanh.3 
Execute         apply_spec_resource_limit hard_tanh.3 
INFO-FLOW: Configuring Module : hard_tanh.2 ...
Execute         set_default_model hard_tanh.2 
Execute         apply_spec_resource_limit hard_tanh.2 
INFO-FLOW: Configuring Module : lstm_tail_02.1 ...
Execute         set_default_model lstm_tail_02.1 
Execute         apply_spec_resource_limit lstm_tail_02.1 
INFO-FLOW: Configuring Module : Loop_TIMESTEP_proc34 ...
Execute         set_default_model Loop_TIMESTEP_proc34 
Execute         apply_spec_resource_limit Loop_TIMESTEP_proc34 
INFO-FLOW: Configuring Module : repeat_vector ...
Execute         set_default_model repeat_vector 
Execute         apply_spec_resource_limit repeat_vector 
INFO-FLOW: Configuring Module : dense_simple.0.0 ...
Execute         set_default_model dense_simple.0.0 
Execute         apply_spec_resource_limit dense_simple.0.0 
INFO-FLOW: Configuring Module : dense_simple.0.0.0.0 ...
Execute         set_default_model dense_simple.0.0.0.0 
Execute         apply_spec_resource_limit dense_simple.0.0.0.0 
INFO-FLOW: Configuring Module : sigmoid ...
Execute         set_default_model sigmoid 
Execute         apply_spec_resource_limit sigmoid 
INFO-FLOW: Configuring Module : hard_tanh.1 ...
Execute         set_default_model hard_tanh.1 
Execute         apply_spec_resource_limit hard_tanh.1 
INFO-FLOW: Configuring Module : hard_tanh ...
Execute         set_default_model hard_tanh 
Execute         apply_spec_resource_limit hard_tanh 
INFO-FLOW: Configuring Module : lstm_tail_02 ...
Execute         set_default_model lstm_tail_02 
Execute         apply_spec_resource_limit lstm_tail_02 
INFO-FLOW: Configuring Module : Loop_TIMESTEP_proc34.1 ...
Execute         set_default_model Loop_TIMESTEP_proc34.1 
Execute         apply_spec_resource_limit Loop_TIMESTEP_proc34.1 
INFO-FLOW: Configuring Module : softmax ...
Execute         set_default_model softmax 
Execute         apply_spec_resource_limit softmax 
INFO-FLOW: Configuring Module : attention ...
Execute         set_default_model attention 
Execute         apply_spec_resource_limit attention 
INFO-FLOW: Configuring Module : concatenate2d_1 ...
Execute         set_default_model concatenate2d_1 
Execute         apply_spec_resource_limit concatenate2d_1 
INFO-FLOW: Configuring Module : dense_simple.0.0.2 ...
Execute         set_default_model dense_simple.0.0.2 
Execute         apply_spec_resource_limit dense_simple.0.0.2 
INFO-FLOW: Configuring Module : tanh ...
Execute         set_default_model tanh 
Execute         apply_spec_resource_limit tanh 
INFO-FLOW: Configuring Module : td_dense ...
Execute         set_default_model td_dense 
Execute         apply_spec_resource_limit td_dense 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject
INFO-FLOW: Preprocessing Module: myproject.entry3 ...
Execute         set_default_model myproject.entry3 
Execute         cdfg_preprocess -model myproject.entry3 
Execute         rtl_gen_preprocess myproject.entry3 
INFO-FLOW: Preprocessing Module: myproject.entry343 ...
Execute         set_default_model myproject.entry343 
Execute         cdfg_preprocess -model myproject.entry343 
Execute         rtl_gen_preprocess myproject.entry343 
INFO-FLOW: Preprocessing Module: Block_.preheader138. ...
Execute         set_default_model Block_.preheader138. 
Execute         cdfg_preprocess -model Block_.preheader138. 
Execute         rtl_gen_preprocess Block_.preheader138. 
INFO-FLOW: Preprocessing Module: dense_simple.0.0.1 ...
Execute         set_default_model dense_simple.0.0.1 
Execute         cdfg_preprocess -model dense_simple.0.0.1 
Execute         rtl_gen_preprocess dense_simple.0.0.1 
INFO-FLOW: Preprocessing Module: dense_simple.0.0.0.0.1 ...
Execute         set_default_model dense_simple.0.0.0.0.1 
Execute         cdfg_preprocess -model dense_simple.0.0.0.0.1 
Execute         rtl_gen_preprocess dense_simple.0.0.0.0.1 
INFO-FLOW: Preprocessing Module: sigmoid.1 ...
Execute         set_default_model sigmoid.1 
Execute         cdfg_preprocess -model sigmoid.1 
Execute         rtl_gen_preprocess sigmoid.1 
INFO-FLOW: Preprocessing Module: hard_tanh.3 ...
Execute         set_default_model hard_tanh.3 
Execute         cdfg_preprocess -model hard_tanh.3 
Execute         rtl_gen_preprocess hard_tanh.3 
INFO-FLOW: Preprocessing Module: hard_tanh.2 ...
Execute         set_default_model hard_tanh.2 
Execute         cdfg_preprocess -model hard_tanh.2 
Execute         rtl_gen_preprocess hard_tanh.2 
INFO-FLOW: Preprocessing Module: lstm_tail_02.1 ...
Execute         set_default_model lstm_tail_02.1 
Execute         cdfg_preprocess -model lstm_tail_02.1 
Execute         rtl_gen_preprocess lstm_tail_02.1 
INFO-FLOW: Preprocessing Module: Loop_TIMESTEP_proc34 ...
Execute         set_default_model Loop_TIMESTEP_proc34 
Execute         cdfg_preprocess -model Loop_TIMESTEP_proc34 
Execute         rtl_gen_preprocess Loop_TIMESTEP_proc34 
INFO-FLOW: Preprocessing Module: repeat_vector ...
Execute         set_default_model repeat_vector 
Execute         cdfg_preprocess -model repeat_vector 
Execute         rtl_gen_preprocess repeat_vector 
INFO-FLOW: Preprocessing Module: dense_simple.0.0 ...
Execute         set_default_model dense_simple.0.0 
Execute         cdfg_preprocess -model dense_simple.0.0 
Execute         rtl_gen_preprocess dense_simple.0.0 
INFO-FLOW: Preprocessing Module: dense_simple.0.0.0.0 ...
Execute         set_default_model dense_simple.0.0.0.0 
Execute         cdfg_preprocess -model dense_simple.0.0.0.0 
Execute         rtl_gen_preprocess dense_simple.0.0.0.0 
INFO-FLOW: Preprocessing Module: sigmoid ...
Execute         set_default_model sigmoid 
Execute         cdfg_preprocess -model sigmoid 
Execute         rtl_gen_preprocess sigmoid 
INFO-FLOW: Preprocessing Module: hard_tanh.1 ...
Execute         set_default_model hard_tanh.1 
Execute         cdfg_preprocess -model hard_tanh.1 
Execute         rtl_gen_preprocess hard_tanh.1 
INFO-FLOW: Preprocessing Module: hard_tanh ...
Execute         set_default_model hard_tanh 
Execute         cdfg_preprocess -model hard_tanh 
Execute         rtl_gen_preprocess hard_tanh 
INFO-FLOW: Preprocessing Module: lstm_tail_02 ...
Execute         set_default_model lstm_tail_02 
Execute         cdfg_preprocess -model lstm_tail_02 
Execute         rtl_gen_preprocess lstm_tail_02 
INFO-FLOW: Preprocessing Module: Loop_TIMESTEP_proc34.1 ...
Execute         set_default_model Loop_TIMESTEP_proc34.1 
Execute         cdfg_preprocess -model Loop_TIMESTEP_proc34.1 
Execute         rtl_gen_preprocess Loop_TIMESTEP_proc34.1 
INFO-FLOW: Preprocessing Module: softmax ...
Execute         set_default_model softmax 
Execute         cdfg_preprocess -model softmax 
Execute         rtl_gen_preprocess softmax 
INFO-FLOW: Preprocessing Module: attention ...
Execute         set_default_model attention 
Execute         cdfg_preprocess -model attention 
Command         cdfg_preprocess done; 0.68 sec.
Execute         rtl_gen_preprocess attention 
INFO-FLOW: Preprocessing Module: concatenate2d_1 ...
Execute         set_default_model concatenate2d_1 
Execute         cdfg_preprocess -model concatenate2d_1 
Execute         rtl_gen_preprocess concatenate2d_1 
INFO-FLOW: Preprocessing Module: dense_simple.0.0.2 ...
Execute         set_default_model dense_simple.0.0.2 
Execute         cdfg_preprocess -model dense_simple.0.0.2 
Execute         rtl_gen_preprocess dense_simple.0.0.2 
INFO-FLOW: Preprocessing Module: tanh ...
Execute         set_default_model tanh 
Execute         cdfg_preprocess -model tanh 
Execute         rtl_gen_preprocess tanh 
INFO-FLOW: Preprocessing Module: td_dense ...
Execute         set_default_model td_dense 
Execute         cdfg_preprocess -model td_dense 
Execute         rtl_gen_preprocess td_dense 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject.entry3 
Execute         schedule -model myproject.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 142.94 seconds; current allocated memory: 907.912 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.verbose.sched.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.entry3.
Execute         set_default_model myproject.entry3 
Execute         bind -model myproject.entry3 
BIND OPTION: model=myproject.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 907.969 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.verbose.bind.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.bind.adb -f 
INFO-FLOW: Finish binding myproject.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_entry343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject.entry343 
Execute         schedule -model myproject.entry343 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 908.033 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.verbose.sched.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.entry343.
Execute         set_default_model myproject.entry343 
Execute         bind -model myproject.entry343 
BIND OPTION: model=myproject.entry343
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 908.094 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.verbose.bind.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.bind.adb -f 
INFO-FLOW: Finish binding myproject.entry343.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader138_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_.preheader138. 
Execute         schedule -model Block_.preheader138. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 908.110 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.verbose.sched.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader138..
Execute         set_default_model Block_.preheader138. 
Execute         bind -model Block_.preheader138. 
BIND OPTION: model=Block_.preheader138.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 908.147 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.verbose.bind.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader138..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_simple_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_simple.0.0.1 
Execute         schedule -model dense_simple.0.0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_simple.0.0.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 908.717 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling dense_simple.0.0.1.
Execute         set_default_model dense_simple.0.0.1 
Execute         bind -model dense_simple.0.0.1 
BIND OPTION: model=dense_simple.0.0.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 909.490 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.verbose.bind.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding dense_simple.0.0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_simple_0_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_simple.0.0.0.0.1 
Execute         schedule -model dense_simple.0.0.0.0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_simple.0.0.0.0.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.1 sec.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 912.967 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.verbose.sched.rpt 
Command         syn_report done; 0.96 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.sched.adb -f 
Command         db_write done; 0.86 sec.
INFO-FLOW: Finish scheduling dense_simple.0.0.0.0.1.
Execute         set_default_model dense_simple.0.0.0.0.1 
Execute         bind -model dense_simple.0.0.0.0.1 
BIND OPTION: model=dense_simple.0.0.0.0.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.89 sec.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 921.866 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.verbose.bind.rpt 
Command         syn_report done; 1.68 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.bind.adb -f 
Command         db_write done; 0.89 sec.
INFO-FLOW: Finish binding dense_simple.0.0.0.0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid.1 
Execute         schedule -model sigmoid.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 923.177 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.verbose.sched.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling sigmoid.1.
Execute         set_default_model sigmoid.1 
Execute         bind -model sigmoid.1 
BIND OPTION: model=sigmoid.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 924.012 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding sigmoid.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hard_tanh_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hard_tanh.3 
Execute         schedule -model hard_tanh.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hard_tanh.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 924.353 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.verbose.sched.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.sched.adb -f 
INFO-FLOW: Finish scheduling hard_tanh.3.
Execute         set_default_model hard_tanh.3 
Execute         bind -model hard_tanh.3 
BIND OPTION: model=hard_tanh.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 924.664 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.bind.adb -f 
INFO-FLOW: Finish binding hard_tanh.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hard_tanh_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hard_tanh.2 
Execute         schedule -model hard_tanh.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hard_tanh.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 924.920 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.verbose.sched.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.sched.adb -f 
INFO-FLOW: Finish scheduling hard_tanh.2.
Execute         set_default_model hard_tanh.2 
Execute         bind -model hard_tanh.2 
BIND OPTION: model=hard_tanh.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 925.246 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.bind.adb -f 
INFO-FLOW: Finish binding hard_tanh.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_tail_02_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lstm_tail_02.1 
Execute         schedule -model lstm_tail_02.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lstm_tail_02.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 925.828 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling lstm_tail_02.1.
Execute         set_default_model lstm_tail_02.1 
Execute         bind -model lstm_tail_02.1 
BIND OPTION: model=lstm_tail_02.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 926.557 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding lstm_tail_02.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_TIMESTEP_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_TIMESTEP_proc34 
Execute         schedule -model Loop_TIMESTEP_proc34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TIMESTEP'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'lstm_tail_02.1' and 'call' operation ('call_ret3', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'dense_simple.0.0.0.0.1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'lstm_tail_02.1' and 'call' operation ('call_ret3', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'dense_simple.0.0.0.0.1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'lstm_tail_02.1' and 'call' operation ('call_ret3', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'dense_simple.0.0.0.0.1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'lstm_tail_02.1' and 'call' operation ('call_ret3', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'dense_simple.0.0.0.0.1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'lstm_tail_02.1' and 'call' operation ('call_ret3', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'dense_simple.0.0.0.0.1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'lstm_tail_02.1' and 'call' operation ('call_ret3', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:62->firmware/nnet_utils/nnet_lstm.h:335->firmware/myproject.cpp:62) to 'dense_simple.0.0.0.0.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.57 sec.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 928.352 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.verbose.sched.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.sched.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish scheduling Loop_TIMESTEP_proc34.
Execute         set_default_model Loop_TIMESTEP_proc34 
Execute         bind -model Loop_TIMESTEP_proc34 
BIND OPTION: model=Loop_TIMESTEP_proc34
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.55 sec.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 931.893 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.verbose.bind.rpt 
Command         syn_report done; 1.81 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.bind.adb -f 
Command         db_write done; 0.49 sec.
INFO-FLOW: Finish binding Loop_TIMESTEP_proc34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model repeat_vector 
Execute         schedule -model repeat_vector 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 934.891 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.verbose.sched.rpt 
Command         syn_report done; 0.68 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.sched.adb -f 
Command         db_write done; 0.66 sec.
INFO-FLOW: Finish scheduling repeat_vector.
Execute         set_default_model repeat_vector 
Execute         bind -model repeat_vector 
BIND OPTION: model=repeat_vector
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 943.454 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.verbose.bind.rpt 
Command         syn_report done; 0.82 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.bind.adb -f 
Command         db_write done; 0.66 sec.
INFO-FLOW: Finish binding repeat_vector.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_simple_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_simple.0.0 
Execute         schedule -model dense_simple.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_simple.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.1 sec.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 946.850 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.verbose.sched.rpt 
Command         syn_report done; 0.92 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.sched.adb -f 
Command         db_write done; 0.81 sec.
INFO-FLOW: Finish scheduling dense_simple.0.0.
Execute         set_default_model dense_simple.0.0 
Execute         bind -model dense_simple.0.0 
BIND OPTION: model=dense_simple.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.84 sec.
INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 955.505 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.verbose.bind.rpt 
Command         syn_report done; 1.73 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.bind.adb -f 
Command         db_write done; 0.88 sec.
INFO-FLOW: Finish binding dense_simple.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_simple_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_simple.0.0.0.0 
Execute         schedule -model dense_simple.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_simple.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.11 sec.
INFO: [HLS 200-111]  Elapsed time: 3.73 seconds; current allocated memory: 959.470 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 0.88 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.sched.adb -f 
Command         db_write done; 0.79 sec.
INFO-FLOW: Finish scheduling dense_simple.0.0.0.0.
Execute         set_default_model dense_simple.0.0.0.0 
Execute         bind -model dense_simple.0.0.0.0 
BIND OPTION: model=dense_simple.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.87 sec.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 968.387 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 1.68 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.bind.adb -f 
Command         db_write done; 0.85 sec.
INFO-FLOW: Finish binding dense_simple.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid 
Execute         schedule -model sigmoid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 969.617 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.verbose.sched.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling sigmoid.
Execute         set_default_model sigmoid 
Execute         bind -model sigmoid 
BIND OPTION: model=sigmoid
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 970.452 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.verbose.bind.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding sigmoid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hard_tanh_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hard_tanh.1 
Execute         schedule -model hard_tanh.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hard_tanh.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 970.793 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.verbose.sched.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.sched.adb -f 
INFO-FLOW: Finish scheduling hard_tanh.1.
Execute         set_default_model hard_tanh.1 
Execute         bind -model hard_tanh.1 
BIND OPTION: model=hard_tanh.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 971.067 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.bind.adb -f 
INFO-FLOW: Finish binding hard_tanh.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hard_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hard_tanh 
Execute         schedule -model hard_tanh 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hard_tanh'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 971.359 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.verbose.sched.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.sched.adb -f 
INFO-FLOW: Finish scheduling hard_tanh.
Execute         set_default_model hard_tanh 
Execute         bind -model hard_tanh 
BIND OPTION: model=hard_tanh
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 971.685 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.bind.adb -f 
INFO-FLOW: Finish binding hard_tanh.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_tail_02' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lstm_tail_02 
Execute         schedule -model lstm_tail_02 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lstm_tail_02'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 972.267 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling lstm_tail_02.
Execute         set_default_model lstm_tail_02 
Execute         bind -model lstm_tail_02 
BIND OPTION: model=lstm_tail_02
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 972.996 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding lstm_tail_02.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_TIMESTEP_proc34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_TIMESTEP_proc34.1 
Execute         schedule -model Loop_TIMESTEP_proc34.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TIMESTEP'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34_1' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:70) to 'lstm_tail_02' and 'call' operation ('call_ret5', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) to 'dense_simple.0.0.0.0'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34_1' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:70) to 'lstm_tail_02' and 'call' operation ('call_ret5', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) to 'dense_simple.0.0.0.0'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34_1' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:70) to 'lstm_tail_02' and 'call' operation ('call_ret5', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) to 'dense_simple.0.0.0.0'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34_1' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:70) to 'lstm_tail_02' and 'call' operation ('call_ret5', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) to 'dense_simple.0.0.0.0'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34_1' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:70) to 'lstm_tail_02' and 'call' operation ('call_ret5', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) to 'dense_simple.0.0.0.0'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_TIMESTEP_proc34_1' (Loop: TIMESTEP): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('call_ret', firmware/nnet_utils/nnet_lstm.h:405->firmware/myproject.cpp:70) to 'lstm_tail_02' and 'call' operation ('call_ret5', firmware/nnet_utils/nnet_lstm.h:389->firmware/myproject.cpp:70) to 'dense_simple.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.03 sec.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 975.238 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.verbose.sched.rpt 
Command         syn_report done; 0.65 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.sched.adb -f 
Command         db_write done; 0.61 sec.
INFO-FLOW: Finish scheduling Loop_TIMESTEP_proc34.1.
Execute         set_default_model Loop_TIMESTEP_proc34.1 
Execute         bind -model Loop_TIMESTEP_proc34.1 
BIND OPTION: model=Loop_TIMESTEP_proc34.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.94 sec.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 980.459 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.verbose.bind.rpt 
Command         syn_report done; 2.7 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.bind.adb -f 
Command         db_write done; 0.63 sec.
INFO-FLOW: Finish binding Loop_TIMESTEP_proc34.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax 
Execute         schedule -model softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.76 sec.
INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 986.558 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.verbose.sched.rpt 
Command         syn_report done; 1.55 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.sched.adb -f 
Command         db_write done; 1.29 sec.
INFO-FLOW: Finish scheduling softmax.
Execute         set_default_model softmax 
Execute         bind -model softmax 
BIND OPTION: model=softmax
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.6 sec.
INFO: [HLS 200-111]  Elapsed time: 3.44 seconds; current allocated memory: 993.544 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.verbose.bind.rpt 
Command         syn_report done; 2.6 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.bind.adb -f 
Command         db_write done; 1.34 sec.
INFO-FLOW: Finish binding softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model attention 
Execute         schedule -model attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.41 sec.
INFO: [HLS 200-111]  Elapsed time: 8.37 seconds; current allocated memory: 1011.212 MB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.verbose.sched.rpt 
Command         syn_report done; 2.48 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.sched.adb -f 
Command         db_write done; 2.41 sec.
INFO-FLOW: Finish scheduling attention.
Execute         set_default_model attention 
Execute         bind -model attention 
BIND OPTION: model=attention
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.32 sec.
INFO: [HLS 200-111]  Elapsed time: 6.21 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.verbose.bind.rpt 
Command         syn_report done; 3.69 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.bind.adb -f 
Command         db_write done; 2.57 sec.
INFO-FLOW: Finish binding attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model concatenate2d_1 
Execute         schedule -model concatenate2d_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.34 sec.
INFO: [HLS 200-111]  Elapsed time: 8.63 seconds; current allocated memory: 1.024 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.verbose.sched.rpt 
Command         syn_report done; 1.75 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.sched.adb -f 
Command         db_write done; 1.7 sec.
INFO-FLOW: Finish scheduling concatenate2d_1.
Execute         set_default_model concatenate2d_1 
Execute         bind -model concatenate2d_1 
BIND OPTION: model=concatenate2d_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.68 sec.
INFO: [HLS 200-111]  Elapsed time: 7.13 seconds; current allocated memory: 1.080 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.verbose.bind.rpt 
Command         syn_report done; 2.47 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.bind.adb -f 
Command         db_write done; 1.75 sec.
INFO-FLOW: Finish binding concatenate2d_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_simple_0_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_simple.0.0.2 
Execute         schedule -model dense_simple.0.0.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_simple.0.0.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_V_load', firmware/nnet_utils/nnet_dense.h:96) on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 4.38 seconds; current allocated memory: 1.081 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_simple.0.0.2.
Execute         set_default_model dense_simple.0.0.2 
Execute         bind -model dense_simple.0.0.2 
BIND OPTION: model=dense_simple.0.0.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.081 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding dense_simple.0.0.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tanh 
Execute         schedule -model tanh 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tanh'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.081 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.verbose.sched.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.sched.adb -f 
INFO-FLOW: Finish scheduling tanh.
Execute         set_default_model tanh 
Execute         bind -model tanh 
BIND OPTION: model=tanh
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.081 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.verbose.bind.rpt 
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.bind.adb -f 
INFO-FLOW: Finish binding tanh.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'td_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model td_dense 
Execute         schedule -model td_dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.082 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling td_dense.
Execute         set_default_model td_dense 
Execute         bind -model td_dense 
BIND OPTION: model=td_dense
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.083 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.verbose.bind.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding td_dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.085 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.86 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.72 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 12.03 sec.
INFO: [HLS 200-111]  Elapsed time: 13.61 seconds; current allocated memory: 1.097 GB.
Execute         syn_report -verbosereport -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 6.74 sec.
Execute         db_write -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.75 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess myproject.entry3 
Execute         rtl_gen_preprocess myproject.entry343 
Execute         rtl_gen_preprocess Block_.preheader138. 
Execute         rtl_gen_preprocess dense_simple.0.0.1 
Execute         rtl_gen_preprocess dense_simple.0.0.0.0.1 
Execute         rtl_gen_preprocess sigmoid.1 
Execute         rtl_gen_preprocess hard_tanh.3 
Execute         rtl_gen_preprocess hard_tanh.2 
Execute         rtl_gen_preprocess lstm_tail_02.1 
Execute         rtl_gen_preprocess Loop_TIMESTEP_proc34 
Execute         rtl_gen_preprocess repeat_vector 
Execute         rtl_gen_preprocess dense_simple.0.0 
Execute         rtl_gen_preprocess dense_simple.0.0.0.0 
Execute         rtl_gen_preprocess sigmoid 
Execute         rtl_gen_preprocess hard_tanh.1 
Execute         rtl_gen_preprocess hard_tanh 
Execute         rtl_gen_preprocess lstm_tail_02 
Execute         rtl_gen_preprocess Loop_TIMESTEP_proc34.1 
Execute         rtl_gen_preprocess softmax 
Execute         rtl_gen_preprocess attention 
Execute         rtl_gen_preprocess concatenate2d_1 
Execute         rtl_gen_preprocess dense_simple.0.0.2 
Execute         rtl_gen_preprocess tanh 
Execute         rtl_gen_preprocess td_dense 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject.entry3 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_entry3'.
INFO: [HLS 200-111]  Elapsed time: 7.55 seconds; current allocated memory: 1.100 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/myproject_entry3 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl myproject.entry3 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/myproject_entry3 
Execute         gen_rtl myproject.entry3 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/myproject_entry3 
Execute         syn_report -csynth -model myproject.entry3 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/myproject_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model myproject.entry3 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/myproject_entry3_csynth.xml 
Execute         syn_report -verbosereport -model myproject.entry3 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.verbose.rpt 
Execute         db_write -model myproject.entry3 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.adb 
Execute         gen_tb_info myproject.entry3 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_entry343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject.entry343 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_entry343'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.101 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject.entry343 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/myproject_entry343 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl myproject.entry343 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/myproject_entry343 
Execute         gen_rtl myproject.entry343 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/myproject_entry343 
Execute         syn_report -csynth -model myproject.entry343 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/myproject_entry343_csynth.rpt 
Execute         syn_report -rtlxml -model myproject.entry343 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/myproject_entry343_csynth.xml 
Execute         syn_report -verbosereport -model myproject.entry343 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.verbose.rpt 
Execute         db_write -model myproject.entry343 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.adb 
Execute         gen_tb_info myproject.entry343 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader138_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_.preheader138. -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader138_s'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.101 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_.preheader138. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/Block_preheader138_s -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl Block_.preheader138. -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/Block_preheader138_s 
Execute         gen_rtl Block_.preheader138. -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/Block_preheader138_s 
Execute         syn_report -csynth -model Block_.preheader138. -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/Block_preheader138_s_csynth.rpt 
Execute         syn_report -rtlxml -model Block_.preheader138. -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/Block_preheader138_s_csynth.xml 
Execute         syn_report -verbosereport -model Block_.preheader138. -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.verbose.rpt 
Execute         db_write -model Block_.preheader138. -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.adb 
Execute         gen_tb_info Block_.preheader138. -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_simple_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_simple.0.0.1 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_simple_0_0_1'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.104 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_simple.0.0.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/dense_simple_0_0_1 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl dense_simple.0.0.1 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/dense_simple_0_0_1 
Execute         gen_rtl dense_simple.0.0.1 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/dense_simple_0_0_1 
Execute         syn_report -csynth -model dense_simple.0.0.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_1_csynth.rpt 
Execute         syn_report -rtlxml -model dense_simple.0.0.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_1_csynth.xml 
Execute         syn_report -verbosereport -model dense_simple.0.0.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model dense_simple.0.0.1 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info dense_simple.0.0.1 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_simple_0_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_simple.0.0.0.0.1 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_simple_0_0_0_0_1'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.116 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_simple.0.0.0.0.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/dense_simple_0_0_0_0_1 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl dense_simple.0.0.0.0.1 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/dense_simple_0_0_0_0_1 
Execute         gen_rtl dense_simple.0.0.0.0.1 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/dense_simple_0_0_0_0_1 
Execute         syn_report -csynth -model dense_simple.0.0.0.0.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_0_0_1_csynth.rpt 
Command         syn_report done; 0.52 sec.
Execute         syn_report -rtlxml -model dense_simple.0.0.0.0.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_0_0_1_csynth.xml 
Command         syn_report done; 0.25 sec.
Execute         syn_report -verbosereport -model dense_simple.0.0.0.0.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.verbose.rpt 
Command         syn_report done; 1.96 sec.
Execute         db_write -model dense_simple.0.0.0.0.1 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.adb 
Command         db_write done; 1.4 sec.
Execute         gen_tb_info dense_simple.0.0.0.0.1 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid.1 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_1_sigmoid_table18' to 'sigmoid_1_sigmoidbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_1'.
INFO: [HLS 200-111]  Elapsed time: 4.41 seconds; current allocated memory: 1.135 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/sigmoid_1 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl sigmoid.1 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/sigmoid_1 
Execute         gen_rtl sigmoid.1 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/sigmoid_1 
Execute         syn_report -csynth -model sigmoid.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/sigmoid_1_csynth.rpt 
Execute         syn_report -rtlxml -model sigmoid.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/sigmoid_1_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.verbose.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -model sigmoid.1 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.adb 
Command         db_write done; 0.46 sec.
Execute         gen_tb_info sigmoid.1 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hard_tanh_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model hard_tanh.3 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hard_tanh_3'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.138 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl hard_tanh.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/hard_tanh_3 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl hard_tanh.3 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/hard_tanh_3 
Execute         gen_rtl hard_tanh.3 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/hard_tanh_3 
Execute         syn_report -csynth -model hard_tanh.3 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/hard_tanh_3_csynth.rpt 
Execute         syn_report -rtlxml -model hard_tanh.3 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/hard_tanh_3_csynth.xml 
Execute         syn_report -verbosereport -model hard_tanh.3 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model hard_tanh.3 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info hard_tanh.3 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hard_tanh_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model hard_tanh.2 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hard_tanh_2'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.140 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl hard_tanh.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/hard_tanh_2 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl hard_tanh.2 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/hard_tanh_2 
Execute         gen_rtl hard_tanh.2 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/hard_tanh_2 
Execute         syn_report -csynth -model hard_tanh.2 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/hard_tanh_2_csynth.rpt 
Execute         syn_report -rtlxml -model hard_tanh.2 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/hard_tanh_2_csynth.xml 
Execute         syn_report -verbosereport -model hard_tanh.2 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model hard_tanh.2 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.adb 
Command         db_write done; 0.34 sec.
Execute         gen_tb_info hard_tanh.2 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_tail_02_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lstm_tail_02.1 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_tail_02_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.143 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lstm_tail_02.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/lstm_tail_02_1 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl lstm_tail_02.1 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/lstm_tail_02_1 
Execute         gen_rtl lstm_tail_02.1 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/lstm_tail_02_1 
Execute         syn_report -csynth -model lstm_tail_02.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/lstm_tail_02_1_csynth.rpt 
Execute         syn_report -rtlxml -model lstm_tail_02.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/lstm_tail_02_1_csynth.xml 
Execute         syn_report -verbosereport -model lstm_tail_02.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model lstm_tail_02.1 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.adb 
Command         db_write done; 0.44 sec.
Execute         gen_tb_info lstm_tail_02.1 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_TIMESTEP_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_TIMESTEP_proc34 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_TIMESTEP_proc34'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 1.152 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_TIMESTEP_proc34 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/Loop_TIMESTEP_proc34 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl Loop_TIMESTEP_proc34 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/Loop_TIMESTEP_proc34 
Execute         gen_rtl Loop_TIMESTEP_proc34 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/Loop_TIMESTEP_proc34 
Execute         syn_report -csynth -model Loop_TIMESTEP_proc34 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/Loop_TIMESTEP_proc34_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_TIMESTEP_proc34 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/Loop_TIMESTEP_proc34_csynth.xml 
Execute         syn_report -verbosereport -model Loop_TIMESTEP_proc34 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.verbose.rpt 
Command         syn_report done; 1.84 sec.
Execute         db_write -model Loop_TIMESTEP_proc34 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.adb 
Command         db_write done; 0.8 sec.
Execute         gen_tb_info Loop_TIMESTEP_proc34 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model repeat_vector -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_mux_646_16_1_1' to 'myproject_mux_646cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mux_646_1_1_1' to 'myproject_mux_646dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_646cud': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_646dEe': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_vector'.
Command         create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 1.196 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl repeat_vector -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/repeat_vector -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl repeat_vector -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/repeat_vector 
Execute         gen_rtl repeat_vector -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/repeat_vector 
Execute         syn_report -csynth -model repeat_vector -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/repeat_vector_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model repeat_vector -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/repeat_vector_csynth.xml 
Execute         syn_report -verbosereport -model repeat_vector -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.verbose.rpt 
Command         syn_report done; 0.88 sec.
Execute         db_write -model repeat_vector -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.adb 
Command         db_write done; 1.02 sec.
Execute         gen_tb_info repeat_vector -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_simple_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_simple.0.0 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_simple_0_0'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 1.223 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_simple.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/dense_simple_0_0 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl dense_simple.0.0 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/dense_simple_0_0 
Execute         gen_rtl dense_simple.0.0 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/dense_simple_0_0 
Execute         syn_report -csynth -model dense_simple.0.0 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_csynth.rpt 
Command         syn_report done; 0.53 sec.
Execute         syn_report -rtlxml -model dense_simple.0.0 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_csynth.xml 
Command         syn_report done; 0.26 sec.
Execute         syn_report -verbosereport -model dense_simple.0.0 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.verbose.rpt 
Command         syn_report done; 1.93 sec.
Execute         db_write -model dense_simple.0.0 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.adb 
Command         db_write done; 1.67 sec.
Execute         gen_tb_info dense_simple.0.0 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_simple_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_simple.0.0.0.0 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_simple_0_0_0_0'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 1.249 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_simple.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/dense_simple_0_0_0_0 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl dense_simple.0.0.0.0 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/dense_simple_0_0_0_0 
Execute         gen_rtl dense_simple.0.0.0.0 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/dense_simple_0_0_0_0 
Execute         syn_report -csynth -model dense_simple.0.0.0.0 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_0_0_csynth.rpt 
Command         syn_report done; 0.53 sec.
Execute         syn_report -rtlxml -model dense_simple.0.0.0.0 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_0_0_csynth.xml 
Command         syn_report done; 0.26 sec.
Execute         syn_report -verbosereport -model dense_simple.0.0.0.0 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.verbose.rpt 
Command         syn_report done; 1.88 sec.
Execute         db_write -model dense_simple.0.0.0.0 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.adb 
Command         db_write done; 1.82 sec.
Execute         gen_tb_info dense_simple.0.0.0.0 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_sigmoid_table14' to 'sigmoid_sigmoid_teOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 4.78 seconds; current allocated memory: 1.267 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/sigmoid -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl sigmoid -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/sigmoid 
Execute         gen_rtl sigmoid -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/sigmoid 
Execute         syn_report -csynth -model sigmoid -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/sigmoid_csynth.rpt 
Execute         syn_report -rtlxml -model sigmoid -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/sigmoid_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.verbose.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -model sigmoid -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.adb 
Command         db_write done; 0.91 sec.
Execute         gen_tb_info sigmoid -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hard_tanh_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model hard_tanh.1 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hard_tanh_1'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 1.271 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl hard_tanh.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/hard_tanh_1 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl hard_tanh.1 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/hard_tanh_1 
Execute         gen_rtl hard_tanh.1 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/hard_tanh_1 
Execute         syn_report -csynth -model hard_tanh.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/hard_tanh_1_csynth.rpt 
Execute         syn_report -rtlxml -model hard_tanh.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/hard_tanh_1_csynth.xml 
Execute         syn_report -verbosereport -model hard_tanh.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model hard_tanh.1 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.adb 
Command         db_write done; 0.77 sec.
Execute         gen_tb_info hard_tanh.1 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hard_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model hard_tanh -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hard_tanh'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.273 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl hard_tanh -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/hard_tanh -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl hard_tanh -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/hard_tanh 
Execute         gen_rtl hard_tanh -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/hard_tanh 
Execute         syn_report -csynth -model hard_tanh -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/hard_tanh_csynth.rpt 
Execute         syn_report -rtlxml -model hard_tanh -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/hard_tanh_csynth.xml 
Execute         syn_report -verbosereport -model hard_tanh -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model hard_tanh -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.adb 
Command         db_write done; 0.82 sec.
Execute         gen_tb_info hard_tanh -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_tail_02' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model lstm_tail_02 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_tail_02'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 1.276 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lstm_tail_02 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/lstm_tail_02 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl lstm_tail_02 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/lstm_tail_02 
Execute         gen_rtl lstm_tail_02 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/lstm_tail_02 
Execute         syn_report -csynth -model lstm_tail_02 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/lstm_tail_02_csynth.rpt 
Execute         syn_report -rtlxml -model lstm_tail_02 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/lstm_tail_02_csynth.xml 
Execute         syn_report -verbosereport -model lstm_tail_02 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model lstm_tail_02 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.adb 
Command         db_write done; 0.89 sec.
Execute         gen_tb_info lstm_tail_02 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_TIMESTEP_proc34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_TIMESTEP_proc34.1 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_mux_83_16_1_1' to 'myproject_mux_83_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_fYi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_TIMESTEP_proc34_1'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 1.286 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_TIMESTEP_proc34.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/Loop_TIMESTEP_proc34_1 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl Loop_TIMESTEP_proc34.1 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/Loop_TIMESTEP_proc34_1 
Execute         gen_rtl Loop_TIMESTEP_proc34.1 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/Loop_TIMESTEP_proc34_1 
Execute         syn_report -csynth -model Loop_TIMESTEP_proc34.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/Loop_TIMESTEP_proc34_1_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model Loop_TIMESTEP_proc34.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/Loop_TIMESTEP_proc34_1_csynth.xml 
Execute         syn_report -verbosereport -model Loop_TIMESTEP_proc34.1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.verbose.rpt 
Command         syn_report done; 2.72 sec.
Execute         db_write -model Loop_TIMESTEP_proc34.1 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.adb 
Command         db_write done; 1.44 sec.
Execute         gen_tb_info Loop_TIMESTEP_proc34.1 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_invert_table11' to 'softmax_invert_tag8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 1.309 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/softmax -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl softmax -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/softmax 
Execute         gen_rtl softmax -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/softmax 
Execute         syn_report -csynth -model softmax -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/softmax_csynth.rpt 
Command         syn_report done; 0.67 sec.
Execute         syn_report -rtlxml -model softmax -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/softmax_csynth.xml 
Command         syn_report done; 0.32 sec.
Execute         syn_report -verbosereport -model softmax -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.verbose.rpt 
Command         syn_report done; 2.93 sec.
Execute         db_write -model softmax -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.adb 
Command         db_write done; 2.94 sec.
Execute         gen_tb_info softmax -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model attention -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'attention_mult_final_V' to 'attention_mult_fihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mul_mul_16s_16s_26_1_1' to 'myproject_mul_mulibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mulibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_646cud': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_646dEe': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'attention'.
Command         create_rtl_model done; 1.71 sec.
INFO: [HLS 200-111]  Elapsed time: 8.91 seconds; current allocated memory: 1.383 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl attention -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/attention -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Command         gen_rtl done; 0.11 sec.
Execute         gen_rtl attention -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/attention 
Execute         gen_rtl attention -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/attention 
Execute         syn_report -csynth -model attention -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/attention_csynth.rpt 
Command         syn_report done; 0.41 sec.
Execute         syn_report -rtlxml -model attention -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/attention_csynth.xml 
Command         syn_report done; 0.18 sec.
Execute         syn_report -verbosereport -model attention -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.verbose.rpt 
Command         syn_report done; 4.13 sec.
Execute         db_write -model attention -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.adb 
Command         db_write done; 3.88 sec.
Execute         gen_tb_info attention -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model concatenate2d_1 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_mux_1287_16_1_1' to 'myproject_mux_128jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myproject_mux_1287_1_1_1' to 'myproject_mux_128kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_128jbC': 248 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_128kbM': 248 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_646cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate2d_1'.
Command         create_rtl_model done; 6.15 sec.
INFO: [HLS 200-111]  Elapsed time: 15.49 seconds; current allocated memory: 1.677 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl concatenate2d_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/concatenate2d_1 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Command         gen_rtl done; 0.11 sec.
Execute         gen_rtl concatenate2d_1 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/concatenate2d_1 
Execute         gen_rtl concatenate2d_1 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/concatenate2d_1 
Command         gen_rtl done; 0.11 sec.
Execute         syn_report -csynth -model concatenate2d_1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/concatenate2d_1_csynth.rpt 
Command         syn_report done; 0.76 sec.
Execute         syn_report -rtlxml -model concatenate2d_1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/concatenate2d_1_csynth.xml 
Command         syn_report done; 0.37 sec.
Execute         syn_report -verbosereport -model concatenate2d_1 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.verbose.rpt 
Command         syn_report done; 2.79 sec.
Execute         db_write -model concatenate2d_1 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.adb 
Command         db_write done; 3.39 sec.
Execute         gen_tb_info concatenate2d_1 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_simple_0_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_simple.0.0.2 -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_simple_0_0_2'.
INFO: [HLS 200-111]  Elapsed time: 8.59 seconds; current allocated memory: 1.778 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_simple.0.0.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/dense_simple_0_0_2 -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl dense_simple.0.0.2 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/dense_simple_0_0_2 
Execute         gen_rtl dense_simple.0.0.2 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/dense_simple_0_0_2 
Execute         syn_report -csynth -model dense_simple.0.0.2 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_2_csynth.rpt 
Execute         syn_report -rtlxml -model dense_simple.0.0.2 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/dense_simple_0_0_2_csynth.xml 
Execute         syn_report -verbosereport -model dense_simple.0.0.2 -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model dense_simple.0.0.2 -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.adb 
Command         db_write done; 1.39 sec.
Execute         gen_tb_info dense_simple.0.0.2 -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model tanh -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 1.779 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl tanh -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/tanh -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl tanh -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/tanh 
Execute         gen_rtl tanh -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/tanh 
Execute         syn_report -csynth -model tanh -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/tanh_csynth.rpt 
Execute         syn_report -rtlxml -model tanh -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/tanh_csynth.xml 
Execute         syn_report -verbosereport -model tanh -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.verbose.rpt 
Execute         db_write -model tanh -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.adb 
Command         db_write done; 1.33 sec.
Execute         gen_tb_info tanh -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'td_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model td_dense -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'td_dense_dense_input_V' to 'td_dense_dense_inlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_128jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'td_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 1.781 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl td_dense -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/td_dense -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl td_dense -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/td_dense 
Execute         gen_rtl td_dense -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/td_dense 
Execute         syn_report -csynth -model td_dense -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/td_dense_csynth.rpt 
Execute         syn_report -rtlxml -model td_dense -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/td_dense_csynth.xml 
Execute         syn_report -verbosereport -model td_dense -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model td_dense -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.adb 
Command         db_write done; 1.44 sec.
Execute         gen_tb_info td_dense -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer7_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_myproject_entry343_U0' to 'start_for_myprojemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_TIMESTEP_proc34_U0' to 'start_for_Loop_TIncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_repeat_vector_U0' to 'start_for_repeat_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_attention_U0' to 'start_for_attentipcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 5.03 sec.
INFO: [HLS 200-111]  Elapsed time: 6.84 seconds; current allocated memory: 1.803 GB.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/systemc/myproject -synmodules myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 1.67 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.85 sec.
Execute         syn_report -csynth -model myproject -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.85 sec.
Execute         syn_report -rtlxml -model myproject -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.83 sec.
Execute         syn_report -verbosereport -model myproject -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 7.6 sec.
Execute         db_write -model myproject -f -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 2.83 sec.
Execute         gen_tb_info myproject -p /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 5.83 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: myproject.entry3 myproject.entry343 Block_.preheader138. dense_simple.0.0.1 dense_simple.0.0.0.0.1 sigmoid.1 hard_tanh.3 hard_tanh.2 lstm_tail_02.1 Loop_TIMESTEP_proc34 repeat_vector dense_simple.0.0 dense_simple.0.0.0.0 sigmoid hard_tanh.1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34.1 softmax attention concatenate2d_1 dense_simple.0.0.2 tanh td_dense myproject
INFO-FLOW: Handling components in module [myproject_entry3] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [myproject_entry343] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.compgen.tcl 
INFO-FLOW: Handling components in module [Block_preheader138_s] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_simple_0_0_1] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_simple_0_0_0_0_1] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_1] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.compgen.tcl 
INFO-FLOW: Found component sigmoid_1_sigmoidbkb.
INFO-FLOW: Append model sigmoid_1_sigmoidbkb
INFO-FLOW: Handling components in module [hard_tanh_3] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.compgen.tcl 
INFO-FLOW: Handling components in module [hard_tanh_2] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.compgen.tcl 
INFO-FLOW: Handling components in module [lstm_tail_02_1] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_TIMESTEP_proc34] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.compgen.tcl 
INFO-FLOW: Handling components in module [repeat_vector] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.compgen.tcl 
INFO-FLOW: Found component myproject_mux_646cud.
INFO-FLOW: Append model myproject_mux_646cud
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Found component myproject_mux_646dEe.
INFO-FLOW: Append model myproject_mux_646dEe
INFO-FLOW: Handling components in module [dense_simple_0_0] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [dense_simple_0_0_0_0] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
INFO-FLOW: Handling components in module [hard_tanh_1] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.compgen.tcl 
INFO-FLOW: Handling components in module [hard_tanh] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.compgen.tcl 
INFO-FLOW: Handling components in module [lstm_tail_02] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_TIMESTEP_proc34_1] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.compgen.tcl 
INFO-FLOW: Found component myproject_mux_83_fYi.
INFO-FLOW: Append model myproject_mux_83_fYi
INFO-FLOW: Handling components in module [softmax] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
INFO-FLOW: Found component softmax_exp_table10.
INFO-FLOW: Append model softmax_exp_table10
INFO-FLOW: Found component softmax_invert_tag8j.
INFO-FLOW: Append model softmax_invert_tag8j
INFO-FLOW: Handling components in module [attention] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mulibs.
INFO-FLOW: Append model myproject_mul_mulibs
INFO-FLOW: Found component attention_mult_V.
INFO-FLOW: Append model attention_mult_V
INFO-FLOW: Handling components in module [concatenate2d_1] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.compgen.tcl 
INFO-FLOW: Found component myproject_mux_128jbC.
INFO-FLOW: Append model myproject_mux_128jbC
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Found component myproject_mux_128kbM.
INFO-FLOW: Append model myproject_mux_128kbM
INFO-FLOW: Handling components in module [dense_simple_0_0_2] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.compgen.tcl 
INFO-FLOW: Handling components in module [tanh] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.compgen.tcl 
INFO-FLOW: Found component tanh_tanh_table9.
INFO-FLOW: Append model tanh_tanh_table9
INFO-FLOW: Handling components in module [td_dense] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.compgen.tcl 
INFO-FLOW: Found component td_dense_acc_V.
INFO-FLOW: Append model td_dense_acc_V
INFO-FLOW: Found component td_dense_dense_inlbW.
INFO-FLOW: Append model td_dense_dense_inlbW
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myprojemb6.
INFO-FLOW: Append model start_for_myprojemb6
INFO-FLOW: Found component start_for_Loop_TIncg.
INFO-FLOW: Append model start_for_Loop_TIncg
INFO-FLOW: Found component start_for_repeat_ocq.
INFO-FLOW: Append model start_for_repeat_ocq
INFO-FLOW: Found component start_for_attentipcA.
INFO-FLOW: Append model start_for_attentipcA
INFO-FLOW: Append model myproject_entry3
INFO-FLOW: Append model myproject_entry343
INFO-FLOW: Append model Block_preheader138_s
INFO-FLOW: Append model dense_simple_0_0_1
INFO-FLOW: Append model dense_simple_0_0_0_0_1
INFO-FLOW: Append model sigmoid_1
INFO-FLOW: Append model hard_tanh_3
INFO-FLOW: Append model hard_tanh_2
INFO-FLOW: Append model lstm_tail_02_1
INFO-FLOW: Append model Loop_TIMESTEP_proc34
INFO-FLOW: Append model repeat_vector
INFO-FLOW: Append model dense_simple_0_0
INFO-FLOW: Append model dense_simple_0_0_0_0
INFO-FLOW: Append model sigmoid
INFO-FLOW: Append model hard_tanh_1
INFO-FLOW: Append model hard_tanh
INFO-FLOW: Append model lstm_tail_02
INFO-FLOW: Append model Loop_TIMESTEP_proc34_1
INFO-FLOW: Append model softmax
INFO-FLOW: Append model attention
INFO-FLOW: Append model concatenate2d_1
INFO-FLOW: Append model dense_simple_0_0_2
INFO-FLOW: Append model tanh
INFO-FLOW: Append model td_dense
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_1_sigmoidbkb myproject_mux_646cud myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_646dEe myproject_mux_83_fYi softmax_exp_table10 softmax_invert_tag8j myproject_mul_mulibs attention_mult_V myproject_mux_128jbC myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM myproject_mux_128kbM tanh_tanh_table9 td_dense_acc_V td_dense_dense_inlbW fifo_w128_d2_A fifo_w128_d2_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d2_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d2_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d2_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d2_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d2_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d2_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d2_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d2_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_myprojemb6 start_for_Loop_TIncg start_for_repeat_ocq start_for_attentipcA myproject_entry3 myproject_entry343 Block_preheader138_s dense_simple_0_0_1 dense_simple_0_0_0_0_1 sigmoid_1 hard_tanh_3 hard_tanh_2 lstm_tail_02_1 Loop_TIMESTEP_proc34 repeat_vector dense_simple_0_0 dense_simple_0_0_0_0 sigmoid hard_tanh_1 hard_tanh lstm_tail_02 Loop_TIMESTEP_proc34_1 softmax attention concatenate2d_1 dense_simple_0_0_2 tanh td_dense myproject
INFO-FLOW: To file: write model sigmoid_1_sigmoidbkb
INFO-FLOW: To file: write model myproject_mux_646cud
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_646dEe
INFO-FLOW: To file: write model myproject_mux_83_fYi
INFO-FLOW: To file: write model softmax_exp_table10
INFO-FLOW: To file: write model softmax_invert_tag8j
INFO-FLOW: To file: write model myproject_mul_mulibs
INFO-FLOW: To file: write model attention_mult_V
INFO-FLOW: To file: write model myproject_mux_128jbC
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model myproject_mux_128kbM
INFO-FLOW: To file: write model tanh_tanh_table9
INFO-FLOW: To file: write model td_dense_acc_V
INFO-FLOW: To file: write model td_dense_dense_inlbW
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myprojemb6
INFO-FLOW: To file: write model start_for_Loop_TIncg
INFO-FLOW: To file: write model start_for_repeat_ocq
INFO-FLOW: To file: write model start_for_attentipcA
INFO-FLOW: To file: write model myproject_entry3
INFO-FLOW: To file: write model myproject_entry343
INFO-FLOW: To file: write model Block_preheader138_s
INFO-FLOW: To file: write model dense_simple_0_0_1
INFO-FLOW: To file: write model dense_simple_0_0_0_0_1
INFO-FLOW: To file: write model sigmoid_1
INFO-FLOW: To file: write model hard_tanh_3
INFO-FLOW: To file: write model hard_tanh_2
INFO-FLOW: To file: write model lstm_tail_02_1
INFO-FLOW: To file: write model Loop_TIMESTEP_proc34
INFO-FLOW: To file: write model repeat_vector
INFO-FLOW: To file: write model dense_simple_0_0
INFO-FLOW: To file: write model dense_simple_0_0_0_0
INFO-FLOW: To file: write model sigmoid
INFO-FLOW: To file: write model hard_tanh_1
INFO-FLOW: To file: write model hard_tanh
INFO-FLOW: To file: write model lstm_tail_02
INFO-FLOW: To file: write model Loop_TIMESTEP_proc34_1
INFO-FLOW: To file: write model softmax
INFO-FLOW: To file: write model attention
INFO-FLOW: To file: write model concatenate2d_1
INFO-FLOW: To file: write model dense_simple_0_0_2
INFO-FLOW: To file: write model tanh
INFO-FLOW: To file: write model td_dense
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_1_sigmoidbkb_rom' using block ROMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.22 sec.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 1.29 sec.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_exp_table10_rom' using block ROMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_invert_tag8j_rom' using block ROMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 1.37 sec.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'attention_mult_V_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 3.53 sec.
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'tanh_tanh_table9_rom' using auto ROMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'td_dense_acc_V_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'td_dense_dense_inlbW_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_1_V_c1_U(fifo_w128_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_1_V_c_U(fifo_w128_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_32_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_40_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_48_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_56_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_33_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_41_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_49_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_57_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_34_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_42_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_50_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_58_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_35_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_43_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_51_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_59_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_36_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_44_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_52_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_60_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_37_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_45_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_53_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_61_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_30_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_38_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_46_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_54_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_62_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_31_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_39_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_47_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_55_V_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_63_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_56_V_c44_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_57_V_c44_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_58_V_c44_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_59_V_c44_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_60_V_c44_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_61_V_c44_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_62_V_c44_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_63_V_c44_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_0_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_1_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_2_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_3_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_4_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_5_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_6_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_7_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_8_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_9_chann_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_10_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_11_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_12_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_13_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_14_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_15_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_16_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_17_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_18_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_19_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_20_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_21_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_22_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_23_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_24_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_25_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_26_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_27_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_28_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_29_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_30_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_31_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_32_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_33_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_34_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_35_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_36_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_37_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_38_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_39_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_40_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_41_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_42_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_43_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_44_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_45_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_46_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_47_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_48_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_49_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_50_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_51_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_52_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_53_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_54_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_55_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_56_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_57_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_58_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_59_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_60_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_61_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_62_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_63_chan_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_7_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_6_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_5_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_0_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_8_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_16_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_24_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_32_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_40_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_48_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_56_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_9_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_17_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_25_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_33_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_41_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_49_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_57_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_10_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_18_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_26_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_34_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_42_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_50_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_58_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_11_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_19_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_27_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_35_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_43_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_51_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_59_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_12_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_20_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_28_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_36_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_44_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_52_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_60_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_13_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_21_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_29_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_37_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_45_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_53_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_61_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_14_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_22_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_30_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_38_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_46_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_54_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_62_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_15_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_23_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_31_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_39_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_47_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_55_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_63_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_0_V_c445_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_V_c445_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_V_c445_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_V_c445_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_V_c445_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_5_V_c446_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_6_V_c446_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_7_V_c446_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_8_V_c446_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_9_V_c446_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_10_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_11_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_12_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_13_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_14_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_15_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_16_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_17_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_18_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_19_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_20_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_21_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_22_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_23_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_24_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_25_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_26_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_27_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_28_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_29_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_30_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_31_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_32_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_33_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_34_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_35_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_36_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_37_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_38_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_39_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_40_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_41_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_42_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_43_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_44_V_c44_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_45_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_46_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_47_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_48_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_49_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_50_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_51_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_52_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_53_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_54_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_55_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_56_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_57_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_58_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_59_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_60_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_61_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_62_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_63_V_c45_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_5_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_6_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_7_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_8_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_9_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_10_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_11_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_12_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_13_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_14_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_15_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_16_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_17_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_18_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_19_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_20_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_21_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_22_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_23_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_24_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_25_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_26_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_27_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_28_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_29_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_30_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_31_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_32_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_33_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_34_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_35_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_36_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_37_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_38_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_39_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_40_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_41_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_42_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_43_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_44_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_45_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_46_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_47_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_48_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_49_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_50_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_51_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_52_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_53_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_54_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_55_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_56_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_57_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_58_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_59_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_60_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_61_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_62_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_63_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_5_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_6_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_7_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_8_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_9_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_10_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_11_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_12_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_13_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_14_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_15_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_16_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_17_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_18_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_19_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_20_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_21_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_22_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_23_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_24_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_25_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_26_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_27_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_28_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_29_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_30_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_31_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_32_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_33_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_34_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_35_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_36_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_37_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_38_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_39_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_40_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_41_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_42_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_43_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_44_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_45_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_46_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_47_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_48_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_49_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_50_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_51_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_52_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_53_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_54_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_55_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_56_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_57_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_58_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_59_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_60_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_61_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_62_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_63_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_64_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_65_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_66_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_67_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_68_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_69_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_70_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_71_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_72_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_73_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_74_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_75_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_76_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_77_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_78_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_79_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_80_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_81_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_82_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_83_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_84_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_85_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_86_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_87_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_88_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_89_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_90_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_91_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_92_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_93_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_94_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_95_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_96_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_97_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_98_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_99_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_100_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_101_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_102_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_103_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_104_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_105_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_106_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_107_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_108_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_109_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_110_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_111_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_112_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_113_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_114_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_115_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_116_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_117_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_118_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_119_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_120_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_121_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_122_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_123_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_124_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_125_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_126_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_127_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myprojemb6_U(start_for_myprojemb6)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_TIncg_U(start_for_Loop_TIncg)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeat_ocq_U(start_for_repeat_ocq)' using Shift Registers.
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_attentipcA_U(start_for_attentipcA)' using Shift Registers.
Command         ap_source done; 18.61 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.24 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.compgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=691 #gSsdmPorts=24
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry3.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject_entry343.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Block_preheader138_s.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_1.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0_1.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid_1.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_3.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_2.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02_1.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/repeat_vector.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_0_0.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/sigmoid.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh_1.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/hard_tanh.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/lstm_tail_02.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/Loop_TIMESTEP_proc34_1.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/attention.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/concatenate2d_1.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/dense_simple_0_0_2.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/tanh.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/td_dense.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:12 ; elapsed = 00:06:22 . Memory (MB): peak = 2864.547 ; gain = 2342.457 ; free physical = 153351 ; free virtual = 552026
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 240.27 sec.
Command     csynth_design done; 366.19 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_test.cpp 
Execute       is_encrypted /mnt/ccnas2/bdp/umm20/attention-hls/template-test/firmware/myproject.cpp 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_test.cpp /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.69 sec.
Execute       tidy_31 xilinx-tb31-process /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.61 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /mnt/ccnas2/bdp/umm20/attention-hls/template-test/firmware/myproject.cpp /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.98 sec.
Execute       tidy_31 xilinx-tb31-process /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.04 sec.
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 1.13 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/umm20/attention-hls/template-test/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 82.29 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 116.25 sec.
Execute     cleanup_all 
Command     cleanup_all done; 1.52 sec.
