0.6
2017.4
Dec 15 2017
21:07:18
D:/Vivado_projects/c3_tristate_buffer/c3_tristate_buffer.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/Vivado_projects/c3_tristate_buffer/c3_tristate_buffer.srcs/sources_1/new/testbench.sv,1764511863,systemVerilog,,,,testbench,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/Vivado_projects/c3_tristate_buffer/c3_tristate_buffer.srcs/sources_1/new/tristate_buffer.sv,1764511463,systemVerilog,,D:/Vivado_projects/c3_tristate_buffer/c3_tristate_buffer.srcs/sources_1/new/testbench.sv,,tristate_buffer,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
