{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668090008649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668090008649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 19:50:08 2022 " "Processing started: Thu Nov 10 19:50:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668090008649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668090008649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAC -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAC -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668090008649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668090010774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668090010774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_and_add.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiply_and_add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac-arch " "Found design unit 1: mac-arch" {  } { { "Multiply_and_add.vhdl" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Multiply_and_add.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "Multiply_and_add.vhdl" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Multiply_and_add.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668090023908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "treelevel.vhd 10 5 " "Found 10 design units, including 5 entities, in source file treelevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Level_1-simple " "Found design unit 1: Level_1-simple" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Level_2-simple " "Found design unit 2: Level_2-simple" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Level_3-simple " "Found design unit 3: Level_3-simple" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Level_4-simple " "Found design unit 4: Level_4-simple" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Level_5-simple " "Found design unit 5: Level_5-simple" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Level_1 " "Found entity 1: Level_1" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""} { "Info" "ISGN_ENTITY_NAME" "2 Level_2 " "Found entity 2: Level_2" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""} { "Info" "ISGN_ENTITY_NAME" "3 Level_3 " "Found entity 3: Level_3" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""} { "Info" "ISGN_ENTITY_NAME" "4 Level_4 " "Found entity 4: Level_4" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""} { "Info" "ISGN_ENTITY_NAME" "5 Level_5 " "Found entity 5: Level_5" {  } { { "Treelevel.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668090023958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brentkunkadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brentkunkadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brent_kung_adder-simple " "Found design unit 1: brent_kung_adder-simple" {  } { { "BRENTKUNKADDER.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/BRENTKUNKADDER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023977 ""} { "Info" "ISGN_ENTITY_NAME" "1 brent_kung_adder " "Found entity 1: brent_kung_adder" {  } { { "BRENTKUNKADDER.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/BRENTKUNKADDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668090023977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicgate.vhd 8 4 " "Found 8 design units, including 4 entities, in source file logicgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a_and_b-trivial " "Found design unit 1: a_and_b-trivial" {  } { { "logicgate.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/logicgate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xor2-trivial " "Found design unit 2: xor2-trivial" {  } { { "logicgate.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/logicgate.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 a_and_bc-trivial " "Found design unit 3: a_and_bc-trivial" {  } { { "logicgate.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/logicgate.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Cin_map_G-trivial " "Found design unit 4: Cin_map_G-trivial" {  } { { "logicgate.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/logicgate.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023998 ""} { "Info" "ISGN_ENTITY_NAME" "1 a_and_b " "Found entity 1: a_and_b" {  } { { "logicgate.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/logicgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023998 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor2 " "Found entity 2: xor2" {  } { { "logicgate.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/logicgate.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023998 ""} { "Info" "ISGN_ENTITY_NAME" "3 a_and_bc " "Found entity 3: a_and_bc" {  } { { "logicgate.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/logicgate.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023998 ""} { "Info" "ISGN_ENTITY_NAME" "4 Cin_map_G " "Found entity 4: Cin_map_G" {  } { { "logicgate.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/logicgate.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090023998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668090023998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/DUT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090024018 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/DUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090024018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668090024018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "higherlogic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file higherlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-struct " "Found design unit 1: half_adder-struct" {  } { { "higherlogic.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/higherlogic.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090024027 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-struct " "Found design unit 2: full_adder-struct" {  } { { "higherlogic.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/higherlogic.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090024027 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "higherlogic.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/higherlogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090024027 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "higherlogic.vhd" "" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/higherlogic.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090024027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668090024027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1668090024103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mac:adder_instance " "Elaborating entity \"mac\" for hierarchy \"mac:adder_instance\"" {  } { { "DUT.vhd" "adder_instance" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/DUT.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_and_b mac:adder_instance\|a_and_b:\\AND_generate_ii:0:AND_generate_jj:0:and_insta " "Elaborating entity \"a_and_b\" for hierarchy \"mac:adder_instance\|a_and_b:\\AND_generate_ii:0:AND_generate_jj:0:and_insta\"" {  } { { "Multiply_and_add.vhdl" "\\AND_generate_ii:0:AND_generate_jj:0:and_insta" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Multiply_and_add.vhdl" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder mac:adder_instance\|half_adder:Nine_HA5 " "Elaborating entity \"half_adder\" for hierarchy \"mac:adder_instance\|half_adder:Nine_HA5\"" {  } { { "Multiply_and_add.vhdl" "Nine_HA5" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Multiply_and_add.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 mac:adder_instance\|half_adder:Nine_HA5\|xor2:sum0 " "Elaborating entity \"xor2\" for hierarchy \"mac:adder_instance\|half_adder:Nine_HA5\|xor2:sum0\"" {  } { { "higherlogic.vhd" "sum0" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/higherlogic.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder mac:adder_instance\|full_adder:Nine_FA6 " "Elaborating entity \"full_adder\" for hierarchy \"mac:adder_instance\|full_adder:Nine_FA6\"" {  } { { "Multiply_and_add.vhdl" "Nine_FA6" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Multiply_and_add.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cin_map_G mac:adder_instance\|full_adder:Nine_FA6\|Cin_map_G:sum_1 " "Elaborating entity \"Cin_map_G\" for hierarchy \"mac:adder_instance\|full_adder:Nine_FA6\|Cin_map_G:sum_1\"" {  } { { "higherlogic.vhd" "sum_1" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/higherlogic.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brent_kung_adder mac:adder_instance\|brent_kung_adder:final_instance " "Elaborating entity \"brent_kung_adder\" for hierarchy \"mac:adder_instance\|brent_kung_adder:final_instance\"" {  } { { "Multiply_and_add.vhdl" "final_instance" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Multiply_and_add.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level_1 mac:adder_instance\|brent_kung_adder:final_instance\|Level_1:lev1 " "Elaborating entity \"Level_1\" for hierarchy \"mac:adder_instance\|brent_kung_adder:final_instance\|Level_1:lev1\"" {  } { { "BRENTKUNKADDER.vhd" "lev1" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/BRENTKUNKADDER.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level_2 mac:adder_instance\|brent_kung_adder:final_instance\|Level_2:lev2 " "Elaborating entity \"Level_2\" for hierarchy \"mac:adder_instance\|brent_kung_adder:final_instance\|Level_2:lev2\"" {  } { { "BRENTKUNKADDER.vhd" "lev2" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/BRENTKUNKADDER.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_and_bc mac:adder_instance\|brent_kung_adder:final_instance\|Level_2:lev2\|a_and_bc:g1_0_2 " "Elaborating entity \"a_and_bc\" for hierarchy \"mac:adder_instance\|brent_kung_adder:final_instance\|Level_2:lev2\|a_and_bc:g1_0_2\"" {  } { { "Treelevel.vhd" "g1_0_2" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/Treelevel.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level_3 mac:adder_instance\|brent_kung_adder:final_instance\|Level_3:lev3 " "Elaborating entity \"Level_3\" for hierarchy \"mac:adder_instance\|brent_kung_adder:final_instance\|Level_3:lev3\"" {  } { { "BRENTKUNKADDER.vhd" "lev3" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/BRENTKUNKADDER.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level_4 mac:adder_instance\|brent_kung_adder:final_instance\|Level_4:lev4 " "Elaborating entity \"Level_4\" for hierarchy \"mac:adder_instance\|brent_kung_adder:final_instance\|Level_4:lev4\"" {  } { { "BRENTKUNKADDER.vhd" "lev4" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/BRENTKUNKADDER.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level_5 mac:adder_instance\|brent_kung_adder:final_instance\|Level_5:lev5 " "Elaborating entity \"Level_5\" for hierarchy \"mac:adder_instance\|brent_kung_adder:final_instance\|Level_5:lev5\"" {  } { { "BRENTKUNKADDER.vhd" "lev5" { Text "E:/Courses/EE671_VLSI/Assignment5/VHDLfiles/BRENTKUNKADDER.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090024459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668090024826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 19:50:24 2022 " "Processing ended: Thu Nov 10 19:50:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668090024826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668090024826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668090024826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668090024826 ""}
