{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 16:04:37 2013 " "Info: Processing started: Sun Jun  9 16:04:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp1 -c tp1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tp1 -c tp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "LCD.v" "" { Text "/home/junior/Desktop/maoi/teste/LCD.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "/home/junior/Desktop/maoi/teste/Memoria.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxPc2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxPc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxPc2 " "Info: Found entity 1: muxPc2" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxA.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxA " "Info: Found entity 1: muxA" {  } { { "muxA.v" "" { Text "/home/junior/Desktop/maoi/teste/muxA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxReg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxReg " "Info: Found entity 1: muxReg" {  } { { "muxReg.v" "" { Text "/home/junior/Desktop/maoi/teste/muxReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_PC " "Info: Found entity 1: mux_PC" {  } { { "mux_PC.v" "" { Text "/home/junior/Desktop/maoi/teste/mux_PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Banco.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco " "Info: Found entity 1: Banco" {  } { { "Banco.v" "" { Text "/home/junior/Desktop/maoi/teste/Banco.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxData.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxData.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxData " "Info: Found entity 1: muxData" {  } { { "muxData.v" "" { Text "/home/junior/Desktop/maoi/teste/muxData.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Info: Found entity 1: Display" {  } { { "Display.v" "" { Text "/home/junior/Desktop/maoi/teste/Display.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controle.v(55) " "Warning (10268): Verilog HDL information at Controle.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxB.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Info: Found entity 1: muxB" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc tp1.v(26) " "Info (10281): Verilog HDL Declaration information at tp1.v(26): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tp1 " "Info: Found entity 1: tp1" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AluControl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file AluControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Info: Found entity 1: AluControl" {  } { { "AluControl.v" "" { Text "/home/junior/Desktop/maoi/teste/AluControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_r0 tp1.v(236) " "Warning (10236): Verilog HDL Implicit Net warning at tp1.v(236): created implicit net for \"wire_r0\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_r1 tp1.v(236) " "Warning (10236): Verilog HDL Implicit Net warning at tp1.v(236): created implicit net for \"wire_r1\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_r2 tp1.v(236) " "Warning (10236): Verilog HDL Implicit Net warning at tp1.v(236): created implicit net for \"wire_r2\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp1 " "Info: Elaborating entity \"tp1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start tp1.v(27) " "Warning (10036): Verilog HDL or VHDL warning at tp1.v(27): object \"start\" assigned a value but never read" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EscrevePCCond tp1.v(39) " "Warning (10036): Verilog HDL or VHDL warning at tp1.v(39): object \"EscrevePCCond\" assigned a value but never read" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clockreg tp1.v(84) " "Warning (10036): Verilog HDL or VHDL warning at tp1.v(84): object \"clockreg\" assigned a value but never read" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscreveReg tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"EscreveReg\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OrigAALU tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"OrigAALU\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OrigBALU tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"OrigBALU\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OpALU tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"OpALU\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LeMem tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"LeMem\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscreveMem tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"EscreveMem\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemparaReg tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"MemparaReg\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IouD tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"IouD\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscreveIR tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"EscreveIR\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EscrevePC tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"EscrevePC\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OrigPC tp1.v(125) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(125): inferring latch(es) for variable \"OrigPC\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EscreveIR tp1.v(202) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(202): variable \"EscreveIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state tp1.v(205) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(205): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 tp1.v(209) " "Warning (10230): Verilog HDL assignment warning at tp1.v(209): truncated value with size 16 to match size of target (6)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state tp1.v(211) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(211): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC tp1.v(216) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(216): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 tp1.v(216) " "Warning (10230): Verilog HDL assignment warning at tp1.v(216): truncated value with size 7 to match size of target (6)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC tp1.v(217) " "Warning (10235): Verilog HDL Always Construct warning at tp1.v(217): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regADDRA tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"regADDRA\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regADDRB tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"regADDRB\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regADDRC tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"regADDRC\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"endereco\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immediate tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bnch tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"bnch\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regjump tp1.v(200) " "Warning (10240): Verilog HDL Always Construct warning at tp1.v(200): inferring latch(es) for variable \"regjump\", which holds its previous value in one or more paths through the always construct" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 tp1.v(272) " "Warning (10230): Verilog HDL assignment warning at tp1.v(272): truncated value with size 16 to match size of target (1)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 tp1.v(273) " "Warning (10230): Verilog HDL assignment warning at tp1.v(273): truncated value with size 16 to match size of target (1)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 tp1.v(274) " "Warning (10230): Verilog HDL assignment warning at tp1.v(274): truncated value with size 16 to match size of target (1)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[4\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[4\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[5\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[5\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[6\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[6\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[7\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[7\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[8\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[8\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[9\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[9\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[10\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[10\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[11\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[11\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[12\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[12\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[13\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[13\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[14\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[14\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regjump\[15\] tp1.v(211) " "Info (10041): Inferred latch for \"regjump\[15\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[4\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[4\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bnch\[5\] tp1.v(211) " "Info (10041): Inferred latch for \"bnch\[5\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[4\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[5\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[6\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[7\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[8\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[9\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[10\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[11\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[12\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[13\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[14\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] tp1.v(211) " "Info (10041): Inferred latch for \"immediate\[15\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[4\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[4\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco\[5\] tp1.v(211) " "Info (10041): Inferred latch for \"endereco\[5\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRC\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRC\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRC\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRC\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRC\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRC\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRC\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRC\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRB\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRB\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRB\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRB\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRB\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRB\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRB\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRB\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRA\[0\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRA\[0\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRA\[1\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRA\[1\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRA\[2\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRA\[2\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regADDRA\[3\] tp1.v(211) " "Info (10041): Inferred latch for \"regADDRA\[3\]\" at tp1.v(211)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[3\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[12\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[13\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[14\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] tp1.v(202) " "Info (10041): Inferred latch for \"IR\[15\]\" at tp1.v(202)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigPC\[0\] tp1.v(125) " "Info (10041): Inferred latch for \"OrigPC\[0\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigPC\[1\] tp1.v(125) " "Info (10041): Inferred latch for \"OrigPC\[1\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscrevePC tp1.v(125) " "Info (10041): Inferred latch for \"EscrevePC\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscreveIR tp1.v(125) " "Info (10041): Inferred latch for \"EscreveIR\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IouD tp1.v(125) " "Info (10041): Inferred latch for \"IouD\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemparaReg tp1.v(125) " "Info (10041): Inferred latch for \"MemparaReg\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscreveMem tp1.v(125) " "Info (10041): Inferred latch for \"EscreveMem\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LeMem tp1.v(125) " "Info (10041): Inferred latch for \"LeMem\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpALU\[0\] tp1.v(125) " "Info (10041): Inferred latch for \"OpALU\[0\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpALU\[1\] tp1.v(125) " "Info (10041): Inferred latch for \"OpALU\[1\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigBALU\[0\] tp1.v(125) " "Info (10041): Inferred latch for \"OrigBALU\[0\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigBALU\[1\] tp1.v(125) " "Info (10041): Inferred latch for \"OrigBALU\[1\]\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OrigAALU tp1.v(125) " "Info (10041): Inferred latch for \"OrigAALU\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EscreveReg tp1.v(125) " "Info (10041): Inferred latch for \"EscreveReg\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst tp1.v(125) " "Info (10041): Inferred latch for \"RegDst\" at tp1.v(125)" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:ctl " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:ctl\"" {  } { { "tp1.v" "ctl" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_PC mux_PC:mxPC " "Info: Elaborating entity \"mux_PC\" for hierarchy \"mux_PC:mxPC\"" {  } { { "tp1.v" "mxPC" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:mem " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:mem\"" {  } { { "tp1.v" "mem" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:digit_0 " "Info: Elaborating entity \"Display\" for hierarchy \"Display:digit_0\"" {  } { { "tp1.v" "digit_0" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxReg muxReg:mxRG " "Info: Elaborating entity \"muxReg\" for hierarchy \"muxReg:mxRG\"" {  } { { "tp1.v" "mxRG" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxData muxData:mxDT " "Info: Elaborating entity \"muxData\" for hierarchy \"muxData:mxDT\"" {  } { { "tp1.v" "mxDT" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemToReg muxData.v(14) " "Warning (10235): Verilog HDL Always Construct warning at muxData.v(14): variable \"MemToReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxData.v" "" { Text "/home/junior/Desktop/maoi/teste/muxData.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco Banco:bnc " "Info: Elaborating entity \"Banco\" for hierarchy \"Banco:bnc\"" {  } { { "tp1.v" "bnc" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r0 Banco.v(21) " "Warning (10034): Output port \"r0\" at Banco.v(21) has no driver" {  } { { "Banco.v" "" { Text "/home/junior/Desktop/maoi/teste/Banco.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r1 Banco.v(22) " "Warning (10034): Output port \"r1\" at Banco.v(22) has no driver" {  } { { "Banco.v" "" { Text "/home/junior/Desktop/maoi/teste/Banco.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r2 Banco.v(23) " "Warning (10034): Output port \"r2\" at Banco.v(23) has no driver" {  } { { "Banco.v" "" { Text "/home/junior/Desktop/maoi/teste/Banco.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxA muxA:mxA " "Info: Elaborating entity \"muxA\" for hierarchy \"muxA:mxA\"" {  } { { "tp1.v" "mxA" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxB muxB:mxB " "Info: Elaborating entity \"muxB\" for hierarchy \"muxB:mxB\"" {  } { { "tp1.v" "mxB" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 muxB.v(13) " "Warning (10230): Verilog HDL assignment warning at muxB.v(13): truncated value with size 16 to match size of target (4)" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode muxB.v(20) " "Warning (10235): Verilog HDL Always Construct warning at muxB.v(20): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extendImmediate muxB.v(20) " "Warning (10235): Verilog HDL Always Construct warning at muxB.v(20): variable \"extendImmediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extendImmediate muxB.v(24) " "Warning (10235): Verilog HDL Always Construct warning at muxB.v(24): variable \"extendImmediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extendImmediate muxB.v(25) " "Warning (10235): Verilog HDL Always Construct warning at muxB.v(25): variable \"extendImmediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxB.v" "" { Text "/home/junior/Desktop/maoi/teste/muxB.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:alc " "Info: Elaborating entity \"AluControl\" for hierarchy \"AluControl:alc\"" {  } { { "tp1.v" "alc" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "tp1.v" "alu" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(42) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(42): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(43) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(43) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(43): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(45) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(45): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(45) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(45): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(48) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(48): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(48) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(48): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(56) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(56): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(57) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(57): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(57) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(57): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(59) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(59): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(59) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(59): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegOverflowDetected ALU.v(60) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(60): variable \"RegOverflowDetected\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegOverflowDetected ALU.v(61) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(61): variable \"RegOverflowDetected\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(63) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(63): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(63) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(63): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(66) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(66): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(66) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(66): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(74) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(74): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(76) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(76): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(76) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(76): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(80) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(80): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(81) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(81): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(81) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(81): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(86) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(86): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(87) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(87): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(92) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(92): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(94) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(94): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(94) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(94): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ALU.v(98) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(98): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU.v(100) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(100): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU.v(100) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(100): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegALUout ALU.v(40) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(40): inferring latch(es) for variable \"RegALUout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regZero ALU.v(40) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(40): inferring latch(es) for variable \"regZero\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegOverflowDetected ALU.v(40) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(40): inferring latch(es) for variable \"RegOverflowDetected\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOverflowDetected ALU.v(56) " "Info (10041): Inferred latch for \"RegOverflowDetected\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regZero ALU.v(56) " "Info (10041): Inferred latch for \"regZero\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[0\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[0\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[1\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[1\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[2\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[2\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[3\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[3\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[4\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[4\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[5\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[5\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[6\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[6\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[7\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[7\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[8\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[8\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[9\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[9\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[10\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[10\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[11\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[11\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[12\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[12\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[13\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[13\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[14\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[14\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegALUout\[15\] ALU.v(56) " "Info (10041): Inferred latch for \"RegALUout\[15\]\" at ALU.v(56)" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPc2 muxPc2:mxPC2 " "Info: Elaborating entity \"muxPc2\" for hierarchy \"muxPc2:mxPC2\"" {  } { { "tp1.v" "mxPC2" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 258 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOut muxPc2.v(17) " "Warning (10235): Verilog HDL Always Construct warning at muxPc2.v(17): variable \"ALUOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "muxPc2.v(16) " "Warning (10270): Verilog HDL Case Statement warning at muxPc2.v(16): incomplete case statement has no default case item" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr muxPc2.v(15) " "Warning (10240): Verilog HDL Always Construct warning at muxPc2.v(15): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[0\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[1\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[2\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[3\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[4\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] muxPc2.v(15) " "Info (10041): Inferred latch for \"addr\[5\]\" at muxPc2.v(15)" {  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:display_LCD " "Info: Elaborating entity \"LCD\" for hierarchy \"LCD:display_LCD\"" {  } { { "tp1.v" "display_LCD" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 276 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mudou_estado LCD.v(33) " "Warning (10036): Verilog HDL or VHDL warning at LCD.v(33): object \"mudou_estado\" assigned a value but never read" {  } { { "LCD.v" "" { Text "/home/junior/Desktop/maoi/teste/LCD.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memoria:mem\|memory " "Info: RAM logic \"Memoria:mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memory" { Text "/home/junior/Desktop/maoi/teste/Memoria.v" 31 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memoria:mem\|memory_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Memoria:mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Info: Parameter WIDTHAD_A set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Info: Parameter NUMWORDS_A set to 50" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Info: Parameter WIDTHAD_B set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 50 " "Info: Parameter NUMWORDS_B set to 50" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tp1.ram0_Memoria_e03d9be0.hdl.mif " "Info: Parameter INIT_FILE set to db/tp1.ram0_Memoria_e03d9be0.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:mem\|altsyncram:memory_rtl_0 " "Info: Elaborated megafunction instantiation \"Memoria:mem\|altsyncram:memory_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:mem\|altsyncram:memory_rtl_0 " "Info: Instantiated megafunction \"Memoria:mem\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Info: Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 50 " "Info: Parameter \"NUMWORDS_B\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tp1.ram0_Memoria_e03d9be0.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/tp1.ram0_Memoria_e03d9be0.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1h1 " "Info: Found entity 1: altsyncram_o1h1" {  } { { "db/altsyncram_o1h1.tdf" "" { Text "/home/junior/Desktop/maoi/teste/db/altsyncram_o1h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/junior/Desktop/maoi/teste/db/tp1.ram0_Memoria_e03d9be0.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/junior/Desktop/maoi/teste/db/tp1.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/junior/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/junior/Desktop/maoi/teste/db/tp1.ram0_Memoria_e03d9be0.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/junior/Desktop/maoi/teste/db/tp1.ram0_Memoria_e03d9be0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/junior/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regjump\[4\] immediate\[0\] " "Info: Duplicate LATCH primitive \"regjump\[4\]\" merged with LATCH primitive \"immediate\[0\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regjump\[5\] immediate\[1\] " "Info: Duplicate LATCH primitive \"regjump\[5\]\" merged with LATCH primitive \"immediate\[1\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemparaReg " "Warning: Latch MemparaReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[9\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 35 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EscreveReg " "Warning: Latch EscreveReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[1\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegDst " "Warning: Latch RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[0\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[0\] " "Warning: Latch muxPc2:mxPC2\|addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EscrevePC " "Warning: Latch EscrevePC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[12\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 38 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|regZero " "Warning: Latch ALU:alu\|regZero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu\|RegOverflowDetected " "Warning: Ports D and ENA on the latch are fed by the same signal ALU:alu\|RegOverflowDetected" {  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR AluControl:alc\|aux\[3\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal AluControl:alc\|aux\[3\]" {  } { { "AluControl.v" "" { Text "/home/junior/Desktop/maoi/teste/AluControl.v" 10 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "/home/junior/Desktop/maoi/teste/ALU.v" 56 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[1\] " "Warning: Latch muxPc2:mxPC2\|addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[2\] " "Warning: Latch muxPc2:mxPC2\|addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[3\] " "Warning: Latch muxPc2:mxPC2\|addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigBALU\[0\] " "Warning: Latch OrigBALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[3\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigBALU\[1\] " "Warning: Latch OrigBALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[4\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EscreveMem " "Warning: Latch EscreveMem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[8\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[8\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LeMem " "Warning: Latch LeMem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[7\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 33 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IouD " "Warning: Latch IouD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[10\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[10\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigPC\[0\] " "Warning: Latch OrigPC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[14\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigPC\[1\] " "Warning: Latch OrigPC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[15\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EscreveIR " "Warning: Latch EscreveIR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[11\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[11\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OrigAALU " "Warning: Latch OrigAALU has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[2\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OpALU\[0\] " "Warning: Latch OpALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[13\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OpALU\[1\] " "Warning: Latch OpALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:ctl\|signal\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:ctl\|signal\[6\]" {  } { { "Controle.v" "" { Text "/home/junior/Desktop/maoi/teste/Controle.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[4\] " "Warning: Latch muxPc2:mxPC2\|addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxPc2:mxPC2\|addr\[5\] " "Warning: Latch muxPc2:mxPC2\|addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OrigPC\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal OrigPC\[1\]" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 125 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "muxPc2.v" "" { Text "/home/junior/Desktop/maoi/teste/muxPc2.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[4\] GND " "Warning (13410): Pin \"LCD_DATA\[4\]\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[5\] GND " "Warning (13410): Pin \"LCD_DATA\[5\]\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[6\] GND " "Warning (13410): Pin \"LCD_DATA\[6\]\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[7\] GND " "Warning (13410): Pin \"LCD_DATA\[7\]\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Warning (13410): Pin \"LCD_ON\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[15\] " "Info: Register \"LCD:display_LCD\|conta_clock\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[16\] " "Info: Register \"LCD:display_LCD\|conta_clock\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[17\] " "Info: Register \"LCD:display_LCD\|conta_clock\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[18\] " "Info: Register \"LCD:display_LCD\|conta_clock\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[19\] " "Info: Register \"LCD:display_LCD\|conta_clock\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[20\] " "Info: Register \"LCD:display_LCD\|conta_clock\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[21\] " "Info: Register \"LCD:display_LCD\|conta_clock\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[22\] " "Info: Register \"LCD:display_LCD\|conta_clock\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[23\] " "Info: Register \"LCD:display_LCD\|conta_clock\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[24\] " "Info: Register \"LCD:display_LCD\|conta_clock\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[25\] " "Info: Register \"LCD:display_LCD\|conta_clock\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[26\] " "Info: Register \"LCD:display_LCD\|conta_clock\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[27\] " "Info: Register \"LCD:display_LCD\|conta_clock\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[28\] " "Info: Register \"LCD:display_LCD\|conta_clock\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[29\] " "Info: Register \"LCD:display_LCD\|conta_clock\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[30\] " "Info: Register \"LCD:display_LCD\|conta_clock\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[31\] " "Info: Register \"LCD:display_LCD\|conta_clock\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:display_LCD\|conta_clock\[32\] " "Info: Register \"LCD:display_LCD\|conta_clock\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/junior/Desktop/maoi/teste/tp1.map.smsg " "Info: Generated suppressed messages file /home/junior/Desktop/maoi/teste/tp1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[18\] " "Warning (15610): No output dependent on input pin \"SW\[18\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[19\] " "Warning (15610): No output dependent on input pin \"SW\[19\]\"" {  } { { "tp1.v" "" { Text "/home/junior/Desktop/maoi/teste/tp1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1681 " "Info: Implemented 1681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Info: Implemented 55 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1585 " "Info: Implemented 1585 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 16:04:50 2013 " "Info: Processing ended: Sun Jun  9 16:04:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
