
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project

# Written on Thu Oct 31 11:22:43 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                   Requested     Requested     Clock                                       Clock          Clock
Level     Clock                                                   Frequency     Period        Type                                        Group          Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       PLL|CLKOP_inferred_clock                                200.0 MHz     5.000         inferred                                    (multiple)     2560 
1 .         CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     200.0 MHz     5.000         derived (from PLL|CLKOP_inferred_clock)     (multiple)     123  
==============================================================================================================================================================


Clock Load Summary
******************

                                                      Clock     Source                                Clock Pin                              Non-clock Pin     Non-clock Pin
Clock                                                 Load      Pin                                   Seq Example                            Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|CLKOP_inferred_clock                              2560      PLL_inst.PLLInst_0.CLKOP(EHXPLLL)     cic_gain[1:0].C                        -                 -            
CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     123       cic_sine_inst.data_clk.Q[0](dff)      AMDemodulator_inst.i_dataA[11:0].C     -                 -            
============================================================================================================================================================================
