INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:38:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.540ns period=7.080ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.540ns period=7.080ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.080ns  (clk rise@7.080ns - clk rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 2.364ns (34.677%)  route 4.453ns (65.323%))
  Logic Levels:           24  (CARRY4=12 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.563 - 7.080 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2803, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X38Y92         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[15]/Q
                         net (fo=1, routed)           0.575     1.315    mulf1/operator/sigProdExt_c2[15]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.119     1.434 r  mulf1/operator/level5_c1[6]_i_7__0/O
                         net (fo=1, routed)           0.259     1.693    mulf1/operator/level5_c1[6]_i_7__0_n_0
    SLICE_X40Y91         LUT5 (Prop_lut5_I2_O)        0.043     1.736 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.736    mulf1/operator/RoundingAdder/S[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.974 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.974    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.024 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.024    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.074 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     2.074    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.124 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.124    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.174 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.174    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.224 r  mulf1/operator/RoundingAdder/ltOp_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.224    mulf1/operator/RoundingAdder/ltOp_carry__3_i_6_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.274 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     2.274    mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.426 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_12__0/O[1]
                         net (fo=5, routed)           0.342     2.768    mulf1/operator/RoundingAdder/ip_result__0[29]
    SLICE_X41Y97         LUT4 (Prop_lut4_I3_O)        0.121     2.889 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0/O
                         net (fo=1, routed)           0.088     2.976    mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I4_O)        0.043     3.019 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_7__0/O
                         net (fo=34, routed)          0.419     3.438    mulf1/operator/RoundingAdder/level4_c1[9]_i_7__0_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.043     3.481 r  mulf1/operator/RoundingAdder/level5_c1[2]_i_2/O
                         net (fo=6, routed)           0.533     4.014    mulf1/operator/RoundingAdder/mulf1_result[0]
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.043     4.057 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_37/O
                         net (fo=1, routed)           0.180     4.237    mulf1/operator/RoundingAdder/ltOp_carry__2_i_37_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.043     4.280 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_26/O
                         net (fo=1, routed)           0.098     4.379    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.043     4.422 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_11__0/O
                         net (fo=9, routed)           0.317     4.738    load3/data_tehb/control/excExpFracY_c0[22]
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.043     4.781 r  load3/data_tehb/control/ltOp_carry__2_i_1__0/O
                         net (fo=1, routed)           0.174     4.955    addf1/operator/ltOp_carry__3_0[3]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.139 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.139    addf1/operator/ltOp_carry__2_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.266 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.304     5.571    load3/data_tehb/control/CO[0]
    SLICE_X41Y100        LUT4 (Prop_lut4_I3_O)        0.130     5.701 r  load3/data_tehb/control/i__carry_i_2__0/O
                         net (fo=1, routed)           0.177     5.878    addf1/operator/p_1_in[2]
    SLICE_X42Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     6.074 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     6.074    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.176 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.419     6.595    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I3_O)        0.119     6.714 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.260     6.974    mulf1/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.043     7.017 r  mulf1/operator/RoundingAdder/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.308     7.325    addf1/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X41Y101        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.080     7.080 r  
                                                      0.000     7.080 r  clk (IN)
                         net (fo=2803, unset)         0.483     7.563    addf1/operator/RightShifterComponent/clk
    SLICE_X41Y101        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[19]/C
                         clock pessimism              0.000     7.563    
                         clock uncertainty           -0.035     7.527    
    SLICE_X41Y101        FDRE (Setup_fdre_C_R)       -0.295     7.232    addf1/operator/RightShifterComponent/level4_c1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                 -0.093    




