

================================================================
== Vivado HLS Report for 'pool_op_ap_fixed_16_6_5_3_0_4_0_s'
================================================================
* Date:           Tue Apr 13 22:10:55 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.085 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.08>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %x_V_read)" [firmware/nnet_utils/nnet_pooling.h:63]   --->   Operation 4 'read' 'x_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y_V = trunc i64 %x_V_read_1 to i16" [firmware/nnet_utils/nnet_pooling.h:13]   --->   Operation 5 'trunc' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %x_V_read_1, i32 16, i32 31)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 6 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.67ns)   --->   "%icmp_ln1494 = icmp sgt i16 %tmp_i, %y_V" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 7 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %icmp_ln1494, i4 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 8 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = or i5 %tmp, 15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 9 'or' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.63ns)   --->   "%icmp_ln15 = icmp ugt i5 %tmp, %empty" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 10 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i5 %tmp to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 11 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i5 %empty to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 12 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%tmp_28 = call i64 @llvm.part.select.i64(i64 %x_V_read_1, i32 63, i32 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 13 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.34ns)   --->   "%sub_ln15 = sub i7 %zext_ln15_1, %zext_ln15_2" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 14 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%xor_ln15 = xor i7 %zext_ln15_1, 63" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 15 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.34ns)   --->   "%sub_ln15_1 = sub i7 %zext_ln15_2, %zext_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 16 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_2)   --->   "%select_ln15_1 = select i1 %icmp_ln15, i7 %sub_ln15, i7 %sub_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 17 'select' 'select_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%select_ln15_2 = select i1 %icmp_ln15, i64 %tmp_28, i64 %x_V_read_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 18 'select' 'select_ln15_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%select_ln15_3 = select i1 %icmp_ln15, i7 %xor_ln15, i7 %zext_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 19 'select' 'select_ln15_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.40ns) (out node of the LUT)   --->   "%sub_ln15_2 = sub i7 63, %select_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 20 'sub' 'sub_ln15_2' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15)   --->   "%zext_ln15_3 = zext i7 %select_ln15_3 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 21 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%zext_ln15_4 = zext i7 %sub_ln15_2 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 22 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln15 = lshr i64 %select_ln15_2, %zext_ln15_3" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 23 'lshr' 'lshr_ln15' <Predicate = true> <Delay = 1.09> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%lshr_ln15_1 = lshr i64 -1, %zext_ln15_4" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 24 'lshr' 'lshr_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%and_ln15 = and i64 %lshr_ln15, %lshr_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 25 'and' 'and_ln15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%trunc_ln15 = trunc i64 %and_ln15 to i16" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 26 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_1)   --->   "%tmp_7878_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %x_V_read_1, i32 32, i32 47)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 27 'partselect' 'tmp_7878_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln1494_1 = icmp sgt i16 %tmp_7878_i, %trunc_ln15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 28 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i1 %icmp_ln1494 to i2" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 29 'zext' 'zext_ln15' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln15 = select i1 %icmp_ln1494_1, i2 -2, i2 %zext_ln15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 30 'select' 'select_ln15' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln15, i4 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_69 = or i6 %tmp_1, 15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 32 'or' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln15_1 = icmp ugt i6 %tmp_1, %empty_69" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 33 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i6 %tmp_1 to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 34 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i6 %empty_69 to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 35 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%tmp_29 = call i64 @llvm.part.select.i64(i64 %x_V_read_1, i32 63, i32 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 36 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.43ns)   --->   "%sub_ln15_3 = sub i7 %zext_ln15_5, %zext_ln15_6" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 37 'sub' 'sub_ln15_3' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%xor_ln15_1 = xor i7 %zext_ln15_5, 63" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 38 'xor' 'xor_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.43ns)   --->   "%sub_ln15_4 = sub i7 %zext_ln15_6, %zext_ln15_5" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 39 'sub' 'sub_ln15_4' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_5)   --->   "%select_ln15_4 = select i1 %icmp_ln15_1, i7 %sub_ln15_3, i7 %sub_ln15_4" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 40 'select' 'select_ln15_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%select_ln15_5 = select i1 %icmp_ln15_1, i64 %tmp_29, i64 %x_V_read_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 41 'select' 'select_ln15_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%select_ln15_6 = select i1 %icmp_ln15_1, i7 %xor_ln15_1, i7 %zext_ln15_5" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 42 'select' 'select_ln15_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.40ns) (out node of the LUT)   --->   "%sub_ln15_5 = sub i7 63, %select_ln15_4" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 43 'sub' 'sub_ln15_5' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_2)   --->   "%zext_ln15_7 = zext i7 %select_ln15_6 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 44 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%zext_ln15_8 = zext i7 %sub_ln15_5 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 45 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln15_2 = lshr i64 %select_ln15_5, %zext_ln15_7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 46 'lshr' 'lshr_ln15_2' <Predicate = true> <Delay = 1.09> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%lshr_ln15_3 = lshr i64 -1, %zext_ln15_8" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 47 'lshr' 'lshr_ln15_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%and_ln15_1 = and i64 %lshr_ln15_2, %lshr_ln15_3" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 48 'and' 'and_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%trunc_ln15_1 = trunc i64 %and_ln15_1 to i16" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 49 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%tmp_7880_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %x_V_read_1, i32 48, i32 63)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 50 'partselect' 'tmp_7880_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln1494_2 = icmp sgt i16 %tmp_7880_i, %trunc_ln15_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 51 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.27ns)   --->   "%select_ln1494 = select i1 %icmp_ln1494_2, i2 -1, i2 %select_ln15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 52 'select' 'select_ln1494' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln1494, i4 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_70 = or i6 %tmp_2, 15" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 54 'or' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.61ns)   --->   "%icmp_ln15_2 = icmp ugt i6 %tmp_2, %empty_70" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 55 'icmp' 'icmp_ln15_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i6 %tmp_2 to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 56 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i6 %empty_70 to i7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 57 'zext' 'zext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%tmp_30 = call i64 @llvm.part.select.i64(i64 %x_V_read_1, i32 63, i32 0)" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 58 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.43ns)   --->   "%sub_ln15_6 = sub i7 %zext_ln15_9, %zext_ln15_10" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 59 'sub' 'sub_ln15_6' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%xor_ln15_2 = xor i7 %zext_ln15_9, 63" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 60 'xor' 'xor_ln15_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.43ns)   --->   "%sub_ln15_7 = sub i7 %zext_ln15_10, %zext_ln15_9" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 61 'sub' 'sub_ln15_7' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_8)   --->   "%select_ln15_7 = select i1 %icmp_ln15_2, i7 %sub_ln15_6, i7 %sub_ln15_7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 62 'select' 'select_ln15_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%select_ln15_8 = select i1 %icmp_ln15_2, i64 %tmp_30, i64 %x_V_read_1" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 63 'select' 'select_ln15_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%select_ln15_9 = select i1 %icmp_ln15_2, i7 %xor_ln15_2, i7 %zext_ln15_9" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 64 'select' 'select_ln15_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.40ns) (out node of the LUT)   --->   "%sub_ln15_8 = sub i7 63, %select_ln15_7" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 65 'sub' 'sub_ln15_8' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln15_4)   --->   "%zext_ln15_11 = zext i7 %select_ln15_9 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 66 'zext' 'zext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln15_2)   --->   "%zext_ln15_12 = zext i7 %sub_ln15_8 to i64" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 67 'zext' 'zext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln15_4 = lshr i64 %select_ln15_8, %zext_ln15_11" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 68 'lshr' 'lshr_ln15_4' <Predicate = true> <Delay = 1.09> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln15_2)   --->   "%lshr_ln15_5 = lshr i64 -1, %zext_ln15_12" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 69 'lshr' 'lshr_ln15_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.66ns) (out node of the LUT)   --->   "%and_ln15_2 = and i64 %lshr_ln15_4, %lshr_ln15_5" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 70 'and' 'and_ln15_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = trunc i64 %and_ln15_2 to i16" [firmware/nnet_utils/nnet_pooling.h:15]   --->   Operation 71 'trunc' 'trunc_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "ret i16 %trunc_ln15_2" [firmware/nnet_utils/nnet_pooling.h:66]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.09ns
The critical path consists of the following:
	wire read on port 'x_V_read' (firmware/nnet_utils/nnet_pooling.h:63) [2]  (0 ns)
	'icmp' operation ('icmp_ln1494', firmware/nnet_utils/nnet_pooling.h:15) [5]  (0.676 ns)
	'icmp' operation ('icmp_ln15', firmware/nnet_utils/nnet_pooling.h:15) [8]  (0.637 ns)
	'select' operation ('select_ln15_2', firmware/nnet_utils/nnet_pooling.h:15) [16]  (0 ns)
	'lshr' operation ('lshr_ln15', firmware/nnet_utils/nnet_pooling.h:15) [21]  (1.1 ns)
	'and' operation ('and_ln15', firmware/nnet_utils/nnet_pooling.h:15) [23]  (0 ns)
	'icmp' operation ('icmp_ln1494_1', firmware/nnet_utils/nnet_pooling.h:15) [26]  (0.676 ns)

 <State 2>: 2.95ns
The critical path consists of the following:
	'select' operation ('select_ln15', firmware/nnet_utils/nnet_pooling.h:15) [28]  (0.278 ns)
	'icmp' operation ('icmp_ln15_1', firmware/nnet_utils/nnet_pooling.h:15) [31]  (0.619 ns)
	'select' operation ('select_ln15_6', firmware/nnet_utils/nnet_pooling.h:15) [40]  (0 ns)
	'lshr' operation ('lshr_ln15_2', firmware/nnet_utils/nnet_pooling.h:15) [44]  (1.1 ns)
	'and' operation ('and_ln15_1', firmware/nnet_utils/nnet_pooling.h:15) [46]  (0 ns)
	'icmp' operation ('icmp_ln1494_2', firmware/nnet_utils/nnet_pooling.h:15) [49]  (0.676 ns)
	'select' operation ('select_ln1494', firmware/nnet_utils/nnet_pooling.h:15) [50]  (0.278 ns)

 <State 3>: 2.38ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln15_2', firmware/nnet_utils/nnet_pooling.h:15) [53]  (0.619 ns)
	'select' operation ('select_ln15_8', firmware/nnet_utils/nnet_pooling.h:15) [61]  (0 ns)
	'lshr' operation ('lshr_ln15_4', firmware/nnet_utils/nnet_pooling.h:15) [66]  (1.1 ns)
	'and' operation ('and_ln15_2', firmware/nnet_utils/nnet_pooling.h:15) [68]  (0.666 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
