--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml NewDataPath.twx NewDataPath.ncd -o NewDataPath.twr
NewDataPath.pcf

Design file:              NewDataPath.ncd
Physical constraint file: NewDataPath.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ALUOut<0>   |   17.876(R)|clock_BUFGP       |   0.000|
ALUOut<1>   |   16.864(R)|clock_BUFGP       |   0.000|
ALUOut<2>   |   16.665(R)|clock_BUFGP       |   0.000|
ALUOut<3>   |   17.178(R)|clock_BUFGP       |   0.000|
ALUOut<4>   |   17.043(R)|clock_BUFGP       |   0.000|
ALUOut<5>   |   16.944(R)|clock_BUFGP       |   0.000|
ALUOut<6>   |   16.973(R)|clock_BUFGP       |   0.000|
ALUOut<7>   |   16.678(R)|clock_BUFGP       |   0.000|
ALUOut<8>   |   17.406(R)|clock_BUFGP       |   0.000|
ALUOut<9>   |   16.848(R)|clock_BUFGP       |   0.000|
ALUOut<10>  |   17.367(R)|clock_BUFGP       |   0.000|
ALUOut<11>  |   17.234(R)|clock_BUFGP       |   0.000|
ALUOut<12>  |   17.184(R)|clock_BUFGP       |   0.000|
ALUOut<13>  |   17.079(R)|clock_BUFGP       |   0.000|
ALUOut<14>  |   17.045(R)|clock_BUFGP       |   0.000|
ALUOut<15>  |   16.973(R)|clock_BUFGP       |   0.000|
ALUOut<16>  |   17.929(R)|clock_BUFGP       |   0.000|
ALUOut<17>  |   17.288(R)|clock_BUFGP       |   0.000|
ALUOut<18>  |   16.937(R)|clock_BUFGP       |   0.000|
ALUOut<19>  |   17.082(R)|clock_BUFGP       |   0.000|
ALUOut<20>  |   17.951(R)|clock_BUFGP       |   0.000|
ALUOut<21>  |   17.007(R)|clock_BUFGP       |   0.000|
ALUOut<22>  |   17.518(R)|clock_BUFGP       |   0.000|
ALUOut<23>  |   18.275(R)|clock_BUFGP       |   0.000|
ALUOut<24>  |   18.289(R)|clock_BUFGP       |   0.000|
ALUOut<25>  |   18.248(R)|clock_BUFGP       |   0.000|
ALUOut<26>  |   17.219(R)|clock_BUFGP       |   0.000|
ALUOut<27>  |   17.518(R)|clock_BUFGP       |   0.000|
ALUOut<28>  |   17.069(R)|clock_BUFGP       |   0.000|
ALUOut<29>  |   17.883(R)|clock_BUFGP       |   0.000|
ALUOut<30>  |   17.344(R)|clock_BUFGP       |   0.000|
ALUOut<31>  |   17.356(R)|clock_BUFGP       |   0.000|
carryout    |   17.491(R)|clock_BUFGP       |   0.000|
overlfow    |   18.904(R)|clock_BUFGP       |   0.000|
pcout<0>    |    7.237(R)|clock_BUFGP       |   0.000|
pcout<1>    |    8.301(R)|clock_BUFGP       |   0.000|
pcout<2>    |    8.005(R)|clock_BUFGP       |   0.000|
pcout<3>    |    8.313(R)|clock_BUFGP       |   0.000|
pcout<4>    |    7.638(R)|clock_BUFGP       |   0.000|
zero        |   20.444(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.859|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Oct 10 21:55:52 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



