0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/72721/Desktop/test/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/72721/Desktop/test/project_4/project_4.srcs/sim_1/new/dds_tb.v,1609640964,verilog,,,,dds_tb,,,,,,,,
C:/Users/72721/Desktop/test/project_4/project_4.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd,1609640750,vhdl,,,,dds_compiler_0,,,,,,,,
