Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 18 05:19:58 2021
| Host         : DESKTOP-E4FJ2S8 running 64-bit major release  (build 9200)
| Command      : report_drc -file CPU_0_wrapper_drc_routed.rpt -pb CPU_0_wrapper_drc_routed.pb -rpx CPU_0_wrapper_drc_routed.rpx
| Design       : CPU_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 59
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| PDRC-153  | Warning  | Gated clock check          | 38         |
| REQP-1839 | Warning  | RAMB36 async control check | 20         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/done_reg_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/done_reg_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/done_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/multiplicand_en_reg_i_2_n_0 is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/multiplicand_en_reg_i_2/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/multiplicand_en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/E[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/SHAMT_reg[4]_i_2/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/SHAMT_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/MemWrite_reg_i_2_n_0 is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/MemWrite_reg_i_2/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/MemWrite_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/mul_reset_reg_i_2_n_0 is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/mul_reset_reg_i_2/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/mul_reset_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/z_ex_reg_i_2_n_0 is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/z_ex_reg_i_2/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/z_ex_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[11].reg/Q_reg_1[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[11].reg/in_temp_reg[30][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[11].reg/in_temp_reg[30][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[12].reg/Q_reg_2[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[12].reg/in_temp_reg[29][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[12].reg/in_temp_reg[29][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[12].reg/Q_reg_3[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[12].reg/in_temp_reg[28][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[12].reg/in_temp_reg[28][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/E[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[31][31]_i_2/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[31][31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_1[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[27][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[27][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_2[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[26][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[26][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_3[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[25][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[25][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_4[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[24][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/in_temp_reg[24][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_1[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[22][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[22][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_2[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[20][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[20][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_3[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[18][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[18][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_4[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[17][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[17][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_5[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[16][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[16][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_6[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[19][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[19][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_7[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[21][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/in_temp_reg[21][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_1[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[14][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[14][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_2[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[13][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[13][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_3[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[12][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[12][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_4[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[11][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[11][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_5[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[10][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[10][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_6[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[9][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[9][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_7[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[8][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/in_temp_reg[8][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/Q_reg_2[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/in_temp_reg[23][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/in_temp_reg[23][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_10[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[7][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[7][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_11[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[2][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[2][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_3[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[6][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[6][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_4[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[5][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[5][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_5[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[4][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[4][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_6[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[3][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[3][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_7[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[0][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[0][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_8[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[15][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[15][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_9[0] is a gated clock net sourced by a combinational pin CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[1][31]_i_1/O, cell CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/in_temp_reg[1][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[8].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[8].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[9].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[9].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[10].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[10].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[11].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[11].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[12].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[12].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[3].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[3].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[4].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[4].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[5].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[5].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[6].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[6].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/PC_reg/PC/reg[7].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9] (net: CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (CPU_0_i/LAB_CPU/CPU_0/U0/alu_reg/reg[7].reg/Q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


