{
    "version": "0.1",
    "confs": [
        "\n            W -t P -v 1 -m 1 -M 32\n            -d 'Ports width'\n            "
    ],
    "ports": [
        "\n            a_i -s a_i:W\n            -d 'Input port a'\n\n            b_i -s b_i:W\n            -d 'Input port b'\n\n            c_i -s c_i:W\n            -d 'Input port c'\n\n            d_i -s d_i:W\n            -d 'Input port d'\n\n            y_o -s y_o:W\n            -d 'Output port y'\n            "
    ],
    "wires": [
        "\n            and_ab_out -s aab:W\n            -d 'and ab output'\n\n            and_cd_out -s cad:W\n            -d 'and cd output'\n\n            or_out -s oab:1\n            -d 'or output'\n            "
    ],
    "blocks": [
        "\n            iob_and iob_and_ab -p W:W -c\n            a_i:a_i\n            b_i:b_i\n            y_o:and_ab_out\n            -d 'First and gate'\n\n            iob_and io_and_cd -p W:W -c \n            a_i:c_i \n            b_i:d_i \n            y_o:and_cd_out\n            -d 'Second and gate'\n\n            iob_or iob_or_abcd -p W:W -c\n            a_i:and_ab_out\n            b_i:and_cd_out\n            y_o:or_out\n            'Or gate'\n\n            iob_inv iob_inv_out -p W:W -c\n            a_i:or_out\n            y_o:y_o\n            -d 'Inverter'\n            ",
            {
                "core_name": "iob_sim",
                "instance_name": "iob_sim",
                "instantiate": false,
                "dest_dir": "hardware/simulation/src"
            }
    ]
}
