
---------- Begin Simulation Statistics ----------
final_tick                                12551367500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    279                       # Simulator instruction rate (inst/s)
host_mem_usage                                7750496                       # Number of bytes of host memory used
host_op_rate                                      287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26646.00                       # Real time elapsed on the host
host_tick_rate                                 248669                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7444675                       # Number of instructions simulated
sim_ops                                       7638414                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006626                       # Number of seconds simulated
sim_ticks                                  6626043125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.084041                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   43966                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56306                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                565                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4376                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             57493                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5882                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7224                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1342                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99388                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16194                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          963                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      641363                       # Number of instructions committed
system.cpu.committedOps                        686275                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.540418                       # CPI: cycles per instruction
system.cpu.discardedOps                         12406                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             478495                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             92132                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            43511                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          873528                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393636                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      520                       # number of quiesce instructions executed
system.cpu.numCycles                          1629330                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       520                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  518903     75.61%     75.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1300      0.19%     75.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                  99195     14.45%     90.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 66877      9.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   686275                       # Class of committed instruction
system.cpu.quiesceCycles                      8972339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          755802                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              232219                       # Transaction distribution
system.membus.trans_dist::ReadResp             232862                       # Transaction distribution
system.membus.trans_dist::WriteReq             140085                       # Transaction distribution
system.membus.trans_dist::WriteResp            140085                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          287                       # Transaction distribution
system.membus.trans_dist::CleanEvict              197                       # Transaction distribution
system.membus.trans_dist::ReadExReq               189                       # Transaction distribution
system.membus.trans_dist::ReadExResp              189                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            301                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           342                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       734234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       734234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 746756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        68126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23495344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23495344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23582734                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            373491                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000080                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008962                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  373461     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      30      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              373491                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1018302455                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10460625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              621796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2017625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8737845                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1440459795                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1509500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       284672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       284672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       481344                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       481344                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8270                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1532032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7854                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11566                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24391646                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2603416750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             39.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          1690785                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          748                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2088309467                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1336128000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9890669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7418002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     17308671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9890669                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7418002                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17308671                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9890669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17308671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7418002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34617342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7418002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17308671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       24726673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7418002                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2550542                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9968544                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7418002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     24726673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2550542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      34695216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       231693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       231693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       734234                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23495344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       452321                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       452321    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       452321                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1100734080                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1293883000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    837669163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29672007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19781338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    887122509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29672007                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      9916627                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39588635                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    867341171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     39588635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19781338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    926711143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25296896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14942208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24707072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4446208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       466944                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2908160                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     19781338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2522120621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1275896314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3817798273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1473709696                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2255072555                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3728782251                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     19781338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3995830317                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3530968869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7546580524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       243120                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       259504                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        60780                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        61292                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     36691581                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2472667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     39164249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     12363336                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      9890669                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     22254005                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     49054918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     12363336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     61418254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     38336002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      9890669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     48226671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      9890669                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     19781338                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     29672007                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     48226671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     19781338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      9890669                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     77898678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19264                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19264                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          301                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          330                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2907316                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       280107                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3187423                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2907316                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2907316                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2907316                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       280107                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3187423                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14811136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14860336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8685504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       231424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       132096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        25958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2235291217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2550542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4848746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2242716463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2772092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29672007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2472667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1275896314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1310813080                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2772092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29697965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2472667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3511187531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2550542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4848746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3553529543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    363377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001521317750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              416985                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144092                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      232195                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135711                       # Number of write requests accepted
system.mem_ctrls.readBursts                    232195                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135711                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8473                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7617668640                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1160240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13708928640                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32827.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59077.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       344                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   216441                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                232194                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135711                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    947                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.905037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.869250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.227865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          497      1.99%      1.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          555      2.23%      4.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          418      1.68%      5.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          356      1.43%      7.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          558      2.24%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          361      1.45%     11.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          350      1.40%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          359      1.44%     13.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21482     86.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24936                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     928.184000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    981.173319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            119     47.60%     47.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      1.60%     49.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     16.00%     65.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.40%     65.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           77     30.80%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.40%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.40%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      2.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     542.840000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    158.326765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    494.989155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            108     43.20%     43.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      0.80%     44.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.80%     44.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.40%     45.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.80%     46.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.80%     46.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.40%     47.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.80%     48.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.40%     48.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.80%     49.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.40%     49.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.40%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      3.20%     53.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          117     46.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14851072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8685440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14860336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8685504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2241.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1310.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2242.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1310.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6625910000                       # Total gap between requests
system.mem_ctrls.avgGap                      18009.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14801984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8454144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 25958.176962514110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2233910000.397107124329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2550541.806200514548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4810110.559007265605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2916974.676345771644                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29672007.303755663335                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2318125.570605911314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1275896314.061493635178                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       231424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          287                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       361340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13651988955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33725760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22852585                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7592264930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2591527610                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     45611750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 122253195505                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     90335.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58991.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    127267.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45523.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26453884.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    843596.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    178170.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    925487.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12306512.925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8589336.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        422055487.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          188627988                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     63438435.900002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     118063458.524999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     42837086.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       855918305.250003                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        129.174877                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2191583160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    358470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4077154340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1040                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           520                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10784454.567308                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    21854457.082755                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          520    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       124250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    437975750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             520                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6943451125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5607916375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       202918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           202918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       202918                       # number of overall hits
system.cpu.icache.overall_hits::total          202918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          301                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            301                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          301                       # number of overall misses
system.cpu.icache.overall_misses::total           301                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13066875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13066875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13066875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13066875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       203219                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       203219                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       203219                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       203219                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001481                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001481                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001481                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001481                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43411.544850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43411.544850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43411.544850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43411.544850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          301                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          301                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          301                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12591875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12591875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001481                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001481                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001481                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001481                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41833.471761                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41833.471761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41833.471761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41833.471761                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       202918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          202918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          301                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           301                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13066875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13066875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       203219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       203219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43411.544850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43411.544850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12591875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12591875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41833.471761                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41833.471761                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.240501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               83111                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                64                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1298.609375                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.240501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.812970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.812970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            406739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           406739                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161576                       # number of overall hits
system.cpu.dcache.overall_hits::total          161576                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          695                       # number of overall misses
system.cpu.dcache.overall_misses::total           695                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53795125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53795125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53795125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53795125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       162271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       162271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       162271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       162271                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004283                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004283                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77403.057554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77403.057554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77403.057554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77403.057554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          287                       # number of writebacks
system.cpu.dcache.writebacks::total               287                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          164                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          531                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          531                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5187                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5187                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40494875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40494875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40494875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40494875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11420250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11420250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003272                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003272                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003272                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003272                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76261.534840                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76261.534840                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76261.534840                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76261.534840                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.706189                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.706189                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    420                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       100126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          100126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26626250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26626250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       100468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       100468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003404                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003404                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77854.532164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77854.532164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          526                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          526                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26093750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26093750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11420250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11420250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76297.514620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76297.514620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.501901                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.501901                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27168875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27168875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76965.651558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76965.651558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4661                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4661                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14401125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14401125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76196.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76196.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           398.476289                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              157246                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            374.395238                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   398.476289                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.778274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.778274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            649615                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           649615                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12551367500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                12551453125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    279                       # Simulator instruction rate (inst/s)
host_mem_usage                                7750496                       # Number of bytes of host memory used
host_op_rate                                      287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26646.11                       # Real time elapsed on the host
host_tick_rate                                 248672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7444684                       # Number of instructions simulated
sim_ops                                       7638429                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006626                       # Number of seconds simulated
sim_ticks                                  6626128750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.080270                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   43967                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56310                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                566                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4378                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             57494                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5882                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7225                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1343                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99394                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16196                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          963                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      641372                       # Number of instructions committed
system.cpu.committedOps                        686290                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.540596                       # CPI: cycles per instruction
system.cpu.discardedOps                         12411                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             478509                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             92133                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            43513                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          873621                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393608                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      520                       # number of quiesce instructions executed
system.cpu.numCycles                          1629467                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       520                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  518911     75.61%     75.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1300      0.19%     75.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                  99201     14.45%     90.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 66877      9.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   686290                       # Class of committed instruction
system.cpu.quiesceCycles                      8972339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          755846                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1329                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              232219                       # Transaction distribution
system.membus.trans_dist::ReadResp             232863                       # Transaction distribution
system.membus.trans_dist::WriteReq             140085                       # Transaction distribution
system.membus.trans_dist::WriteResp            140085                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          287                       # Transaction distribution
system.membus.trans_dist::CleanEvict              198                       # Transaction distribution
system.membus.trans_dist::ReadExReq               189                       # Transaction distribution
system.membus.trans_dist::ReadExResp              189                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            301                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           343                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       734234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       734234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 746759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        68190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23495344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23495344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23582798                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            373492                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000080                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008962                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  373462     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      30      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              373492                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1018305455                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10460625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              621796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2017625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8743595                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1440459795                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1509500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       284672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       284672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       481344                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       481344                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8270                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1532032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7854                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11566                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24391646                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2603416750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             39.3                       # Network utilization (%)
system.acctest.local_bus.numRequests          1690785                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          748                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2088309467                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1336128000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9890541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7417906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     17308447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9890541                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7417906                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17308447                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9890541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17308447                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7417906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     34616895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7417906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17308447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       24726353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7417906                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2550509                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9968415                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7417906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     24726353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2550509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      34694768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       231693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       231693                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       734234                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23495344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       452321                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       452321    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       452321                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1100734080                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1293883000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    837658339                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29671624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19781083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    887111045                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29671624                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      9916499                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39588123                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    867329962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     39588123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19781083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    926699168                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8454144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25296896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14942208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24707072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4446208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       466944                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2908160                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     19781083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2522088029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1275879827                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3817748938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1473690652                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2255043414                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3728734067                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     19781083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3995778681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3530923241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7546483005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       243120                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       259504                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        60780                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        61292                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     36691107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2472635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     39163742                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     12363177                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      9890541                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     22253718                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     49054284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     12363177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     61417460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     38335506                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      9890541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     48226048                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      9890541                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     19781083                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     29671624                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     48226048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     19781083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      9890541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     77897671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19264                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19264                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          301                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          330                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2907278                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       280103                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3187381                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2907278                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2907278                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2907278                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       280103                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3187381                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14811136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14860400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8454144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8685504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       231424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       132096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        25958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2235262332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2550509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4858342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2242697140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2772056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29671624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2472635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1275879827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1310796142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2772056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     29697582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2472635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3511142158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2550509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4858342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3553493282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    363377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001521317750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              416987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144092                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      232196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135711                       # Number of write requests accepted
system.mem_ctrls.readBursts                    232196                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135711                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8473                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7617668640                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1160245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13708954890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32827.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59077.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       344                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   216442                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                232195                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135711                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    947                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.905037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.869250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.227865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          497      1.99%      1.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          555      2.23%      4.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          418      1.68%      5.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          356      1.43%      7.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          558      2.24%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          361      1.45%     11.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          350      1.40%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          359      1.44%     13.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21482     86.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24936                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     928.184000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    981.173319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            119     47.60%     47.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      1.60%     49.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     16.00%     65.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.40%     65.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           77     30.80%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.40%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.40%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            7      2.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     542.840000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    158.326765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    494.989155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            108     43.20%     43.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      0.80%     44.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      0.80%     44.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.40%     45.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.80%     46.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.80%     46.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.40%     47.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.80%     48.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.40%     48.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.80%     49.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.40%     49.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.40%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      3.20%     53.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          117     46.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14851136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8685440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14860400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8685504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2241.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1310.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2242.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1310.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6626116875                       # Total gap between requests
system.mem_ctrls.avgGap                      18010.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14801984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8454144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 25957.841522472681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2233881133.082420349121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2550508.847266211174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4819707.132916787639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2916936.982246232685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29671623.872385516763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2318095.615030118730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1275879826.512577295303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       231424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          287                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       132096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       361340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13651988955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     33725760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22878835                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7592264930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2591527610                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     45611750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 122253195505                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     90335.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58991.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    127267.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45484.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26453884.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    843596.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    178170.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    925487.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12306512.925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8589336.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        422057306.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          188627988                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     63438435.900002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     118065789.862499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     42837086.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       855922455.337503                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        129.173834                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2191583160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    358470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4077239965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1040                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           520                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10784454.567308                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    21854457.082755                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          520    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       124250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    437975750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             520                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6943536750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5607916375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       202929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           202929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       202929                       # number of overall hits
system.cpu.icache.overall_hits::total          202929                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          301                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            301                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          301                       # number of overall misses
system.cpu.icache.overall_misses::total           301                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13066875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13066875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13066875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13066875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       203230                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       203230                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       203230                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       203230                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001481                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001481                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001481                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001481                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43411.544850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43411.544850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43411.544850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43411.544850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          301                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          301                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          301                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12591875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12591875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001481                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001481                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001481                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001481                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41833.471761                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41833.471761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41833.471761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41833.471761                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       202929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          202929                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          301                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           301                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13066875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13066875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       203230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       203230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43411.544850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43411.544850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12591875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12591875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41833.471761                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41833.471761                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.240847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2317672                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4571.345168                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.240847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.812970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.812970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            406761                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           406761                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161581                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161581                       # number of overall hits
system.cpu.dcache.overall_hits::total          161581                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          696                       # number of overall misses
system.cpu.dcache.overall_misses::total           696                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53855125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53855125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53855125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53855125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       162277                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       162277                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       162277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       162277                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004289                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004289                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004289                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004289                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77378.053161                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77378.053161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77378.053161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77378.053161                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          287                       # number of writebacks
system.cpu.dcache.writebacks::total               287                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          164                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5187                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5187                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40553500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40553500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11420250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11420250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003278                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003278                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76228.383459                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76228.383459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76228.383459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76228.383459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2201.706189                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2201.706189                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    421                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       100131                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          100131                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26686250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26686250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       100474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       100474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77802.478134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77802.478134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          526                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          526                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26152375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26152375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11420250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11420250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76245.991254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76245.991254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.501901                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.501901                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27168875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27168875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76965.651558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76965.651558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4661                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4661                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14401125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14401125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76196.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76196.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           398.476644                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              312291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            368.702479                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   398.476644                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.778275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.778275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            649640                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           649640                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12551453125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
