
---------- Begin Simulation Statistics ----------
final_tick                               99275094675001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 879990                       # Simulator instruction rate (inst/s)
host_mem_usage                                1537992                       # Number of bytes of host memory used
host_op_rate                                  1068261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7560.20                       # Real time elapsed on the host
host_tick_rate                              125556227                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6652900196                       # Number of instructions simulated
sim_ops                                    8076266650                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.949230                       # Number of seconds simulated
sim_ticks                                949230131501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       200704                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           49                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           49                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            6                      
system.ruby.DMA_Controller.I.allocI_store |        3136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         3136                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        2118    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         2118                      
system.ruby.DMA_Controller.M.allocTBE    |        2116    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         2116                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        3136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         3136                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       31565    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        31565                      
system.ruby.DMA_Controller.S.SloadSEvent |          23    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           23                      
system.ruby.DMA_Controller.S.allocTBE    |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            6                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            6                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total            2                      
system.ruby.DMA_Controller.SloadSEvent   |          23    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           23                      
system.ruby.DMA_Controller.Stallmandatory_in |       31567    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        31567                      
system.ruby.DMA_Controller.allocI_load   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            6                      
system.ruby.DMA_Controller.allocI_store  |        3136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         3136                      
system.ruby.DMA_Controller.allocTBE      |        2122    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         2122                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        2118    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         2118                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            6                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        3136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         3136                      
system.ruby.Directory_Controller.I.allocTBE |     1247818     25.14%     25.14% |     1264520     25.48%     50.62% |     1248574     25.16%     75.77% |     1202607     24.23%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      4963519                      
system.ruby.Directory_Controller.I.deallocTBE |     1246945     25.14%     25.14% |     1263646     25.48%     50.62% |     1247696     25.16%     75.77% |     1201712     24.23%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      4959999                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |          63     16.03%     16.03% |          72     18.32%     34.35% |         126     32.06%     66.41% |         132     33.59%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total          393                      
system.ruby.Directory_Controller.M.allocTBE |      832981     25.06%     25.06% |      829381     24.95%     50.02% |      831682     25.02%     75.04% |      829650     24.96%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      3323694                      
system.ruby.Directory_Controller.M.deallocTBE |      833418     25.06%     25.06% |      829808     24.95%     50.02% |      832097     25.02%     75.04% |      830089     24.96%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      3325412                      
system.ruby.Directory_Controller.M_GetM.Progress |          50     19.16%     19.16% |          67     25.67%     44.83% |          31     11.88%     56.70% |         113     43.30%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total          261                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.M_GetS.Progress |         523     16.51%     16.51% |         972     30.69%     47.21% |         933     29.46%     76.67% |         739     23.33%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         3167                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |           1      3.33%      3.33% |           1      3.33%      6.67% |          12     40.00%     46.67% |          16     53.33%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total           30                      
system.ruby.Directory_Controller.Progress |         693     12.97%     12.97% |        1886     35.30%     48.27% |        1632     30.54%     78.81% |        1132     21.19%    100.00%
system.ruby.Directory_Controller.Progress::total         5343                      
system.ruby.Directory_Controller.S.allocTBE |     2584550     24.87%     24.87% |     2509657     24.15%     49.03% |     2760448     26.57%     75.59% |     2536154     24.41%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     10390809                      
system.ruby.Directory_Controller.S.deallocTBE |     2584986     24.87%     24.87% |     2510104     24.15%     49.03% |     2760911     26.57%     75.59% |     2536610     24.41%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     10392611                      
system.ruby.Directory_Controller.S_GetM.Progress |         120      6.27%      6.27% |         847     44.23%     50.50% |         668     34.88%     85.38% |         280     14.62%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total         1915                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |           2     28.57%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           4     57.14%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total            7                      
system.ruby.Directory_Controller.S_GetM.allocTBE |         906     22.68%     22.68% |        1063     26.61%     49.29% |        1042     26.08%     75.37% |         984     24.63%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total         3995                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |         906     22.68%     22.68% |        1063     26.61%     49.29% |        1042     26.08%     75.37% |         984     24.63%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total         3995                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |         606     19.27%     19.27% |         494     15.71%     34.98% |         959     30.49%     65.47% |        1086     34.53%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         3145                      
system.ruby.Directory_Controller.Stallreqto_in |         672     18.77%     18.77% |         567     15.83%     34.60% |        1098     30.66%     65.26% |        1244     34.74%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         3581                      
system.ruby.Directory_Controller.allocTBE |     4666255     24.98%     24.98% |     4604621     24.65%     49.62% |     4841746     25.92%     75.54% |     4569395     24.46%    100.00%
system.ruby.Directory_Controller.allocTBE::total     18682017                      
system.ruby.Directory_Controller.deallocTBE |     4666255     24.98%     24.98% |     4604621     24.65%     49.62% |     4841746     25.92%     75.54% |     4569395     24.46%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     18682017                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2557773227                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2557773227    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2557773227                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2560414072                      
system.ruby.IFETCH.latency_hist_seqr     |  2560414072    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2560414072                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2640845                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2640845    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2640845                      
system.ruby.L1Cache_Controller.I.allocI_load |     1635069     25.96%     25.96% |     1494340     23.73%     49.70% |     1534964     24.38%     74.07% |     1632845     25.93%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      6297218                      
system.ruby.L1Cache_Controller.I.allocI_store |      863360     31.21%     31.21% |      555880     20.10%     51.31% |      575603     20.81%     72.11% |      771401     27.89%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      2766244                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     2497406     27.57%     27.57% |     2049220     22.62%     50.19% |     2109576     23.29%     73.47% |     2403234     26.53%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      9059436                      
system.ruby.L1Cache_Controller.I_store.Progress |        1531     96.65%     96.65% |          12      0.76%     97.41% |          16      1.01%     98.42% |          25      1.58%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1584                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           2     33.33%     33.33% |           2     33.33%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total            6                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    57243137     25.20%     25.20% |    57794107     25.44%     50.64% |    56278185     24.77%     75.41% |    55865497     24.59%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    227180926                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    38672303     24.93%     24.93% |    38770071     24.99%     49.92% |    38952251     25.11%     75.03% |    38726161     24.97%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    155120786                      
system.ruby.L1Cache_Controller.M.allocTBE |     1022291     30.78%     30.78% |      661506     19.92%     50.69% |      716109     21.56%     72.25% |      921672     27.75%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      3321578                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1022533     30.78%     30.78% |      661650     19.92%     50.69% |      716257     21.56%     72.25% |      921836     27.75%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      3322276                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         161     41.39%     41.39% |          53     13.62%     55.01% |          83     21.34%     76.35% |          92     23.65%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          389                      
system.ruby.L1Cache_Controller.MloadMEvent |    57243137     25.20%     25.20% |    57794107     25.44%     50.64% |    56278185     24.77%     75.41% |    55865497     24.59%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    227180926                      
system.ruby.L1Cache_Controller.MstoreMEvent |    38672303     24.93%     24.93% |    38770071     24.99%     49.92% |    38952251     25.11%     75.03% |    38726161     24.97%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    155120786                      
system.ruby.L1Cache_Controller.Progress  |      164495     29.27%     29.27% |      106013     18.87%     48.14% |      140816     25.06%     73.20% |      150621     26.80%    100.00%
system.ruby.L1Cache_Controller.Progress::total       561945                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   701049723     24.94%     24.94% |   700040755     24.91%     49.85% |   704788264     25.07%     74.92% |   704888181     25.08%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2810766923                      
system.ruby.L1Cache_Controller.S.allocTBE |     1636901     25.99%     25.99% |     1493714     23.72%     49.72% |     1534293     24.37%     74.08% |     1632149     25.92%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      6297057                      
system.ruby.L1Cache_Controller.S.deallocTBE |        2613     82.51%     82.51% |         230      7.26%     89.77% |         172      5.43%     95.20% |         152      4.80%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         3167                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1635069     25.96%     25.96% |     1494340     23.73%     49.70% |     1534964     24.38%     74.07% |     1632845     25.93%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      6297218                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         108     35.64%     35.64% |          45     14.85%     50.50% |          99     32.67%     83.17% |          51     16.83%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          303                      
system.ruby.L1Cache_Controller.S_store.Progress |      162964     29.08%     29.08% |      106001     18.92%     48.00% |      140800     25.13%     73.13% |      150596     26.87%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       560361                      
system.ruby.L1Cache_Controller.SloadSEvent |   701049723     24.94%     24.94% |   700040755     24.91%     49.85% |   704788264     25.07%     74.92% |   704888181     25.08%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2810766923                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           2     33.33%     33.33% |           2     33.33%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total            6                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         269     38.87%     38.87% |          98     14.16%     53.03% |         182     26.30%     79.34% |         143     20.66%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total          692                      
system.ruby.L1Cache_Controller.allocI_load |     1635069     25.96%     25.96% |     1494340     23.73%     49.70% |     1534964     24.38%     74.07% |     1632845     25.93%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      6297218                      
system.ruby.L1Cache_Controller.allocI_store |      863360     31.21%     31.21% |      555880     20.10%     51.31% |      575603     20.81%     72.11% |      771401     27.89%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      2766244                      
system.ruby.L1Cache_Controller.allocTBE  |     2659192     27.65%     27.65% |     2155220     22.41%     50.05% |     2250402     23.40%     73.45% |     2553821     26.55%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      9618635                      
system.ruby.L1Cache_Controller.deallocTBE |        2613     82.51%     82.51% |         230      7.26%     89.77% |         172      5.43%     95.20% |         152      4.80%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         3167                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     2497406     27.57%     27.57% |     2049220     22.62%     50.19% |     2109576     23.29%     73.47% |     2403234     26.53%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      9059436                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1635069     25.96%     25.96% |     1494340     23.73%     49.70% |     1534964     24.38%     74.07% |     1632845     25.93%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      6297218                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1022533     30.78%     30.78% |      661650     19.92%     50.69% |      716257     21.56%     72.25% |      921836     27.75%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      3322276                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    480174622                      
system.ruby.LD.hit_latency_hist_seqr     |   480174622    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    480174622                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    483830995                      
system.ruby.LD.latency_hist_seqr         |   483830995    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     483830995                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      3656373                      
system.ruby.LD.miss_latency_hist_seqr    |     3656373    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      3656373                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       155668                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      155668    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       155668                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       181763                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      181763    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       181763                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        26095                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       26095    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        26095                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       181763                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      181763    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       181763                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       181763                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      181763    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       181763                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      7206806                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     7206806    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      7206806                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      7263315                      
system.ruby.RMW_Read.latency_hist_seqr   |     7263315    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      7263315                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        56509                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       56509    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        56509                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    147576549                      
system.ruby.ST.hit_latency_hist_seqr     |   147576549    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    147576549                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    150816221                      
system.ruby.ST.latency_hist_seqr         |   150816221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     150816221                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      3239672                      
system.ruby.ST.miss_latency_hist_seqr    |     3239672    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      3239672                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.007155                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.961182                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002461                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5622.182465                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001704                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.007599                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.356066                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  7020.718152                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001706                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999953                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.007068                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.973843                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002428                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5638.366730                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001684                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999942                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.007491                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.371730                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 10695.288251                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001686                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999898                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.007408                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.971715                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002556                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5567.419093                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001754                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999818                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.007912                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.851550                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 10462.601238                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001756                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999774                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.007012                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.965766                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002413                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5622.835262                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001675                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.007452                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.896526                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  9204.037612                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001677                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999953                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         5857                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6498.760404                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 164630.517948                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 13380.590351                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 106411.754250                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   966.341938                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3193068635                      
system.ruby.hit_latency_hist_seqr        |  3193068635    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3193068635                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.001317                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6482.756499                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.459615                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2190.029289                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.002715                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001403                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16476.512311                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.788519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     1.000155                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6558.862382                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.450546                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1812.627565                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.002214                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001136                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16594.789134                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.988110                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.001111                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6414.227990                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.453503                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1858.654281                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.002296                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.826610                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.001186                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16429.487665                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.622786                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.001266                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6493.026166                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.458906                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2100.546072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002611                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001346                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16534.737815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.988086                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3202688129                      
system.ruby.latency_hist_seqr            |  3202688129    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3202688129                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      9619494                      
system.ruby.miss_latency_hist_seqr       |     9619494    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      9619494                      
system.ruby.network.average_flit_latency    16.489407                      
system.ruby.network.average_flit_network_latency    12.258887                      
system.ruby.network.average_flit_queueing_latency     4.230520                      
system.ruby.network.average_flit_vnet_latency |   15.003028                       |    4.993345                       |   10.186054                      
system.ruby.network.average_flit_vqueue_latency |    6.006213                       |    6.000000                       |    1.053844                      
system.ruby.network.average_hops             0.993468                      
system.ruby.network.average_packet_latency    15.442282                      
system.ruby.network.average_packet_network_latency    11.923762                      
system.ruby.network.average_packet_queueing_latency     3.518520                      
system.ruby.network.average_packet_vnet_latency |   24.986547                       |    4.993345                       |    8.546783                      
system.ruby.network.average_packet_vqueue_latency |    6.001705                       |    6.000000                       |    1.032894                      
system.ruby.network.avg_link_utilization     0.140594                      
system.ruby.network.avg_vc_load          |    0.056754     40.37%     40.37% |    0.006446      4.58%     44.95% |    0.006344      4.51%     49.46% |    0.006343      4.51%     53.98% |    0.010722      7.63%     61.60% |    0.001196      0.85%     62.45% |    0.001194      0.85%     63.30% |    0.001194      0.85%     64.15% |    0.037526     26.69%     90.84% |    0.004456      3.17%     94.01% |    0.004211      3.00%     97.01% |    0.004207      2.99%    100.00%
system.ruby.network.avg_vc_load::total       0.140594                      
system.ruby.network.ext_in_link_utilization     89164906                      
system.ruby.network.ext_out_link_utilization     89164906                      
system.ruby.network.flit_network_latency |   722262202                       |    45263293                       |   325536981                      
system.ruby.network.flit_queueing_latency |   289145687                       |    54388345                       |    33679884                      
system.ruby.network.flits_injected       |    48141096     53.99%     53.99% |     9064724     10.17%     64.16% |    31959086     35.84%    100.00%
system.ruby.network.flits_injected::total     89164906                      
system.ruby.network.flits_received       |    48141096     53.99%     53.99% |     9064724     10.17%     64.16% |    31959086     35.84%    100.00%
system.ruby.network.flits_received::total     89164906                      
system.ruby.network.int_link_utilization     88582490                      
system.ruby.network.packet_network_latency |   240817437                       |    45263293                       |   159637007                      
system.ruby.network.packet_queueing_latency |    57843739                       |    54388345                       |    19292424                      
system.ruby.network.packets_injected     |     9637884     25.78%     25.78% |     9064724     24.25%     50.03% |    18678022     49.97%    100.00%
system.ruby.network.packets_injected::total     37380630                      
system.ruby.network.packets_received     |     9637884     25.78%     25.78% |     9064724     24.25%     50.03% |    18678022     49.97%    100.00%
system.ruby.network.packets_received::total     37380630                      
system.ruby.network.routers0.buffer_reads     46005635                      
system.ruby.network.routers0.buffer_writes     46005635                      
system.ruby.network.routers0.crossbar_activity     46005635                      
system.ruby.network.routers0.sw_input_arbiter_activity     46046592                      
system.ruby.network.routers0.sw_output_arbiter_activity     46005635                      
system.ruby.network.routers1.buffer_reads     42806009                      
system.ruby.network.routers1.buffer_writes     42806009                      
system.ruby.network.routers1.crossbar_activity     42806009                      
system.ruby.network.routers1.sw_input_arbiter_activity     42837159                      
system.ruby.network.routers1.sw_output_arbiter_activity     42806009                      
system.ruby.network.routers2.buffer_reads     44127852                      
system.ruby.network.routers2.buffer_writes     44127852                      
system.ruby.network.routers2.crossbar_activity     44127852                      
system.ruby.network.routers2.sw_input_arbiter_activity     44162644                      
system.ruby.network.routers2.sw_output_arbiter_activity     44127852                      
system.ruby.network.routers3.buffer_reads     44807900                      
system.ruby.network.routers3.buffer_writes     44807900                      
system.ruby.network.routers3.crossbar_activity     44807900                      
system.ruby.network.routers3.sw_input_arbiter_activity     44840394                      
system.ruby.network.routers3.sw_output_arbiter_activity     44807900                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3202688129                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000068                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3202688114    100.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3202688129                      
system.switch_cpus0.Branches                 59899418                       # Number of branches fetched
system.switch_cpus0.committedInsts          438394967                       # Number of instructions committed
system.switch_cpus0.committedOps            794475190                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          122579501                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                39954                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           37832207                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 7924                       # TLB misses on write requests
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          639019817                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                17629                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1898460020                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        1898460020                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    288279283                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    228129292                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     45464505                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     272925798                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            272925798                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    411444543                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    247600342                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            8994682                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    612127429                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           612127429                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1152066998                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    447311446                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          122539541                       # Number of load instructions
system.switch_cpus0.num_mem_refs            160363865                       # number of memory refs
system.switch_cpus0.num_store_insts          37824324                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       311971      0.04%      0.04% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        475938703     59.91%     59.95% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         4882838      0.61%     60.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            44977      0.01%     60.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       29968673      3.77%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            272      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             554      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        19958929      2.51%     66.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             344      0.00%     66.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        7642437      0.96%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           240      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     42962640      5.41%     73.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp        40000      0.01%     73.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      8493079      1.07%     74.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      1016055      0.13%     74.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     42847139      5.39%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt         2508      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     79.82% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        52645426      6.63%     86.44% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       23917268      3.01%     89.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     69894115      8.80%     98.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     13907056      1.75%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         794475224                       # Class of executed instruction
system.switch_cpus1.Branches                 59666002                       # Number of branches fetched
system.switch_cpus1.committedInsts          438098873                       # Number of instructions committed
system.switch_cpus1.committedOps            792901332                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          122341094                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                36434                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           37584066                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 7570                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.031918                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          638658919                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                16932                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.968082                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1897465692                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1836902330.740196                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    286859107                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    227670215                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     45261495                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     273210422                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            273210422                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    411924043                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    247859354                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            8968790                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      60563361.259804                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    610502392                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           610502392                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1148472709                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    445949820                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          122305193                       # Number of load instructions
system.switch_cpus1.num_mem_refs            159881906                       # number of memory refs
system.switch_cpus1.num_store_insts          37576713                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       143222      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        474850661     59.89%     59.91% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         4876799      0.62%     60.52% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            44248      0.01%     60.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       29994183      3.78%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            128      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             498      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        20002849      2.52%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             232      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        7655619      0.97%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift           224      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     43010892      5.42%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      8512909      1.07%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      1015001      0.13%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     42869479      5.41%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt         2508      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        52365671      6.60%     86.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       23665987      2.98%     89.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     69939522      8.82%     98.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     13910726      1.75%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         792901358                       # Class of executed instruction
system.switch_cpus2.Branches                 59964135                       # Number of branches fetched
system.switch_cpus2.committedInsts          440111205                       # Number of instructions committed
system.switch_cpus2.committedOps            796418339                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          122771597                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                36591                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           37817731                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 7549                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.023044                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          641502917                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                17073                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.976956                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1898460262                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1854712802.023136                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    288357120                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    228858566                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     45503642                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     274485306                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            274485306                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    413805526                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    248923464                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            9002125                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      43747459.976864                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    613229396                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           613229396                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1153505682                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    447842605                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          122735011                       # Number of load instructions
system.switch_cpus2.num_mem_refs            160545235                       # number of memory refs
system.switch_cpus2.num_store_insts          37810224                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       143304      0.02%      0.02% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        477071858     59.90%     59.92% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         4877185      0.61%     60.53% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            43788      0.01%     60.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       30135658      3.78%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            112      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             518      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        20017920      2.51%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             272      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        7700862      0.97%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift           201      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     43175337      5.42%     73.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      8536102      1.07%     74.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      1015343      0.13%     74.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     43112166      5.41%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt         2508      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        52490792      6.59%     86.43% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       23761238      2.98%     89.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     70244219      8.82%     98.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     14048986      1.76%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         796418369                       # Class of executed instruction
system.switch_cpus3.Branches                 59925873                       # Number of branches fetched
system.switch_cpus3.committedInsts          439955856                       # Number of instructions committed
system.switch_cpus3.committedOps            796132494                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          122747489                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                39116                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           37798719                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 7838                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.004120                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          641301410                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                17357                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.995880                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1897800884                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1889982225.539802                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    288208654                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    228764268                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     45474689                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     274434944                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            274434944                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    413721997                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    248878243                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            8991560                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      7818658.460198                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    612978653                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           612978653                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1153075010                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    447658974                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          122708370                       # Number of load instructions
system.switch_cpus3.num_mem_refs            160499281                       # number of memory refs
system.switch_cpus3.num_store_insts          37790911                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       143997      0.02%      0.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        476861772     59.90%     59.92% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         4875876      0.61%     60.53% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            44487      0.01%     60.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       30130991      3.78%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt             64      0.00%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             414      0.00%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        20010980      2.51%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt              64      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        7698119      0.97%     67.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           186      0.00%     67.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     67.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     43166932      5.42%     73.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      8532569      1.07%     74.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      1015501      0.13%     74.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     43108779      5.41%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt         2508      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        52472142      6.59%     86.43% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       23743109      2.98%     89.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     70236228      8.82%     98.24% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     14047802      1.76%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         796132520                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           48                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 936719869.565217                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 203855138.450312                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     44804000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    993256500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 927356401501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  21544557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 98326193716500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           14                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean    558669643                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 414483120.926011                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     77065000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    990493500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 945100261000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   3910687501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 98326083726500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           78                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           39                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 776860333.358974                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 284961223.679252                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value    162185000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    993397500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           39                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 918412549500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  30297553001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 98326384572500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 949230131501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 949230131501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 949230131501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 949230131501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       345984                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            345984                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         5406                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               5406                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       364489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               364489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       364489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              364489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      5406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000640500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             254593                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                       5406                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                     5406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0              411                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1              398                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2              406                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3              471                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4              416                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5              257                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              236                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              182                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8              283                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9              186                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             152                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             361                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             512                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             382                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             419                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             334                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                    61913249                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                  27030000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              163275749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    11452.69                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               30202.69                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    3505                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                64.84                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 5406                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   4677                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    141                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     60                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     53                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     63                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     89                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     88                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     85                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     91                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     38                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         1901                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   182.001052                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   113.343596                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   232.155179                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         1157     60.86%     60.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          361     18.99%     79.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          109      5.73%     85.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           73      3.84%     89.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           49      2.58%     92.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           47      2.47%     94.48% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           24      1.26%     95.74% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           33      1.74%     97.48% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           48      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         1901                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                345984                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 345984                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 949227965000                       # Total gap between requests
system.mem_ctrls2.avgGap                 175587858.86                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       345984                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 364489.061733535491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         5406                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    163275749                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     30202.69                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   64.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      3324164                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      3324164                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      3324164                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      3324164                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2         5406                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total         5406                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2         5406                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total         5406                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2    440384594                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total    440384594                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2    440384594                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total    440384594                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      3329570                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      3329570                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      3329570                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      3329570                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.001624                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.001624                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.001624                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.001624                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 81462.189049                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 81462.189049                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 81462.189049                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 81462.189049                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2         5406                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total         5406                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2         5406                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total         5406                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2    330317344                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total    330317344                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2    330317344                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total    330317344                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.001624                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.001624                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.001624                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.001624                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 61101.987421                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 61101.987421                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 61101.987421                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 61101.987421                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      2492513                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      2492513                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2         5406                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total         5406                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2    440384594                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total    440384594                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      2497919                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      2497919                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.002164                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.002164                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 81462.189049                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 81462.189049                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2         5406                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total         5406                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2    330317344                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total    330317344                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.002164                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.002164                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 61101.987421                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 61101.987421                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       831651                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       831651                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       831651                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       831651                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      4351.501041                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  98325864952500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  4351.501041                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.016600                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.016600                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024         5406                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4         5370                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.020622                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      53278526                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      3329570                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy             6254640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             3324420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           18771060                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    74931377040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     14528955150                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    352269324480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      441758006790                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       465.385571                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 915686872751                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  31696860000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT   1846398750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy             7318500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy             3889875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           19827780                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    74931377040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     14687261820                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    352135855200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      441785530215                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       465.414567                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 915339064751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  31696860000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT   2194206750                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       345792                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            345792                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         5403                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               5403                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       364287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               364287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       364287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              364287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      5403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000642500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             254539                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                       5403                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                     5403                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0              428                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1              423                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2              391                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3              473                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4              407                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5              239                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6              246                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              187                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8              284                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9              179                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             145                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             364                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             500                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             380                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             423                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15             334                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                    66577249                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                  27015000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              167883499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    12322.27                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               31072.27                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    3508                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                64.93                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 5403                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   4639                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    178                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     54                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     51                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     61                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     77                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     86                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     76                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    106                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     36                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         1893                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   182.567353                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   113.593732                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   231.924482                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         1157     61.12%     61.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          349     18.44%     79.56% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          105      5.55%     85.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           87      4.60%     89.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           46      2.43%     92.13% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           41      2.17%     94.29% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           26      1.37%     95.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           36      1.90%     97.57% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           46      2.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         1893                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                345792                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 345792                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 949230025000                       # Total gap between requests
system.mem_ctrls3.avgGap                 175685734.78                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       345792                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 364286.792553883162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         5403                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    167883499                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     31072.27                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   64.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      3174801                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      3174801                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      3174801                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      3174801                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3         5403                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total         5403                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3         5403                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total         5403                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3    444860597                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total    444860597                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3    444860597                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total    444860597                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      3180204                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      3180204                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      3180204                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      3180204                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.001699                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.001699                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.001699                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.001699                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 82335.849898                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 82335.849898                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 82335.849898                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 82335.849898                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3         5403                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total         5403                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3         5403                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total         5403                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3    334851097                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total    334851097                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3    334851097                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total    334851097                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.001699                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.001699                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.001699                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.001699                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 61975.031834                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 61975.031834                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 61975.031834                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 61975.031834                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      2345264                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      2345264                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3         5403                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total         5403                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3    444860597                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total    444860597                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      2350667                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      2350667                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.002298                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.002298                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 82335.849898                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 82335.849898                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3         5403                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total         5403                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3    334851097                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total    334851097                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.002298                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.002298                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 61975.031834                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 61975.031834                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       829537                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       829537                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       829537                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       829537                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      4326.361506                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  98325864611500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  4326.361506                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.016504                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.016504                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024         5403                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4         5366                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.020611                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      50888667                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      3180204                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy             6240360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             3313035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           18628260                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    74931377040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     14585240370                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    352221852480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      441766651545                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       465.394678                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 915563337250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  31696860000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT   1969934251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy             7289940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy             3870900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           19949160                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    74931377040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     14670757470                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    352150042560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      441783287070                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       465.412203                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 915375201750                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  31696860000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT   2158069751                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       348608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            348608                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         5447                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5447                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       367253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               367253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       367253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              367253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      5447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000664000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             254605                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       5447                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     5447                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              412                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              417                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              487                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              399                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              241                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              193                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              287                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              193                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             141                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             366                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             509                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             389                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             420                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             335                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    71311247                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  27235000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              173442497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    13091.84                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               31841.84                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    3527                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                64.75                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 5447                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   4683                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    183                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     52                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     62                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     84                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     85                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     80                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     95                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     36                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         1920                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   181.566667                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   113.168523                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   231.360234                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1172     61.04%     61.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          363     18.91%     79.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          101      5.26%     85.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           82      4.27%     89.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           51      2.66%     92.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           46      2.40%     94.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           23      1.20%     95.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           31      1.61%     97.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           51      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         1920                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                348608                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 348608                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 949228928000                       # Total gap between requests
system.mem_ctrls0.avgGap                 174266371.95                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       348608                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 367253.407188784273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         5447                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    173442497                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     31841.84                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   64.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      3229800                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      3229800                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      3229800                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      3229800                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0         5447                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total         5447                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0         5447                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total         5447                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0    452698053                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total    452698053                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0    452698053                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total    452698053                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      3235247                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      3235247                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      3235247                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      3235247                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.001684                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.001684                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.001684                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.001684                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 83109.611346                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 83109.611346                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 83109.611346                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 83109.611346                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0         5447                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total         5447                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0         5447                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total         5447                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0    341776553                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total    341776553                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0    341776553                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total    341776553                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.001684                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.001684                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.001684                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.001684                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 62745.833119                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 62745.833119                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 62745.833119                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 62745.833119                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      2396869                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      2396869                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0         5447                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total         5447                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0    452698053                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total    452698053                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      2402316                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      2402316                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.002267                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.002267                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 83109.611346                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 83109.611346                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0         5447                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total         5447                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0    341776553                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total    341776553                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.002267                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.002267                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 62745.833119                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 62745.833119                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       832931                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       832931                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       832931                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       832931                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      4358.264237                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  98325864611500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  4358.264237                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.016625                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.016625                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024         5447                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4         5414                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.020779                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      51769399                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      3235247                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy             6204660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             3297855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           18849600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    74931377040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     14537813520                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    352261995360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      441759538035                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.387184                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 915667235501                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  31696860000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   1866036000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             7504140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             3988545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           20041980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    74931377040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     14697759510                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    352127140320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      441787811535                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.416970                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 915315845501                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  31696860000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   2217426000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       345536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            345536                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         5399                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               5399                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       364017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               364017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       364017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              364017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      5399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000664000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             254509                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       5399                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     5399                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              415                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              397                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              417                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              410                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              249                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              221                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              191                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              269                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              184                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             148                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             367                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             506                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             399                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             411                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             337                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    67759009                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  26995000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              168990259                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    12550.29                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               31300.29                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    3540                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                65.57                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 5399                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   4639                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    168                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     56                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     53                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     59                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     78                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     84                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     77                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     98                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     40                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         1859                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   185.871974                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   115.119521                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   235.066422                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1120     60.25%     60.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          351     18.88%     79.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          100      5.38%     84.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           83      4.46%     88.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           51      2.74%     91.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           45      2.42%     94.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           28      1.51%     95.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           32      1.72%     97.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           49      2.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1859                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                345536                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 345536                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 949224231000                       # Total gap between requests
system.mem_ctrls1.avgGap                 175814823.30                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       345536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 364017.100314346666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         5399                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    168990259                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     31300.29                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   65.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      3192221                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      3192221                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      3192221                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      3192221                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1         5399                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total         5399                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1         5399                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total         5399                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1    445736101                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total    445736101                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1    445736101                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total    445736101                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      3197620                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      3197620                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      3197620                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      3197620                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.001688                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.001688                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.001688                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.001688                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 82559.011113                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 82559.011113                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 82559.011113                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 82559.011113                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1         5399                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total         5399                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1         5399                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total         5399                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1    335810364                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total    335810364                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1    335810364                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total    335810364                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.001688                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.001688                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.001688                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.001688                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 62198.622708                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 62198.622708                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 62198.622708                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 62198.622708                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      2362907                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      2362907                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1         5399                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total         5399                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1    445736101                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total    445736101                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      2368306                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      2368306                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.002280                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.002280                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 82559.011113                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 82559.011113                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1         5399                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total         5399                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1    335810364                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total    335810364                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.002280                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.002280                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 62198.622708                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 62198.622708                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       829314                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       829314                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       829314                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       829314                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      4349.949038                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  98325864716500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  4349.949038                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.016594                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.016594                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024         5399                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4         5370                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.020596                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      51167319                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      3197620                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy             6111840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             3248520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           18713940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    74931377040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     14540479980                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    352259666880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      441759598200                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.387248                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 915661593751                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  31696860000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   1871677750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             7161420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             3806385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           19834920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    74931377040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     14689885530                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    352133894400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      441785959695                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.415019                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 915333419251                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  31696860000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   2199852250                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  555                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 555                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4250                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4250                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1948                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3394                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1934                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9610                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3876                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4622                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3868                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3869                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    17003                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 99275094675001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             2405567                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             2421544                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              889500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             2788071                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1453000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             2722000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1479500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              264498                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1463500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             2409048                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
