# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LVR_final.srcs/sources_1/new/LVR_final.vhd" \
"../../../../LVR_final.srcs/sim_1/new/LVR_test_bench.vhd" \

# Do not sort compile order
nosort
