git clone --depth 1 --no-tags https://github.com/TutuyCosmos224/ALU-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403570329
git clone --depth 1 --no-tags https://github.com/PrateekChauhan26/DAC-Digital-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405540093
git clone --depth 1 --no-tags https://github.com/neelpambhar10/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400071032
git clone --depth 1 --no-tags https://github.com/IrlandaV01/IrlandaValadez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402428278
git clone --depth 1 --no-tags https://github.com/suphon-t/hwsynlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406297588
git clone --depth 1 --no-tags https://github.com/MehmetAnilIrfanoglu/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399954585
git clone --depth 1 --no-tags https://github.com/MEslamM/VerilogHDL_Slave-master-interface-with-Dual-Port-RAM-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401864385
git clone --depth 1 --no-tags https://github.com/abiriya/SoCDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402358492
git clone --depth 1 --no-tags https://github.com/widcardw/cpu-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405516139
git clone --depth 1 --no-tags https://github.com/Disasm/ncl-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405561893
git clone --depth 1 --no-tags https://github.com/no2fpga/no2memcache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397703507
git clone --depth 1 --no-tags https://github.com/faizaan22/Arbiter-for-RAM-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398321982
git clone --depth 1 --no-tags https://github.com/EslamAsHhraf/Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406405308
git clone --depth 1 --no-tags https://github.com/wangjianze96/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404688782
git clone --depth 1 --no-tags https://github.com/jingkaih/chisel-try.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407394791
git clone --depth 1 --no-tags https://github.com/MeletChirino/vhdl_eea_BEROY_CHIRINO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402568002
git clone --depth 1 --no-tags https://github.com/piotro888/pcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403027740
git clone --depth 1 --no-tags https://github.com/zyn810039594/General-Robot-Control-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407716858
git clone --depth 1 --no-tags https://github.com/TongKang1/fpga-voltmeter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401033234
git clone --depth 1 --no-tags https://github.com/TheRadDani/digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401409047
git clone --depth 1 --no-tags https://github.com/DaRoastFTW/ECE369AryDavidRusty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401494588
git clone --depth 1 --no-tags https://github.com/ZeinaMohamed/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405801174
git clone --depth 1 --no-tags https://github.com/aprillzzz/GATE-LEVEL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407131966
git clone --depth 1 --no-tags https://github.com/Ashutosh-Rao/DEC-Code-32-bit-Mini-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401057059
git clone --depth 1 --no-tags https://github.com/lilyli5924/745_assignment4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400637113
git clone --depth 1 --no-tags https://github.com/Mohamedkh30/8-bit-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399441364
git clone --depth 1 --no-tags https://github.com/ashukumar1997/Counter-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400500549
git clone --depth 1 --no-tags https://github.com/dchaparroj/Disinfection-Chamber-Project-Digital-Electronics-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400383886
git clone --depth 1 --no-tags https://github.com/Feetly/EDL-Speech-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400387843
git clone --depth 1 --no-tags https://github.com/AshWije/Verilog-For-Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398903010
git clone --depth 1 --no-tags https://github.com/rykovv/DE10-Lite-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404187314
git clone --depth 1 --no-tags https://github.com/genie-earth/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404331406
git clone --depth 1 --no-tags https://github.com/Computer-Architecture-I-UIS/workshop_risc-v_assembly-leal-centeno.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404529428
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/DECODE_IR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404950184
git clone --depth 1 --no-tags https://github.com/shkatebi97/AudioSpectrumVisualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405075185
git clone --depth 1 --no-tags https://github.com/DRbean264/ECE550-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405159146
git clone --depth 1 --no-tags https://github.com/ianbig/ece550-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405463238
git clone --depth 1 --no-tags https://github.com/khushia2/PACMAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405783859
git clone --depth 1 --no-tags https://github.com/00anshjain/CPU-Design-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406108906
git clone --depth 1 --no-tags https://github.com/PrateekChauhan26/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405914314
git clone --depth 1 --no-tags https://github.com/t-geon/MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398154868
git clone --depth 1 --no-tags https://github.com/hsinyang0816/Computer-architecture-HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397158968
git clone --depth 1 --no-tags https://github.com/MFJI/FPQNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397960824
git clone --depth 1 --no-tags https://github.com/madhur19171/SuperScalarRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396744018
git clone --depth 1 --no-tags https://github.com/Priyanka-Banerjee-27/LUT_Optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398339533
git clone --depth 1 --no-tags https://github.com/guyrupt/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398733013
git clone --depth 1 --no-tags https://github.com/MuhammedImdaad/multi-core_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397665462
git clone --depth 1 --no-tags https://github.com/Dev-verilog/Router_1-by-3_in_verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397328557
git clone --depth 1 --no-tags https://github.com/naimulhq/RISC-V-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397800968
git clone --depth 1 --no-tags https://github.com/avneetsag/full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402639513
git clone --depth 1 --no-tags https://github.com/juansefabi/FPGAInit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404104630
git clone --depth 1 --no-tags https://github.com/KeonHee0513/CapstoneDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403556211
git clone --depth 1 --no-tags https://github.com/kaifeng-yu16/duke-ece550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405190005
git clone --depth 1 --no-tags https://github.com/Freekick1704/ECE550D_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405449263
git clone --depth 1 --no-tags https://github.com/ArthikRajBJain/CPUArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396759652
git clone --depth 1 --no-tags https://github.com/BZBZZBZB/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397173423
git clone --depth 1 --no-tags https://github.com/str3lyx/3HA02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403252734
git clone --depth 1 --no-tags https://github.com/mfkiwl/DLFI-HW-ACC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402870587
git clone --depth 1 --no-tags https://github.com/xxxbano/DE10_nano_MyFirstFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404497413
git clone --depth 1 --no-tags https://github.com/Satamnigam/Verilog_Xilinx_ise14.7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407662366
git clone --depth 1 --no-tags https://github.com/K-Suneel-kumar/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398315070
git clone --depth 1 --no-tags https://github.com/taleman1997/coachip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398954718
git clone --depth 1 --no-tags https://github.com/shivaniraochepuri21/EmbeddedHardwareDesign-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399619087
git clone --depth 1 --no-tags https://github.com/usman1515/Trigonometric-Function-Calculator-in-Double-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398392018
git clone --depth 1 --no-tags https://github.com/VerLearn/16-16-fixed-point-multiplier-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400530074
git clone --depth 1 --no-tags https://github.com/Y-Galal/AES128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403746280
git clone --depth 1 --no-tags https://github.com/rvilca/FSM-Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404334053
git clone --depth 1 --no-tags https://github.com/DMPRO2021-Audio/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404686273
git clone --depth 1 --no-tags https://github.com/AmiteshBadkul/fpga-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405125629
git clone --depth 1 --no-tags https://github.com/teknoman117/m68k-fpga-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406599204
git clone --depth 1 --no-tags https://github.com/marronjo/verilog-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406805523
git clone --depth 1 --no-tags https://github.com/rf-andrey/multi-operation-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406076221
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Jailbreak_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407067659
git clone --depth 1 --no-tags https://github.com/aledimaggio/GitHubTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399150813
git clone --depth 1 --no-tags https://github.com/NostosArch/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401306687
git clone --depth 1 --no-tags https://github.com/jacksonska/microsoftp_clone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401567592
git clone --depth 1 --no-tags https://github.com/arthursl12/TP_OC2_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402116003
git clone --depth 1 --no-tags https://github.com/SakaSerbia/FPGA-DE10-Standard-Blinking-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397276270
git clone --depth 1 --no-tags https://github.com/vanishka-tanwar/dvsd_cmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397390398
git clone --depth 1 --no-tags https://github.com/zyzlxyzy/SATZ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400689843
git clone --depth 1 --no-tags https://github.com/fxy314/bigcreation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401601717
git clone --depth 1 --no-tags https://github.com/Rzfly/verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400810302
git clone --depth 1 --no-tags https://github.com/AmanVerma-21/dvsdclaa4bit_1v8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396909207
git clone --depth 1 --no-tags https://github.com/MarizSabry/digital-diploma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401063945
git clone --depth 1 --no-tags https://github.com/RajatBachhawat/COA-Lab-2021A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399782646
git clone --depth 1 --no-tags https://github.com/platinum95/OledDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402642405
git clone --depth 1 --no-tags https://github.com/mit018/AC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398492508
git clone --depth 1 --no-tags https://github.com/Christine1225/Hdlbits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398207631
git clone --depth 1 --no-tags https://github.com/WingTechCorner/WTC_FPGA_Verilog_GoBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398083106
git clone --depth 1 --no-tags https://github.com/25Aditya25/Pipelined-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397901363
git clone --depth 1 --no-tags https://github.com/rohitkale208/pipelined-risc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398038797
git clone --depth 1 --no-tags https://github.com/elllusion/openlane-template-gcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398029919
git clone --depth 1 --no-tags https://github.com/sidhantp1906/4-bit-first-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397233167
git clone --depth 1 --no-tags https://github.com/SakaSerbia/FPGA-DE10-Standard-Simple-Nios2-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397335065
git clone --depth 1 --no-tags https://github.com/K10SHI/Data_Types.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399254205
git clone --depth 1 --no-tags https://github.com/citrusn/ZX-J1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398794295
git clone --depth 1 --no-tags https://github.com/ojedalf/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407945405
git clone --depth 1 --no-tags https://github.com/rykovv/DE10-Lite-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406994406
