# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../maquina_tragaperras.srcs/sources_1/ip/memoria2/sim/memoria2.v" \
"../../../../maquina_tragaperras.srcs/sources_1/ip/memoria1/sim/memoria1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
