#ifndef __GPIO_H__
#define __GPIO_H__

#define PAD_PM_IRIN				0
#define PAD_PM_SPI_CZ			1
#define PAD_PM_SPI_CK	        2
#define PAD_PM_SPI_DI	        3
#define PAD_PM_SPI_DO	        4
#define PAD_PM_SPI_WPZ	        5
#define PAD_PM_SPI_HOLDZ        6
#define PAD_PM_SPI_RSTZ	        7
#define PAD_PM_GPIO0	        8
#define PAD_PM_GPIO1	        9
#define PAD_PM_GPIO2	        10
#define PAD_PM_GPIO3			11
#define PAD_PM_GPIO4			12
#define PAD_PM_GPIO5			13
#define PAD_PM_GPIO6			14
#define PAD_PM_GPIO7			15
#define PAD_PM_GPIO8			16
#define PAD_PM_GPIO9			17
#define PAD_PM_GPIO10			18
#define PAD_PM_GPIO11			19
#define PAD_PM_GPIO12			20
#define PAD_PM_GPIO13			21
#define PAD_PM_GPIO14			22
#define PAD_PM_GPIO15			23
#define PAD_PM_CEC              24
#define PAD_HDMITX_HPD		    25
#define PAD_HDMIRX_HPD		    26
#define PAD_RX_DDCDA_CK		    27
#define PAD_RX_DDCDA_DA		    28
#define PAD_PM_SD_CDZ			29
#define PAD_HOTPLUGA_HDMI20_5V  30
#define PAD_VID0				31
#define PAD_VID1				32
#define PAD_PM_LED0			    33
#define PAD_PM_LED1			    34
#define PAD_SAR_GPIO0		    35
#define PAD_SAR_GPIO1		    36
#define PAD_SAR_GPIO2		    37
#define PAD_SAR_GPIO3		    38
#define PAD_SAR_GPIO4		    39
#define PAD_SPDIF_OUT			40
#define PAD_HSYNC_OUT		   41
#define PAD_VSYNC_OUT		   42
#define PAD_BT_I2S_RX_BCK	   43
#define PAD_BT_I2S_RX_WCK	   44
#define PAD_BT_I2S_RX_SDI	   45
#define PAD_BT_I2S_TX_SDO	   46
#define PAD_GPIO0              47
#define PAD_GPIO1              48
#define PAD_GPIO2			   49
#define PAD_GPIO3			   50
#define PAD_GPIO4              51
#define PAD_GPIO5			   52
#define PAD_GPIO6			   53
#define PAD_GPIO7			   54
#define PAD_GPIO8			   55
#define PAD_GPIO9			   56
#define PAD_GPIO10             57
#define PAD_GPIO11             58
#define PAD_GPIO12             59
#define PAD_GPIO13             60
#define PAD_GPIO14             61
#define PAD_GPIO15             62
#define PAD_CODEC_I2S_TX_BCK   63
#define PAD_CODEC_I2S_TX_WCK   64
#define PAD_CODEC_I2S_TX_SDO   65
#define PAD_CODEC_I2S_RX_MCK   66
#define PAD_CODEC_I2S_RX_BCK   67
#define PAD_CODEC_I2S_RX_WCK   68
#define PAD_CODEC_I2S_RX_SDI0  69
#define PAD_CODEC_I2S_RX_SDI1  70
#define PAD_CODEC_I2S_RX_SDI2  71
#define PAD_CODEC_I2S_RX_SDI3  72
#define PAD_DMIC_BCK           73
#define PAD_DMIC_CH0           74
#define PAD_DMIC_CH1           75
#define PAD_DMIC_CH2           76
#define PAD_DMIC_CH3           77
#define PAD_FUART_TX           78
#define PAD_FUART_RX           79
#define PAD_FUART_RTS          80
#define PAD_FUART_CTS          81
#define PAD_I2C0_SDA           82
#define PAD_I2C0_SCL           83
#define PAD_I2C2_SDA           84
#define PAD_I2C2_SCL           85
#define PAD_I2C3_SCL           86
#define PAD_I2C3_SDA           87
#define PAD_JTAG_TCK           88
#define PAD_JTAG_TDO           89
#define PAD_JTAG_TDI           90
#define PAD_JTAG_TMS           91
#define PAD_MIPI_TX_IO0        92
#define PAD_MIPI_TX_IO1        93
#define PAD_MIPI_TX_IO2        94
#define PAD_MIPI_TX_IO3        95
#define PAD_MIPI_TX_IO4        96
#define PAD_MIPI_TX_IO5        97
#define PAD_MIPI_TX_IO6        98
#define PAD_MIPI_TX_IO7        99
#define PAD_MIPI_TX_IO8        100
#define PAD_MIPI_TX_IO9        101
#define PAD_MISC_I2S_TX_BCK    102
#define PAD_MISC_I2S_TX_WCK    103
#define PAD_MISC_I2S_TX_SDO    104
#define PAD_MISC_I2S_RX_MCK    105
#define PAD_MISC_I2S_RX_BCK    106
#define PAD_MISC_I2S_RX_WCK    107
#define PAD_MISC_I2S_RX_SDI0   108
#define PAD_NAND_CEZ0		109
#define PAD_NAND_CEZ1		110
#define PAD_NAND_ALE		111
#define PAD_NAND_CLE		112
#define PAD_NAND_WEZ		113
#define PAD_NAND_WPZ		114
#define PAD_NAND_REZ		115
#define PAD_NAND_RBZ		116
#define PAD_NAND_DA0		117
#define PAD_NAND_DA1		118
#define PAD_NAND_DA2		119
#define PAD_NAND_DA3		120
#define PAD_NAND_DA4		121
#define PAD_NAND_DA5		122
#define PAD_NAND_DA6		123
#define PAD_NAND_DA7		124
#define PAD_NAND_DQS		125
#define PAD_RGMII_0_MDIO	126
#define PAD_RGMII_0_TX_CTL	127
#define PAD_RGMII_0_MDC		128
#define PAD_RGMII_0_TXD3	129
#define PAD_RGMII_0_RX_CLK	130
#define PAD_RGMII_0_TXD2	131
#define PAD_RGMII_0_RXD3	132
#define PAD_RGMII_0_TXD1	133
#define PAD_RGMII_0_RXD2	134
#define PAD_RGMII_0_TXD0	135
#define PAD_RGMII_0_RXD1	136
#define PAD_RGMII_0_TX_CLK	137
#define PAD_RGMII_0_RXD0	138
#define PAD_RGMII_0_RX_CTL	139
#define PAD_RGMII_1_TX_CTL	140
#define PAD_RGMII_1_RX_CLK	141
#define PAD_RGMII_1_TXD3	142
#define PAD_RGMII_1_RXD3	143
#define PAD_RGMII_1_TXD2	144
#define PAD_RGMII_1_RXD2	145
#define PAD_RGMII_1_TXD1	146
#define PAD_RGMII_1_RXD1	147
#define PAD_RGMII_1_TXD0	148
#define PAD_RGMII_1_RXD0	149
#define PAD_RGMII_1_TX_CLK	150
#define PAD_RGMII_1_RX_CTL	151
#define PAD_PWM0 			152
#define PAD_PWM1 			153
#define PAD_SD_CLK 			154
#define PAD_SD_CMD 			155
#define PAD_SD_D0			156
#define PAD_SD_D1			157
#define PAD_SD_D2			158
#define PAD_SD_D3			159
#define PAD_SD_IO0			160
#define PAD_SD_IO1			161
#define PAD_SD_IO2			162
#define PAD_SD_IO3			163
#define PAD_SD_IO4			164
#define PAD_SD_IO5			165
#define PAD_SNR0_D0			166
#define PAD_SNR0_D1			167
#define PAD_SNR0_D2			168
#define PAD_SNR0_D3			169
#define PAD_SNR0_D4			170
#define PAD_SNR0_D5			171
#define PAD_SNR0_D6			172
#define PAD_SNR0_D7			173
#define PAD_SNR0_D8			174
#define PAD_SNR0_D9			175
#define PAD_SNR0_GPIO0		176
#define PAD_SNR0_GPIO1		177
#define PAD_SNR0_GPIO2		178
#define PAD_SNR0_GPIO3		179
#define PAD_SNR0_GPIO4		180
#define PAD_SNR0_GPIO5		181
#define PAD_SNR0_GPIO6		182
#define PAD_SNR0_GPIO7		183
#define PAD_SNR1_D0			184
#define PAD_SNR1_D1			185
#define PAD_SNR1_D2			186
#define PAD_SNR1_D3			187
#define PAD_SNR1_D4			188
#define PAD_SNR1_D5			189
#define PAD_SNR1_D6			190
#define PAD_SNR1_D7			191
#define PAD_SNR1_D8			192
#define PAD_SNR1_D9			193
#define PAD_SNR1_GPIO0		194
#define PAD_SNR1_GPIO1		195
#define PAD_SNR1_GPIO2		196
#define PAD_SNR1_GPIO3		197
#define PAD_SNR1_GPIO4		198
#define PAD_SNR1_GPIO5		199
#define PAD_SNR1_GPIO6		200
#define PAD_SNR1_GPIO7		201
#define PAD_SNR2_D0			202
#define PAD_SNR2_D1			203
#define PAD_SNR2_D2			204
#define PAD_SNR2_D3			205
#define PAD_SNR2_D4			206
#define PAD_SNR2_D5			207
#define PAD_SNR2_D6			208
#define PAD_SNR2_D7			209
#define PAD_SNR2_D8			210
#define PAD_SNR2_D9			211
#define PAD_SNR2_GPIO0		212
#define PAD_SNR2_GPIO1		213
#define PAD_SNR2_GPIO2		214
#define PAD_SNR2_GPIO3		215
#define PAD_SNR2_GPIO4		216
#define PAD_SNR2_GPIO5		217
#define PAD_SNR2_GPIO6		218
#define PAD_SNR2_GPIO7		219
#define PAD_SNR3_D0			220
#define PAD_SNR3_D1			221
#define PAD_SNR3_D2			222
#define PAD_SNR3_D3			223
#define PAD_SNR3_D4			224
#define PAD_SNR3_D5			225
#define PAD_SNR3_D6			226
#define PAD_SNR3_D7			227
#define PAD_SNR3_D8			228
#define PAD_SNR3_D9			229
#define PAD_SNR3_GPIO0		230
#define PAD_SNR3_GPIO1		231
#define PAD_SNR3_GPIO2		232
#define PAD_SNR3_GPIO3		233
#define PAD_SNR3_GPIO4		234
#define PAD_SNR3_GPIO5		235
#define PAD_SNR3_GPIO6		236
#define PAD_SNR3_GPIO7		237
#define PAD_SPI0_CK			238
#define PAD_SPI0_CZ0		239
#define PAD_SPI0_DO			240
#define PAD_SPI0_DI			241
#define PAD_SPI1_CK			242
#define PAD_SPI1_CZ0		243
#define PAD_SPI1_DO 	    244
#define PAD_SPI1_DI 	    245
#define PAD_SPI2_CZ0		246
#define PAD_SPI2_CK			247
#define PAD_SPI2_DI			248
#define PAD_SPI2_DO			249
#define PAD_TTL_HSYNC		250
#define PAD_TTL_VSYNC		251
#define PAD_TTL_CLK			252
#define PAD_TTL_DE			253
#define PAD_TTL_D0			254
#define PAD_TTL_D1			255
#define PAD_TTL_D2			256
#define PAD_TTL_D3			257
#define PAD_TTL_D4			258
#define PAD_TTL_D5			259
#define PAD_TTL_D6			260
#define PAD_TTL_D7			261
#define PAD_TTL_D8			262
#define PAD_TTL_D9			263
#define PAD_TTL_D10			264
#define PAD_TTL_D11			265
#define PAD_TTL_D12			266
#define PAD_TTL_D13			267
#define PAD_TTL_D14			268
#define PAD_TTL_D15			269
#define PAD_TTL_D16			270
#define PAD_TTL_D17			271
#define PAD_TTL_D18			272
#define PAD_TTL_D19			273
#define PAD_TTL_D20			274
#define PAD_TTL_D21			275
#define PAD_TTL_D22			276
#define PAD_TTL_D23			277
#define PAD_TTL_GPIO0		278
#define PAD_TTL_GPIO1		279
#define PAD_TTL_GPIO2		280
#define PAD_UART0_RX		281
#define PAD_UART0_TX		282
#define PAD_UART1_RX		283
#define PAD_UART1_TX		284
#define PAD_UART2_RX		285
#define PAD_UART2_TX		286
#define PAD_HDMITX_SCL	   	287
#define PAD_HDMITX_SDA	   	288
#define PAD_HDMITX_ARC	   	289

#define GPIO_NR         290
#define PAD_UNKNOWN     0xFF
#endif  // __GPIO_H__
