Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed May 09 15:28:19 2018
| Host         : Win-rohr running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file out/post_place_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 940 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -254.784  -110527.656                   2231                22296       -2.537      -80.301                    108                22296        1.000        0.000                       0                  8753  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk        -254.784  -110447.602                   2069                19912       -0.051       -0.268                      9                19912        2.750        0.000                       0                  7629  
  pll_dac_clk_1x        1.091        0.000                      0                   45       -0.092       -0.161                      5                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk           0.006        0.000                      0                  412        0.199        0.000                      0                  412        1.500        0.000                       0                   217  
clk_fpga_3             -2.325      -80.054                    162                 1839        0.125        0.000                      0                 1839        1.000        0.000                       0                   851  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           6.426        0.000                      0                   28       -2.537      -69.334                     28                   28  
pll_adc_clk     pll_dac_clk_1x        3.209        0.000                      0                   28        0.564        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           0.860        0.000                      0                   94       -0.280      -10.538                     66                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         2069  Failing Endpoints,  Worst Slack     -254.784ns,  Total Violation  -110447.603ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.051ns,  Total Violation       -0.268ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -254.784ns  (required time - arrival time)
  Source:                 adc_dat_a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        261.923ns  (logic 175.157ns (66.873%)  route 86.766ns (33.127%))
  Logic Levels:           136  (CARRY4=2 DSP48E1=42 LUT2=1 LUT3=4 LUT5=42 LUT6=40 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 13.509 - 8.000 ) 
    Source Clock Delay      (SCD):    6.381ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     2.148     6.381    adc_clk
    ILOGIC_X0Y40         FDRE                                         r  adc_dat_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.517     6.898 f  adc_dat_a_reg[9]/Q
                         net (fo=4, estimated)        1.526     8.424    adc_dat_a[9]
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.180     8.604 r  i_dsp_i_5_replica/O
                         net (fo=1, estimated)        0.524     9.128    i_dsp/adc_a[9]_repN_alias
    SLICE_X34Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.252 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_5_4/O
                         net (fo=1, estimated)        0.294     9.546    i_dsp/xlnx_opt_genblk2[2].i_haze_i_5_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.670 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_5_5/O
                         net (fo=1, estimated)        0.379    10.049    i_dsp/genblk2[2].i_haze/dat_i[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.890 r  i_dsp/genblk2[2].i_haze/kp_mult/P[0]
                         net (fo=13, estimated)       1.180    15.070    i_dsp/output_direct[2][0]
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    15.194 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_14_1/O
                         net (fo=1, estimated)        0.592    15.786    i_dsp/xlnx_opt_genblk2[2].i_haze_i_14_n_0_3
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.124    15.910 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_14_5/O
                         net (fo=1, estimated)        0.664    16.574    i_dsp/genblk2[2].i_haze/dat_i[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    20.415 r  i_dsp/genblk2[2].i_haze/kp_mult/P[1]
                         net (fo=13, estimated)       1.050    21.465    i_dsp/output_direct[2][1]
    SLICE_X33Y9          LUT5 (Prop_lut5_I0_O)        0.124    21.589 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_13_1/O
                         net (fo=1, estimated)        0.521    22.110    i_dsp/xlnx_opt_genblk2[2].i_haze_i_13_n_0_3
    SLICE_X32Y9          LUT6 (Prop_lut6_I2_O)        0.124    22.234 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_13_5/O
                         net (fo=1, estimated)        0.519    22.753    i_dsp/genblk2[2].i_haze/dat_i[1]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      3.841    26.594 r  i_dsp/genblk2[2].i_haze/kp_mult/P[2]
                         net (fo=15, estimated)       1.051    27.645    i_dsp/output_direct[2][2]
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    27.769 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_12_1/O
                         net (fo=1, estimated)        0.519    28.288    i_dsp/xlnx_opt_genblk2[2].i_haze_i_12_n_0_3
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124    28.412 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_12_5/O
                         net (fo=1, estimated)        0.397    28.809    i_dsp/genblk2[2].i_haze/dat_i[2]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    32.650 r  i_dsp/genblk2[2].i_haze/kp_mult/P[3]
                         net (fo=15, estimated)       1.383    34.033    i_dsp/output_direct[2][3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.124    34.157 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_11_1/O
                         net (fo=1, estimated)        0.528    34.685    i_dsp/xlnx_opt_genblk2[2].i_haze_i_11_n_0_3
    SLICE_X32Y3          LUT6 (Prop_lut6_I2_O)        0.124    34.809 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_11_5/O
                         net (fo=1, estimated)        0.577    35.386    i_dsp/genblk2[2].i_haze/dat_i[3]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      3.841    39.227 r  i_dsp/genblk2[2].i_haze/kp_mult/P[4]
                         net (fo=15, estimated)       1.526    40.753    i_dsp/output_direct[2][4]
    SLICE_X33Y2          LUT5 (Prop_lut5_I0_O)        0.124    40.877 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_10_1/O
                         net (fo=1, estimated)        0.528    41.405    i_dsp/xlnx_opt_genblk2[2].i_haze_i_10_n_0_3
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.124    41.529 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_10_5/O
                         net (fo=1, estimated)        0.737    42.266    i_dsp/genblk2[2].i_haze/dat_i[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841    46.107 r  i_dsp/genblk2[2].i_haze/kp_mult/P[5]
                         net (fo=15, estimated)       1.046    47.153    i_dsp/output_direct[2][5]
    SLICE_X32Y12         LUT5 (Prop_lut5_I0_O)        0.124    47.277 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_9_1/O
                         net (fo=1, estimated)        0.668    47.945    i_dsp/xlnx_opt_genblk2[2].i_haze_i_9_n_0_3
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124    48.069 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_9_5/O
                         net (fo=1, estimated)        0.378    48.447    i_dsp/genblk2[2].i_haze/dat_i[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[5]_P[6])
                                                      3.841    52.288 r  i_dsp/genblk2[2].i_haze/kp_mult/P[6]
                         net (fo=15, estimated)       1.379    53.667    i_dsp/output_direct[2][6]
    SLICE_X35Y6          LUT5 (Prop_lut5_I0_O)        0.124    53.791 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_8_1/O
                         net (fo=1, estimated)        0.521    54.312    i_dsp/xlnx_opt_genblk2[2].i_haze_i_8_n_0_3
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.124    54.436 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_8_5/O
                         net (fo=1, estimated)        0.711    55.147    i_dsp/genblk2[2].i_haze/dat_i[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841    58.988 r  i_dsp/genblk2[2].i_haze/kp_mult/P[7]
                         net (fo=15, estimated)       1.039    60.027    i_dsp/output_direct[2][7]
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    60.151 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_7_1/O
                         net (fo=1, estimated)        0.521    60.672    i_dsp/xlnx_opt_genblk2[2].i_haze_i_7_n_0_3
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124    60.796 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_7_5/O
                         net (fo=1, estimated)        0.378    61.174    i_dsp/genblk2[2].i_haze/dat_i[7]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841    65.015 r  i_dsp/genblk2[2].i_haze/kp_mult/P[8]
                         net (fo=15, estimated)       1.427    66.442    i_dsp/output_direct[2][8]
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.124    66.566 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_6_1/O
                         net (fo=1, estimated)        0.521    67.087    i_dsp/xlnx_opt_genblk2[2].i_haze_i_6_n_0_3
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    67.211 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_6_5/O
                         net (fo=1, estimated)        0.573    67.784    i_dsp/genblk2[2].i_haze/dat_i[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    71.625 r  i_dsp/genblk2[2].i_haze/kp_mult/P[9]
                         net (fo=15, estimated)       1.249    72.874    i_dsp/output_direct[2][9]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.124    72.998 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_5_1/O
                         net (fo=1, estimated)        0.661    73.659    i_dsp/xlnx_opt_genblk2[1].i_haze_i_5_n_0_3
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124    73.783 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_5_5/O
                         net (fo=1, estimated)        0.387    74.170    i_dsp/genblk2[1].i_haze/dat_i[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    78.011 r  i_dsp/genblk2[1].i_haze/kp_mult/P[0]
                         net (fo=11, estimated)       0.970    78.981    i_dsp/output_direct[1][0]
    SLICE_X32Y5          LUT5 (Prop_lut5_I2_O)        0.124    79.105 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_14_1/O
                         net (fo=1, estimated)        0.496    79.601    i_dsp/xlnx_opt_genblk2[1].i_haze_i_14_n_0_3
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    79.725 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_14_5/O
                         net (fo=1, estimated)        0.392    80.117    i_dsp/genblk2[1].i_haze/dat_i[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841    83.958 r  i_dsp/genblk2[1].i_haze/kp_mult/P[1]
                         net (fo=11, estimated)       0.964    84.922    i_dsp/output_direct[1][1]
    SLICE_X32Y6          LUT5 (Prop_lut5_I2_O)        0.124    85.046 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_13_1/O
                         net (fo=1, estimated)        0.543    85.589    i_dsp/xlnx_opt_genblk2[1].i_haze_i_13_n_0_3
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124    85.713 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_13_5/O
                         net (fo=1, estimated)        0.379    86.092    i_dsp/genblk2[1].i_haze/dat_i[1]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      3.841    89.933 r  i_dsp/genblk2[1].i_haze/kp_mult/P[2]
                         net (fo=13, estimated)       0.997    90.930    i_dsp/output_direct[1][2]
    SLICE_X34Y3          LUT5 (Prop_lut5_I2_O)        0.124    91.054 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_12_1/O
                         net (fo=1, estimated)        0.497    91.551    i_dsp/xlnx_opt_genblk2[1].i_haze_i_12_n_0_3
    SLICE_X35Y3          LUT6 (Prop_lut6_I2_O)        0.124    91.675 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_12_5/O
                         net (fo=1, estimated)        0.540    92.215    i_dsp/genblk2[1].i_haze/dat_i[2]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841    96.056 r  i_dsp/genblk2[1].i_haze/kp_mult/P[3]
                         net (fo=13, estimated)       0.972    97.028    i_dsp/output_direct[1][3]
    SLICE_X34Y4          LUT5 (Prop_lut5_I2_O)        0.124    97.152 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_11_1/O
                         net (fo=1, estimated)        0.666    97.818    i_dsp/xlnx_opt_genblk2[0].i_haze_i_11_n_0_3
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124    97.942 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_11_5/O
                         net (fo=1, estimated)        0.817    98.759    i_dsp/genblk2[0].i_haze/dat_i[3]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841   102.600 r  i_dsp/genblk2[0].i_haze/kp_mult/P[0]
                         net (fo=13, estimated)       0.750   103.350    i_dsp/output_direct[0][0]
    SLICE_X29Y11         LUT5 (Prop_lut5_I4_O)        0.124   103.474 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_14_1/O
                         net (fo=1, estimated)        0.634   104.108    i_dsp/xlnx_opt_genblk2[0].i_haze_i_14_n_0_3
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124   104.232 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_14_5/O
                         net (fo=1, estimated)        0.589   104.821    i_dsp/genblk2[0].i_haze/dat_i[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841   108.662 r  i_dsp/genblk2[0].i_haze/kp_mult/P[1]
                         net (fo=13, estimated)       0.552   109.214    i_dsp/output_direct[0][1]
    SLICE_X31Y15         LUT5 (Prop_lut5_I4_O)        0.124   109.338 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_13_1/O
                         net (fo=1, estimated)        0.454   109.792    i_dsp/xlnx_opt_genblk2[0].i_haze_i_13_n_0_3
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.124   109.916 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_13_5/O
                         net (fo=1, estimated)        0.402   110.318    i_dsp/genblk2[0].i_haze/dat_i[1]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      3.841   114.159 r  i_dsp/genblk2[0].i_haze/kp_mult/P[2]
                         net (fo=15, estimated)       0.562   114.721    i_dsp/output_direct[0][2]
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124   114.845 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_12_1/O
                         net (fo=1, estimated)        0.618   115.463    i_dsp/xlnx_opt_genblk2[0].i_haze_i_12_n_0_3
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.124   115.587 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_12_5/O
                         net (fo=1, estimated)        0.395   115.982    i_dsp/genblk2[0].i_haze/dat_i[2]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841   119.823 r  i_dsp/genblk2[0].i_haze/kp_mult/P[3]
                         net (fo=15, estimated)       0.952   120.775    i_dsp/output_direct[0][3]
    SLICE_X32Y3          LUT5 (Prop_lut5_I4_O)        0.124   120.899 r  i_dsp/genblk2[1].i_haze_i_73/O
                         net (fo=1, routed)           0.000   120.899    i_dsp/genblk2[1].i_haze_i_73_n_0
    SLICE_X32Y3          MUXF7 (Prop_muxf7_I0_O)      0.209   121.108 r  i_dsp/genblk2[1].i_haze_i_55/O
                         net (fo=1, estimated)        0.297   121.405    i_dsp/genblk2[1].i_haze_i_55_n_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.297   121.702 r  i_dsp/genblk2[1].i_haze_i_11/O
                         net (fo=1, estimated)        0.392   122.094    i_dsp/genblk2[1].i_haze/dat_i[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      3.841   125.935 r  i_dsp/genblk2[1].i_haze/kp_mult/P[4]
                         net (fo=13, estimated)       0.845   126.780    i_dsp/output_direct[1][4]
    SLICE_X32Y6          LUT5 (Prop_lut5_I2_O)        0.124   126.904 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_10_1/O
                         net (fo=1, estimated)        0.502   127.406    i_dsp/xlnx_opt_genblk2[1].i_haze_i_10_n_0_3
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124   127.530 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_10_5/O
                         net (fo=1, estimated)        0.379   127.909    i_dsp/genblk2[1].i_haze/dat_i[4]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841   131.750 r  i_dsp/genblk2[1].i_haze/kp_mult/P[5]
                         net (fo=13, estimated)       0.825   132.575    i_dsp/output_direct[1][5]
    SLICE_X33Y5          LUT5 (Prop_lut5_I2_O)        0.124   132.699 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_9_1/O
                         net (fo=1, estimated)        0.576   133.275    i_dsp/xlnx_opt_genblk2[1].i_haze_i_9_n_0_3
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124   133.399 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_9_5/O
                         net (fo=1, estimated)        0.379   133.778    i_dsp/genblk2[1].i_haze/dat_i[5]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[5]_P[6])
                                                      3.841   137.619 r  i_dsp/genblk2[1].i_haze/kp_mult/P[6]
                         net (fo=13, estimated)       0.987   138.606    i_dsp/output_direct[1][6]
    SLICE_X34Y7          LUT5 (Prop_lut5_I2_O)        0.124   138.730 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_8_1/O
                         net (fo=1, estimated)        0.496   139.226    i_dsp/xlnx_opt_genblk2[1].i_haze_i_8_n_0_3
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.124   139.350 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_8_5/O
                         net (fo=1, estimated)        0.524   139.874    i_dsp/genblk2[1].i_haze/dat_i[6]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841   143.715 r  i_dsp/genblk2[1].i_haze/kp_mult/P[7]
                         net (fo=13, estimated)       0.832   144.547    i_dsp/output_direct[1][7]
    SLICE_X32Y6          LUT5 (Prop_lut5_I2_O)        0.124   144.671 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_7_1/O
                         net (fo=1, estimated)        0.501   145.172    i_dsp/xlnx_opt_genblk2[1].i_haze_i_7_n_0_3
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124   145.296 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_7_5/O
                         net (fo=1, estimated)        0.378   145.674    i_dsp/genblk2[1].i_haze/dat_i[7]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841   149.515 r  i_dsp/genblk2[1].i_haze/kp_mult/P[8]
                         net (fo=13, estimated)       0.957   150.472    i_dsp/output_direct[1][8]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.124   150.596 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_6_1/O
                         net (fo=1, estimated)        0.528   151.124    i_dsp/xlnx_opt_genblk2[1].i_haze_i_6_n_0_3
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124   151.248 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_6_5/O
                         net (fo=1, estimated)        0.397   151.645    i_dsp/genblk2[1].i_haze/dat_i[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841   155.486 r  i_dsp/genblk2[1].i_haze/kp_mult/P[9]
                         net (fo=13, estimated)       0.988   156.474    i_dsp/output_direct[1][9]
    SLICE_X32Y7          LUT5 (Prop_lut5_I2_O)        0.124   156.598 r  i_dsp/genblk2[0].i_haze_i_71/O
                         net (fo=1, routed)           0.000   156.598    i_dsp/genblk2[0].i_haze_i_71_n_0
    SLICE_X32Y7          MUXF7 (Prop_muxf7_I0_O)      0.209   156.807 r  i_dsp/genblk2[0].i_haze_i_33/O
                         net (fo=1, estimated)        0.297   157.104    i_dsp/genblk2[0].i_haze_i_33_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.297   157.401 r  i_dsp/genblk2[0].i_haze_i_5/O
                         net (fo=1, estimated)        0.728   158.129    i_dsp/genblk2[0].i_haze/dat_i[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      3.841   161.970 r  i_dsp/genblk2[0].i_haze/kp_mult/P[4]
                         net (fo=15, estimated)       0.700   162.670    i_dsp/output_direct[0][4]
    SLICE_X31Y15         LUT5 (Prop_lut5_I4_O)        0.124   162.794 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_10_1/O
                         net (fo=1, estimated)        0.404   163.198    i_dsp/xlnx_opt_genblk2[0].i_haze_i_10_n_0_3
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124   163.322 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_10_5/O
                         net (fo=1, estimated)        0.541   163.863    i_dsp/genblk2[0].i_haze/dat_i[4]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841   167.704 r  i_dsp/genblk2[0].i_haze/kp_mult/P[5]
                         net (fo=15, estimated)       0.555   168.259    i_dsp/output_direct[0][5]
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.124   168.383 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_9_1/O
                         net (fo=1, estimated)        0.454   168.837    i_dsp/xlnx_opt_genblk2[0].i_haze_i_9_n_0_3
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124   168.961 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_9_5/O
                         net (fo=1, estimated)        0.402   169.363    i_dsp/genblk2[0].i_haze/dat_i[5]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[5]_P[6])
                                                      3.841   173.204 r  i_dsp/genblk2[0].i_haze/kp_mult/P[6]
                         net (fo=15, estimated)       0.710   173.914    i_dsp/output_direct[0][6]
    SLICE_X31Y14         LUT5 (Prop_lut5_I4_O)        0.124   174.038 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_8_1/O
                         net (fo=1, estimated)        0.453   174.491    i_dsp/xlnx_opt_genblk2[0].i_haze_i_8_n_0_3
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124   174.615 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_8_5/O
                         net (fo=1, estimated)        0.543   175.158    i_dsp/genblk2[0].i_haze/dat_i[6]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841   178.999 r  i_dsp/genblk2[0].i_haze/kp_mult/P[7]
                         net (fo=15, estimated)       0.559   179.558    i_dsp/output_direct[0][7]
    SLICE_X31Y16         LUT5 (Prop_lut5_I4_O)        0.124   179.682 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_7_1/O
                         net (fo=1, estimated)        0.404   180.086    i_dsp/xlnx_opt_genblk2[0].i_haze_i_7_n_0_3
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.124   180.210 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_7_5/O
                         net (fo=1, estimated)        0.401   180.611    i_dsp/genblk2[0].i_haze/dat_i[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841   184.452 r  i_dsp/genblk2[0].i_haze/kp_mult/P[8]
                         net (fo=15, estimated)       0.733   185.185    i_dsp/output_direct[0][8]
    SLICE_X35Y17         LUT5 (Prop_lut5_I4_O)        0.124   185.309 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_6_1/O
                         net (fo=1, estimated)        0.636   185.945    i_dsp/xlnx_opt_genblk2[0].i_haze_i_6_n_0_3
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124   186.069 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_6_5/O
                         net (fo=1, estimated)        0.397   186.466    i_dsp/genblk2[0].i_haze/dat_i[8]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841   190.307 r  i_dsp/genblk2[0].i_haze/kp_mult/P[10]
                         net (fo=15, estimated)       0.889   191.196    i_dsp/output_direct[0][10]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124   191.320 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_4_1/O
                         net (fo=1, estimated)        0.578   191.898    i_dsp/xlnx_opt_genblk2[2].i_haze_i_4_n_0_3
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.124   192.022 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_4_5/O
                         net (fo=1, estimated)        0.520   192.542    i_dsp/genblk2[2].i_haze/dat_i[10]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[10]_P[10])
                                                      3.841   196.383 r  i_dsp/genblk2[2].i_haze/kp_mult/P[10]
                         net (fo=15, estimated)       0.569   196.952    i_dsp/output_direct[2][10]
    SLICE_X32Y13         LUT5 (Prop_lut5_I4_O)        0.124   197.076 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_4_4/O
                         net (fo=1, estimated)        0.591   197.667    i_dsp/xlnx_opt_genblk2[0].i_haze_i_4_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I5_O)        0.124   197.791 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_4_5/O
                         net (fo=1, estimated)        0.538   198.329    i_dsp/genblk2[0].i_haze/dat_i[10]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841   202.170 r  i_dsp/genblk2[0].i_haze/kp_mult/P[11]
                         net (fo=15, estimated)       0.750   202.920    i_dsp/output_direct[0][11]
    SLICE_X32Y11         LUT5 (Prop_lut5_I4_O)        0.124   203.044 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_3_1/O
                         net (fo=1, estimated)        0.501   203.545    i_dsp/xlnx_opt_genblk2[2].i_haze_i_3_n_0_3
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124   203.669 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_3_5/O
                         net (fo=1, estimated)        0.392   204.061    i_dsp/genblk2[2].i_haze/dat_i[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[11]_P[11])
                                                      3.841   207.902 r  i_dsp/genblk2[2].i_haze/kp_mult/P[11]
                         net (fo=15, estimated)       1.200   209.102    i_dsp/output_direct[2][11]
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.124   209.226 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_3_1/O
                         net (fo=1, estimated)        0.496   209.722    i_dsp/xlnx_opt_genblk2[0].i_haze_i_3_n_0_3
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.124   209.846 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_3_5/O
                         net (fo=1, estimated)        0.713   210.559    i_dsp/genblk2[0].i_haze/dat_i[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_P[12])
                                                      3.841   214.400 r  i_dsp/genblk2[0].i_haze/kp_mult/P[12]
                         net (fo=15, estimated)       0.897   215.297    i_dsp/output_direct[0][12]
    SLICE_X33Y11         LUT5 (Prop_lut5_I4_O)        0.124   215.421 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_2_1/O
                         net (fo=1, estimated)        0.528   215.949    i_dsp/xlnx_opt_genblk2[2].i_haze_i_2_n_0_3
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.124   216.073 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_2_5/O
                         net (fo=1, estimated)        0.521   216.594    i_dsp/genblk2[2].i_haze/dat_i[12]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      3.841   220.435 r  i_dsp/genblk2[2].i_haze/kp_mult/P[12]
                         net (fo=15, estimated)       1.246   221.681    i_dsp/output_direct[2][12]
    SLICE_X32Y8          LUT5 (Prop_lut5_I0_O)        0.124   221.805 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_2_1/O
                         net (fo=1, estimated)        0.496   222.301    i_dsp/xlnx_opt_genblk2[1].i_haze_i_2_n_0_3
    SLICE_X33Y8          LUT6 (Prop_lut6_I2_O)        0.124   222.425 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_2_5/O
                         net (fo=1, estimated)        0.392   222.817    i_dsp/genblk2[1].i_haze/dat_i[12]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841   226.658 r  i_dsp/genblk2[1].i_haze/kp_mult/P[10]
                         net (fo=13, estimated)       0.813   227.471    i_dsp/output_direct[1][10]
    SLICE_X33Y7          LUT5 (Prop_lut5_I2_O)        0.124   227.595 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_4_1/O
                         net (fo=1, estimated)        0.668   228.263    i_dsp/xlnx_opt_genblk2[1].i_haze_i_4_n_0_3
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124   228.387 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_4_5/O
                         net (fo=1, estimated)        0.379   228.766    i_dsp/genblk2[1].i_haze/dat_i[10]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[10]_P[11])
                                                      3.841   232.607 r  i_dsp/genblk2[1].i_haze/kp_mult/P[11]
                         net (fo=13, estimated)       1.154   233.761    i_dsp/output_direct[1][11]
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.124   233.885 r  i_dsp/genblk2[1].i_haze_i_69/O
                         net (fo=1, routed)           0.000   233.885    i_dsp/genblk2[1].i_haze_i_69_n_0
    SLICE_X33Y2          MUXF7 (Prop_muxf7_I0_O)      0.212   234.097 r  i_dsp/genblk2[1].i_haze_i_25/O
                         net (fo=1, estimated)        0.298   234.395    i_dsp/genblk2[1].i_haze_i_25_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I1_O)        0.299   234.694 r  i_dsp/genblk2[1].i_haze_i_3/O
                         net (fo=1, estimated)        0.609   235.303    i_dsp/genblk2[1].i_haze/dat_i[11]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[11]_P[12])
                                                      3.841   239.144 r  i_dsp/genblk2[1].i_haze/kp_mult/P[12]
                         net (fo=13, estimated)       0.828   239.972    i_dsp/output_direct[1][12]
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.124   240.096 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_2_1/O
                         net (fo=1, estimated)        0.637   240.733    i_dsp/xlnx_opt_genblk2[0].i_haze_i_2_n_0_3
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.124   240.857 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_2_5/O
                         net (fo=1, estimated)        0.719   241.576    i_dsp/genblk2[0].i_haze/dat_i[12]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[12]_P[13])
                                                      3.841   245.417 r  i_dsp/genblk2[0].i_haze/kp_mult/P[13]
                         net (fo=29, estimated)       0.568   245.985    i_dsp/output_direct[0][13]
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.124   246.109 f  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_1_1/O
                         net (fo=1, estimated)        0.642   246.751    i_dsp/xlnx_opt_genblk2[2].i_haze_i_1_n_0_3
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124   246.875 r  i_dsp/xlnx_opt_LUT_genblk2[2].i_haze_i_1_5/O
                         net (fo=17, estimated)       0.800   247.675    i_dsp/genblk2[2].i_haze/dat_i[13]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[13])
                                                      3.841   251.516 r  i_dsp/genblk2[2].i_haze/kp_mult/P[13]
                         net (fo=29, estimated)       1.257   252.773    i_dsp/output_direct[2][13]
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.124   252.897 f  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_1_1/O
                         net (fo=1, estimated)        0.519   253.416    i_dsp/xlnx_opt_genblk2[1].i_haze_i_1_n_0_3
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124   253.540 r  i_dsp/xlnx_opt_LUT_genblk2[1].i_haze_i_1_5/O
                         net (fo=17, estimated)       0.728   254.268    i_dsp/genblk2[1].i_haze/dat_i[13]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[16]_P[13])
                                                      3.841   258.109 r  i_dsp/genblk2[1].i_haze/kp_mult/P[13]
                         net (fo=21, estimated)       1.019   259.128    i_dsp/output_direct[1][13]
    SLICE_X35Y13         LUT5 (Prop_lut5_I2_O)        0.124   259.252 f  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_1_1/O
                         net (fo=1, estimated)        0.678   259.930    i_dsp/xlnx_opt_genblk2[0].i_haze_i_1_n_0_3
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.124   260.054 r  i_dsp/xlnx_opt_LUT_genblk2[0].i_haze_i_1_5/O
                         net (fo=17, estimated)       0.816   260.870    i_dsp/genblk2[0].i_haze/dat_i[13]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[9])
                                                      3.841   264.711 r  i_dsp/genblk2[0].i_haze/kp_mult/P[9]
                         net (fo=15, estimated)       0.844   265.555    i_dsp/output_direct[0][9]
    SLICE_X25Y18         LUT5 (Prop_lut5_I4_O)        0.124   265.679 r  i_dsp/genblk3[6].iq_i_61/O
                         net (fo=1, routed)           0.000   265.679    i_dsp/genblk3[6].iq_i_61_n_0
    SLICE_X25Y18         MUXF7 (Prop_muxf7_I0_O)      0.238   265.917 r  i_dsp/genblk3[6].iq_i_25/O
                         net (fo=1, routed)           0.000   265.917    i_dsp/genblk3[6].iq_i_25_n_0
    SLICE_X25Y18         MUXF8 (Prop_muxf8_I0_O)      0.104   266.021 r  i_dsp/genblk3[6].iq_i_5/O
                         net (fo=3, estimated)        0.591   266.612    i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/signal_i[9]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.316   266.928 r  i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta[11]_i_4/O
                         net (fo=1, routed)           0.000   266.928    i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta[11]_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   267.461 r  i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000   267.461    i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta_reg[11]_i_1_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256   267.717 r  i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta_reg[35]_i_2/O[2]
                         net (fo=22, estimated)       0.587   268.304    i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta0[35]
    SLICE_X25Y19         FDRE                                         r  i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     1.487    13.509    i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/clk_i
    SLICE_X25Y19         FDRE                                         r  i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta_reg[14]/C
                         clock pessimism              0.326    13.835    
                         clock uncertainty           -0.069    13.766    
    SLICE_X25Y19         FDRE (Setup_fdre_C_D)       -0.246    13.520    i_dsp/genblk3[6].iq/inputfilter/genblk2[0].lpf/delta_reg[14]
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                        -268.304    
  -------------------------------------------------------------------
                         slack                               -254.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 i_scope/adc_a_raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_a_buf_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.559%)  route 0.265ns (67.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     0.559     2.327    i_scope/adc_clk_i
    SLICE_X27Y50         FDRE                                         r  i_scope/adc_a_raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     2.455 r  i_scope/adc_a_raddr_reg[4]/Q
                         net (fo=7, estimated)        0.265     2.720    i_scope/adc_a_raddr[4]
    RAMB36_X1Y9          RAMB36E1                                     r  i_scope/adc_a_buf_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     0.874     2.748    i_scope/adc_clk_i
    RAMB36_X1Y9          RAMB36E1                                     r  i_scope/adc_a_buf_reg_3/CLKBWRCLK
                         clock pessimism             -0.105     2.643    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129     2.772    i_scope/adc_a_buf_reg_3
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                 -0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5     i_scope/adc_b_buf_reg_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X4Y2      i_ps/axi_master[0]/axi_awfifo_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y3      i_ps/axi_master[0]/axi_wfifo_reg_0_15_60_65/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        1.091ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.092ns,  Total Violation       -0.161ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.518ns (21.912%)  route 1.846ns (78.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 9.970 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.741     5.974    dac_clk_1x
    SLICE_X42Y52         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     6.492 r  dac_rst_reg/Q
                         net (fo=17, estimated)       1.846     8.338    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.265 f  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666     7.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 f  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.948     9.970    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.326    10.296    
                         clock uncertainty           -0.069    10.227    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     9.429    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  1.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.092ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.252%)  route 0.397ns (70.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.003 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.739     1.742    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.588     2.356    dac_clk_1x
    SLICE_X42Y52         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     2.520 r  dac_rst_reg/Q
                         net (fo=17, estimated)       0.397     2.917    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.000     2.874    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.340     2.533    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     3.009    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                 -0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y78    dac_dat_a_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y84    dac_dat_a_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 pwm[1]/v_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[1]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.367ns (42.974%)  route 1.814ns (57.026%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 9.989 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      1.755     5.988    pwm[1]/clk
    SLICE_X43Y39         FDRE                                         r  pwm[1]/v_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  pwm[1]/v_r_reg[2]/Q
                         net (fo=2, estimated)        1.005     7.449    pwm[1]/v_r[2]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.573 r  pwm[1]/pwm_o_i_11/O
                         net (fo=1, routed)           0.000     7.573    pwm[1]/pwm_o_i_11_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.106 r  pwm[1]/pwm_o_reg_i_3/CO[3]
                         net (fo=1, estimated)        0.000     8.106    pwm[1]/pwm_o_reg_i_3_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.360 r  pwm[1]/pwm_o_reg_i_2/CO[0]
                         net (fo=1, estimated)        0.809     9.169    pwm[1]/p_1_in
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      1.967     9.989    pwm[1]/clk
    OLOGIC_X0Y48         FDRE                                         r  pwm[1]/pwm_o_reg/C
                         clock pessimism              0.326    10.315    
                         clock uncertainty           -0.063    10.252    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -1.077     9.175    pwm[1]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.175    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pwm[0]/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.674%)  route 0.121ns (39.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     1.003 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.739     1.742    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      0.592     2.360    pwm[0]/clk
    SLICE_X40Y41         FDRE                                         r  pwm[0]/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     2.501 r  pwm[0]/v_reg[3]/Q
                         net (fo=3, estimated)        0.121     2.622    pwm[0]/v_reg_n_0_[3]
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.667 r  pwm[0]/v_r[4]_i_1/O
                         net (fo=1, routed)           0.000     2.667    pwm[0]/v_r[4]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  pwm[0]/v_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      0.862     2.736    pwm[0]/clk
    SLICE_X41Y41         FDRE                                         r  pwm[0]/v_r_reg[4]/C
                         clock pessimism             -0.359     2.376    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092     2.468    pwm[0]/v_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y44    pwm[0]/b_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X40Y44    pwm[0]/b_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          162  Failing Endpoints,  Worst Slack       -2.325ns,  Total Violation      -80.054ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 3.230ns (46.609%)  route 3.700ns (53.391%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 7.770 - 5.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, estimated)      1.711     3.019    i_ps/system_i/system_i/xadc/inst/bus2ip_clk
    SLICE_X5Y61          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456     3.475 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/Q
                         net (fo=4, estimated)        0.735     4.210    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_WrAck
    SLICE_X4Y61          LUT2 (Prop_lut2_I0_O)        0.150     4.360 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=5, estimated)        1.012     5.372    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_awready
    SLICE_X3Y61          LUT5 (Prop_lut5_I2_O)        0.376     5.748 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_INST_0/O
                         net (fo=26, estimated)       0.667     6.415    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y62          LUT4 (Prop_lut4_I3_O)        0.332     6.747 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.747    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     7.297    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.519 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, estimated)        0.506     8.025    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[4]
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.299     8.324 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     8.324    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.856 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     8.856    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.169 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, estimated)        0.780     9.949    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X3Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.147     6.147    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.238 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, estimated)      1.532     7.770    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X3Y64          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.222     7.992    
                         clock uncertainty           -0.083     7.909    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)       -0.285     7.624    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                 -2.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.271%)  route 0.201ns (58.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.509     0.509    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.535 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, estimated)      0.562     1.097    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X7Y51          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.238 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, estimated)        0.201     1.438    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[5]
    SLICE_X8Y51          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.536     0.536    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.565 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=851, estimated)      0.831     1.396    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X8Y51          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.265     1.131    
    SLICE_X8Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.314    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X0Y60  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y57  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.537ns,  Total Violation      -69.334ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 10.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, estimated)        0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     8.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     9.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     9.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.768 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     0.713    10.481    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000    10.481    
                         clock uncertainty           -0.166    10.315    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001    10.314    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  6.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.537ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, estimated)        0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     2.151     6.384    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.384    
                         clock uncertainty            0.166     6.550    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.742    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.742    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.537    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        3.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 i_dsp/sum2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.580ns (13.647%)  route 3.670ns (86.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 13.578 - 8.000 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     1.749     5.982    i_dsp/clk_i
    SLICE_X43Y16         FDRE                                         r  i_dsp/sum2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456     6.438 f  i_dsp/sum2_reg[13]/Q
                         net (fo=16, estimated)       1.166     7.604    i_dsp/dac_saturate[1]/input_i[13]
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  i_dsp/dac_saturate[1]/output_o[0]_INST_0/O
                         net (fo=11, estimated)       2.504    10.232    dac_dat_b[0]_i_1_n_0
    SLICE_X43Y84         FDRE                                         r  dac_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.265 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666    11.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.556    13.578    dac_clk_1x
    SLICE_X43Y84         FDRE                                         r  dac_dat_b_reg[0]/C
                         clock pessimism              0.113    13.691    
                         clock uncertainty           -0.189    13.503    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)       -0.061    13.442    dac_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.247ns (21.776%)  route 0.887ns (78.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     0.586     2.354    i_dsp/clk_i
    SLICE_X42Y18         FDRE                                         r  i_dsp/sum1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.502 r  i_dsp/sum1_reg[17]/Q
                         net (fo=24, estimated)       0.214     2.716    i_dsp/dac_saturate[0]/input_i[17]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.099     2.815 r  i_dsp/dac_saturate[0]/output_o[11]_INST_0/O
                         net (fo=13, estimated)       0.674     3.489    dac_dat_a[11]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.855     2.729    dac_clk_1x
    SLICE_X43Y61         FDRE                                         r  dac_dat_a_reg[11]/C
                         clock pessimism             -0.063     2.665    
                         clock uncertainty            0.189     2.854    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.070     2.924    dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.489    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
Hold  :           66  Failing Endpoints,  Worst Slack       -0.280ns,  Total Violation      -10.538ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 i_ams/dac_c_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.434%)  route 2.126ns (78.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 9.601 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     1.755     5.988    i_ams/clk_i
    SLICE_X40Y39         FDRE                                         r  i_ams/dac_c_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  i_ams/dac_c_o_reg[15]/Q
                         net (fo=2, estimated)        2.126     8.570    pwm[2]/cfg[15]
    SLICE_X41Y4          LUT5 (Prop_lut5_I0_O)        0.124     8.694 r  pwm[2]/b[15]_i_2/O
                         net (fo=1, routed)           0.000     8.694    pwm[2]/b[15]_i_2_n_0
    SLICE_X41Y4          FDRE                                         r  pwm[2]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      1.579     9.601    pwm[2]/clk
    SLICE_X41Y4          FDRE                                         r  pwm[2]/b_reg[15]/C
                         clock pessimism              0.113     9.714    
                         clock uncertainty           -0.189     9.526    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)        0.029     9.555    pwm[2]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  0.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.280ns  (arrival time - required time)
  Source:                 i_ams/dac_a_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[0]/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.528%)  route 0.126ns (40.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=7639, estimated)     0.594     2.362    i_ams/clk_i
    SLICE_X43Y47         FDRE                                         r  i_ams/dac_a_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.503 r  i_ams/dac_a_o_reg[6]/Q
                         net (fo=2, estimated)        0.126     2.630    pwm[0]/cfg[6]
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.675 r  pwm[0]/b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.675    pwm[0]/b[6]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  pwm[0]/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=215, estimated)      0.864     2.738    pwm[0]/clk
    SLICE_X41Y47         FDRE                                         r  pwm[0]/b_reg[6]/C
                         clock pessimism             -0.063     2.674    
                         clock uncertainty            0.189     2.863    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.092     2.955    pwm[0]/b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                 -0.280    





