INFO: [HLS 200-0] Workspace E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5 opened at Sat Sep 01 17:16:07 +0200 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command     config_clock returned 0; 0 sec.
Execute     config_clock -quiet -name default -uncertainty 0.1 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
Command     config_clock returned 0; 0 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.002 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source returned 0; 0 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source returned 0; 0 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source returned 0; 0 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.004 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_old.lib 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_vivado.lib 
Command       ap_source returned 0; 0 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0.001 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.001 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.003 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Command       ap_source returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.001 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.004 sec.
Command     import_lib returned 0; 0.018 sec.
Execute     source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0.002 sec.
Execute             source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0.006 sec.
Command           ap_source returned 0; 0.009 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.009 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.006 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0.002 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.076 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.107 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.108 sec.
Command     ap_source returned 0; 0.109 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_hp.lib 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.003 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0.027 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0.001 sec.
Execute             source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.03 sec.
Command       ap_source returned 0; 0.03 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq_hp.hlp 
Command       ap_source returned 0; 0.001 sec.
Command     import_lib returned 0; 0.042 sec.
Execute     source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0.001 sec.
Command     ap_source returned 0; 0.001 sec.
Execute     set_part xc7z007sclg225-1 
Execute       add_library xilinx/zynq/zynq:xc7z007s:clg225:-1 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xc7z007s 
Command         license_isbetapart returned 1; 0.009 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed slow 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0.014 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Command       add_library returned 0; 0.002 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.064 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Execute     config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Command     config_chip_info returned 0; 0 sec.
Execute     config_chip_info -quiet -speed slow 
Command     config_chip_info returned 0; 0 sec.
Command   open_solution returned 0; 0.275 sec.
Execute   set_part xc7z007sclg225-1 
Execute     add_library xilinx/zynq/zynq:xc7z007s:clg225:-1 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       license_isbetapart xc7z007s 
Command       license_isbetapart returned 1; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed slow 
Command       config_chip_info returned 0; 0 sec.
Command     add_library returned 0; 0.004 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     add_library returned 0; 0.002 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Command   set_part returned 0; 0.032 sec.
Execute   create_clock -period 10 -name default 
Command   create_clock returned 0; 0.002 sec.
Execute   set_clock_uncertainty 0.1 
Command   set_clock_uncertainty returned 0; 0.001 sec.
Execute   source ./abmofParseEvents/solution5/directives.tcl 
Execute     set_directive_interface -mode ap_fifo parseEvents eventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
Command     set_directive_interface returned 0; 0.003 sec.
Execute     set_directive_interface -mode ap_fifo parseEvents data 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
Command     set_directive_interface returned 0; 0.03 sec.
Execute     set_directive_inline accumulateHW 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Command     set_directive_inline returned 0; 0.023 sec.
Execute     set_directive_pipeline parseEvents/loop_1 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.015 sec.
Execute     set_directive_dependence -variable glPLSlices -type inter -direction RAW -dependent false parseEvents 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
Command     set_directive_dependence returned 0; 0.018 sec.
Execute     set_directive_resource -core RAM_2P_BRAM parseEvents glPLSlices 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
Command     set_directive_resource returned 0; 0.027 sec.
Execute     set_directive_array_partition -type cyclic -factor 16 -dim 2 parseEvents glPLSlices 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
Command     set_directive_array_partition returned 0; 0.023 sec.
Execute     set_directive_occurrence -cycle 5000 parseEvents/Cond_Region 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
Command     set_directive_occurrence returned 0; 0.016 sec.
Execute     set_directive_array_partition -type complete -dim 0 parseEvents refBlock 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
Command     set_directive_array_partition returned 0; 0.026 sec.
Execute     set_directive_array_partition -type complete -dim 0 parseEvents targetBlocks 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredtargetBlocks complete=positionBoolean0type dim=0 
Command     set_directive_array_partition returned 0; 0.016 sec.
Execute     set_directive_resource -core AddSub_DSP calcOF/readRefBlockLoop1 tmp1 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredtargetBlocks complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp1 core=AddSub_DSP 
Command     set_directive_resource returned 0; 0.018 sec.
Execute     set_directive_resource -core AddSub_DSP calcOF/readRefBlockLoop1 tmp2 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredtargetBlocks complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp1 core=AddSub_DSP 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp2 core=AddSub_DSP 
Command     set_directive_resource returned 0; 0.016 sec.
Execute     set_directive_allocation -limit 60 -type core calcOF AddSub_DSP 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredtargetBlocks complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp1 core=AddSub_DSP 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp2 core=AddSub_DSP 
INFO: [HLS 200-0] Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredAddSub_DSP limit=60 core=positionBoolean0type 
Command     set_directive_allocation returned 0; 0.017 sec.
Execute     set_directive_resource -core AddSub_DSP calcOF/calOFInnerLoop1 tmpSum 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredtargetBlocks complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp1 core=AddSub_DSP 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp2 core=AddSub_DSP 
INFO: [HLS 200-0] Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredAddSub_DSP limit=60 core=positionBoolean0type 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmpSum core=AddSub_DSP 
Command     set_directive_resource returned 0; 0.016 sec.
Command   ap_source returned 0; 0.267 sec.
Execute   csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file 'abmofParseEvents/src/abmof_hw_accel.cpp' ...
INFO: [HLS 200-0] Compiling one TU...
Execute       is_m_axi_addr64 
Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling abmofParseEvents/src/abmof_hw_accel.cpp as C++
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       is_encrypted abmofParseEvents/src/abmof_hw_accel.cpp 
Command       is_encrypted returned 0; 0.001 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "abmofParseEvents/src/abmof_hw_accel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.1/msys -hls -fno-exceptions -D__llvm__ -E abmofParseEvents/src/abmof_hw_accel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp
Command       clang returned 0; 0.801 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp"  -o "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/useless.bc
Command       clang returned 0; 1.129 sec.
INFO: [HLS 200-0] GCC PP time: 1 seconds per iteration
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredtargetBlocks complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp1 core=AddSub_DSP 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp2 core=AddSub_DSP 
INFO: [HLS 200-0] Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredAddSub_DSP limit=60 core=positionBoolean0type 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmpSum core=AddSub_DSP 
Execute       list_core -type functional_unit 
Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp.ap-line.cpp E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute       cdt  "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp.ap-line.cpp"  -m "parseEvents" -o "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp.ap-cdt.cpp" --pp --directive E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/solution5.directive --source E:/xfOpenCV/hls_2018_1/abmofParseEvents/src/abmof_hw_accel.cpp --error E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db --ca --es --gf --pd --p2d E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db --sd --scff E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/.systemc_flag --ad 
Command       cdt returned 0; 5.409 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pp.0.cpp.ap-cdt.cpp E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pragma.0.cpp E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       source E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0.004 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.1/msys -hls -fno-exceptions -D__llvm__ -E E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pragma.2.cpp
Command       clang returned 0; 0.781 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Processing labels
Execute       clang  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.g.bc
Command       clang returned 0; 1.111 sec.
Execute       source E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/ve_warning.tcl 
Command       ap_source returned 0; 0.001 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
Execute       source E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0.001 sec.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'AddSub_DSP' cannot be applied: Variable 'tmpSum' has no assigment in 'calcOF/calOFInnerLoop1'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.609 ; gain = 45.434
INFO: [HLS 200-0] Linking Release ...
Execute       llvm-ld E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.bc -hls-opt -except-internalize parseEvents -LD:/Xilinx/Vivado/2018.1/win64/lib -lm_basic -lhlsmc++ -lhlsm -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o 
Command       llvm-ld returned 0; 0.827 sec.
Execute       disassemble E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o 
Execute         is_encrypted E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.bc 
Command         is_encrypted returned 0; 0.001 sec.
Command       disassemble returned 0; 0.11 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
Execute       llvm-ld E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/abmof_hw_accel.g.bc -hls-opt -except-internalize parseEvents -LD:/Xilinx/Vivado/2018.1/win64/lib -lm_basic -lhlsmc++ -lhlsm -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g 
Command       llvm-ld returned 0; 0.825 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.629 ; gain = 45.453
Execute       ::config_rtl 
Command       config_rtl returned 0; 0.001 sec.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 -enable_clang39=0 
Execute         cleanup_all_models 
Command         cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.pp.bc -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.pp.0.bc -f 
Command         transform returned 0; 0.031 sec.
Execute         llvm-ld E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2018.1/win64/lib -lfloatconversion -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.0 
Command         llvm-ld returned 0; 0.435 sec.
INFO: [HLS 200-0] Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top parseEvents -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.0.bc -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'accumulateHW' into 'parseEvents' (abmofParseEvents/src/abmof_hw_accel.cpp:201).
Command         transform returned 0; 0.142 sec.
Execute         disassemble E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.1 E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.1 
Execute           is_encrypted E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.1.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.106 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 122.820 ; gain = 64.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.1.bc -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.2.prechk.bc -f 
WARNING: [XFORM 203-311] Cannot apply functional unit assignment of 'ADDSUB_DSP'(abmofParseEvents/src/abmof_hw_accel.cpp:102:1) on operation of 'DSP_tmp2', due to incompatible operation sets. The resource directive is discarded.
Command         transform returned 0; 0.114 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
Execute         transform -syn-check E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.2.prechk.bc -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] abmofParseEvents/src/abmof_hw_accel.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform returned 0; 0.032 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 126.395 ; gain = 68.219
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.g.1.bc to E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
Execute         transform -hls -tmp E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.1.bc -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Cannot apply functional unit assignment of 'ADDSUB_DSP'(abmofParseEvents/src/abmof_hw_accel.cpp:102:1) on operation of 'DSP_tmp2', due to incompatible operation sets. The resource directive is discarded.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_1' (abmofParseEvents/src/abmof_hw_accel.cpp:183) in function 'parseEvents' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calcOF' (abmofParseEvents/src/abmof_hw_accel.cpp:93).
INFO: [XFORM 203-501] Unrolling loop 'accumulateHW_label1' (abmofParseEvents/src/abmof_hw_accel.cpp:28) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'accumulateHW_label2' (abmofParseEvents/src/abmof_hw_accel.cpp:33) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'readRefBlockLoop1' (abmofParseEvents/src/abmof_hw_accel.cpp:96) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'readBlockInnerLoop1' (abmofParseEvents/src/abmof_hw_accel.cpp:103) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'parseEvents_label3' (abmofParseEvents/src/abmof_hw_accel.cpp:106) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop1' (abmofParseEvents/src/abmof_hw_accel.cpp:117) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFInnerLoop1' (abmofParseEvents/src/abmof_hw_accel.cpp:119) in function 'calcOF' completely.
INFO: [XFORM 203-101] Partitioning array 'targetBlocks.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlock.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 2 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'targetBlocks.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlock.V'  in dimension 2 completely.
Command         transform returned 0; 10.49 sec.
Execute         disassemble E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.1.tmp E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.1.tmp 
Execute           is_encrypted E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.1.tmp.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.137 sec.
INFO: [HLS 200-0] Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.1.tmp.bc -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (abmofParseEvents/src/abmof_hw_accel.cpp:131:1) in function 'calcOF'... converting 676 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'parseEvents' (abmofParseEvents/src/abmof_hw_accel.cpp:141)...4 expression(s) balanced.
Command         transform returned 0; 8.038 sec.
Execute         disassemble E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.2 E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.2 
Execute           is_encrypted E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.2.bc 
Command           is_encrypted returned 0; 0.001 sec.
Command         disassemble returned 0; 0.12 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 169.863 ; gain = 111.688
INFO: [HLS 200-0] Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize -validate-dataflow -cdfg-build E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.2.bc -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.7'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.4'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.13'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.11'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.10'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.15'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.6'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.9'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.8'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.12'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.14'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.5'.
Command         transform returned 0; 12.753 sec.
Execute         disassemble E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.3 E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.3 
Execute           is_encrypted E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution5/.autopilot/db/a.o.3.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.093 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 230.379 ; gain = 172.203
INFO: [HLS 200-0] Finish building internal data model.
Command       opt_and_import_c returned 0; 32.648 sec.
Command     elaborate returned 0; 44.707 sec.
Execute     autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
Execute       ap_set_top_model parseEvents 
Command       ap_set_top_model returned 0; 0 sec.
Execute       get_model_list parseEvents -filter all-wo-channel -topdown 
Command       get_model_list returned 0; 0 sec.
Execute       preproc_iomode -model parseEvents 
Command       preproc_iomode returned 0; 0.001 sec.
Execute       preproc_iomode -model calcOF 
Command       preproc_iomode returned 0; 0 sec.
Execute       get_model_list parseEvents -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: calcOF parseEvents
INFO: [HLS 200-0] Configuring Module : calcOF ...
Execute       set_default_model calcOF 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit calcOF 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : parseEvents ...
Execute       set_default_model parseEvents 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit parseEvents 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: calcOF parseEvents
INFO: [HLS 200-0] Preprocessing Module: calcOF ...
Execute       set_default_model calcOF 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model calcOF 
Command       cdfg_preprocess returned 0; 0.124 sec.
Execute       rtl_gen_preprocess calcOF 
Command       rtl_gen_preprocess returned 0; 0.001 sec.
INFO: [HLS 200-0] Preprocessing Module: parseEvents ...
Execute       set_default_model parseEvents 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model parseEvents 
Command       cdfg_preprocess returned 0; 0.013 sec.
Execute       rtl_gen_preprocess parseEvents 
Command       rtl_gen_preprocess returned 0; 0.002 sec.
INFO: [HLS 200-0] Model list for synthesis: calcOF parseEvents
