// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright 2023, 2025 NXP
 */

/dts-v1/;

#include "imx8mp-evk-multicore-rtos.dts"
#include "imx8mp-generic-mbox.dtsi"
#include "imx8mp-generic-mbox-1.dtsi"

/ {
	aliases {
		i2c0 = &i2c1;
		i2c1 = &i2c2;
		i2c2 = &i2c_rpbus_3;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		vdev0vring0: vdev0vring0@55000000 {
			reg = <0 0x55000000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@55008000 {
			reg = <0 0x55008000 0 0x8000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@55400000 {
			compatible = "shared-dma-pool";
			reg = <0 0x55400000 0 0x100000>;
			no-map;
		};

		rsc_table: rsc-table@550ff000 {
			reg = <0 0x550ff000 0 0x1000>;
			no-map;
		};

		vdev0vring0_ca53_2: vdev0vring0@fe100000 {
			reg = <0 0xfe100000 0 0x8000>;
			no-map;
		};

		vdev0vring1_ca53_2: vdev0vring1@fe108000 {
			reg = <0 0xfe108000 0 0x8000>;
			no-map;
		};

		rsc_table_ca53_2: rsc-table@fe1f0000 {
			reg = <0 0xfe1f0000 0 0x1000>;
			no-map;
		};

		vdev0buffer_ca53_2: vdev0buffer@fe200000 {
			compatible = "shared-dma-pool";
			reg = <0 0xfe200000 0 0x100000>;
			no-map;
		};

		vdev0vring0_ca53_3: vdev0vring0@fe110000 {
			reg = <0 0xfe110000 0 0x8000>;
			no-map;
		};

		vdev0vring1_ca53_3: vdev0vring1@fe118000 {
			reg = <0 0xfe118000 0 0x8000>;
			no-map;
		};

		rsc_table_ca53_3: rsc-table@fe1f1000 {
			reg = <0 0xfe1f1000 0 0x1000>;
			no-map;
		};

		vdev0buffer_ca53_3: vdev0buffer@fe300000 {
			compatible = "shared-dma-pool";
			reg = <0 0xfe300000 0 0x100000>;
			no-map;
		};
	};

	sound-wm8960 {
		status = "disabled";
	};

	imx8mp-cm7 {
		clocks = <&clk IMX8MP_CLK_M7_DIV>,
			 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_AUDPLL_ROOT>;
		clock-names = "core", "audio";
	};
};

&ca53_2 {
	memory-region = <&vdev0buffer_ca53_2>, <&vdev0vring0_ca53_2>, <&vdev0vring1_ca53_2>, <&rsc_table_ca53_2>, <&rtos_ca53_reserved>;
	dma-coherent;
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&gen_sw_mbox 0 0 1	/* Tx channel with ACK */
		  &gen_sw_mbox 1 0 0	/* Rx channel without ACK */
		  &gen_sw_mbox 2 0 1>;	/* RXDB channel with ACK */
	fsl,startup-delay-ms = <50>;
};

&ca53_3 {
	memory-region = <&vdev0buffer_ca53_3>, <&vdev0vring0_ca53_3>, <&vdev0vring1_ca53_3>, <&rsc_table_ca53_3>, <&rtos_ca53_reserved>;
	dma-coherent;
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&gen_sw_mbox_1 0 0 1		/* Tx channel with ACK */
		  &gen_sw_mbox_1 1 0 0		/* Rx channel without ACK */
		  &gen_sw_mbox_1 2 0 1>;	/* RXDB channel with ACK */
	fsl,startup-delay-ms = <50>;
};

&sai3 {
	status = "disabled";
};

&clk {
	init-on-array = <IMX8MP_CLK_USDHC3_ROOT
			 IMX8MP_CLK_NAND_USDHC_BUS
			 IMX8MP_CLK_HSIO_ROOT
			 IMX8MP_CLK_UART3_ROOT
			 IMX8MP_CLK_UART4_ROOT>;
};

/delete-node/ &i2c3;

&i2c_rpbus_3 {
	compatible = "fsl,i2c-rpbus";
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	pca6416: gpio@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	ov5640_1: ov5640_mipi@3c {
		compatible = "ovti,ov5640";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_csi0_pwn>, <&pinctrl_csi0_rst>;
		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
		clock-names = "xclk";
		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
		assigned-clock-rates = <24000000>;
		csi_id = <0>;
		powerdown-gpios = <&gpio4 1 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio4 0 GPIO_ACTIVE_LOW>;
		mclk = <24000000>;
		mclk_source = <0>;
		mipi_csi;
		status = "disabled";

		port {
			ov5640_mipi_1_ep: endpoint {
				remote-endpoint = <&mipi_csi1_ep>;
				data-lanes = <1 2>;
				clock-lanes = <0>;
			};
		};
	};

	codec: wm8960@1a {
		compatible = "wlf,wm8960,lpa";
		reg = <0x1a>;
		wlf,shared-lrclk;
		SPKVDD1-supply = <&reg_audio_pwr>;
	};
};
