;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	JMP @12, #200
	JMP @42, #200
	SPL 0, <402
	MOV -1, <-20
	SUB 3, 26
	DJN 0, <402
	JMZ @270, @0
	ADD #270, <0
	ADD -280, 31
	CMP -7, <-25
	SUB 20, @12
	ADD 30, 9
	ADD 30, 9
	DAT #127, #100
	SUB -207, <-120
	SPL 10, @0
	SUB -207, <-120
	SLT #512, <10
	JMP @-100, 150
	SUB @-127, 100
	JMZ -280, 31
	DJN -8, @-29
	JMP 0, -92
	SUB <0, <502
	SUB -207, <-120
	SUB 0, <802
	ADD 280, 641
	SLT #100, 5
	JMN 100, 5
	SUB 0, 402
	DJN 0, 502
	JMN 100, 5
	ADD -280, 31
	ADD -280, 31
	MOV -7, <-20
	ADD 270, 60
	SLT -280, 31
	MOV -7, <-20
	ADD -280, 31
	MOV -7, <-20
	JMP 0, #2
	MOV -7, <-20
	CMP #0, @12
	CMP #0, @12
	MOV -7, <-20
