Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Wed Dec  3 13:43:30 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt basiclights_impl_1.twr basiclights_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/project/fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 93.2987%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 138 endpoints;  Total Negative Slack: 306.856 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
dimmer_inst/led_out_i1/Q                |          No required time
dimmer_inst/led_out_i2/Q                |          No required time
dimmer_inst/led_out_i3/Q                |          No required time
dimmer_inst/led_out_i4/Q                |          No required time
dimmer_inst/led_out_i5/Q                |          No required time
dimmer_inst/led_out_i6/Q                |          No required time
dimmer_inst/led_out_i7/Q                |          No required time
dimmer_inst/led_out_i8/Q                |          No required time
dimmer_inst/led_out_i9/Q                |          No required time
dimmer_inst/led_out_i10/Q               |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        12
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
counter_inst/internal_count__674__i7/SR |           No arrival time
{counter_inst/internal_count__674__i5/SR   counter_inst/internal_count__674__i6/SR}                           
                                        |           No arrival time
{counter_inst/internal_count__674__i3/SR   counter_inst/internal_count__674__i4/SR}                           
                                        |           No arrival time
{counter_inst/internal_count__674__i1/SR   counter_inst/internal_count__674__i2/SR}                           
                                        |           No arrival time
counter_inst/internal_count__674__i0/SR |           No arrival time
dimmer_inst/pwm_counter_435__i7/SR      |           No arrival time
{dimmer_inst/pwm_counter_435__i5/SR   dimmer_inst/pwm_counter_435__i6/SR}                           
                                        |           No arrival time
{dimmer_inst/pwm_counter_435__i3/SR   dimmer_inst/pwm_counter_435__i4/SR}                           
                                        |           No arrival time
{dimmer_inst/pwm_counter_435__i1/SR   dimmer_inst/pwm_counter_435__i2/SR}                           
                                        |           No arrival time
dimmer_inst/pwm_counter_435__i0/SR      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       103
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset_in                                |                     input
square                                  |                     input
led[7]                                  |                    output
led[8]                                  |                    output
led[9]                                  |                    output
led[10]                                 |                    output
led[11]                                 |                    output
led[6]                                  |                    output
led[5]                                  |                    output
led[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        14
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          26.605 ns |         37.587 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{dimmer_inst/brightness[0]_i87/SP   dimmer_inst/brightness[0]_i88/SP}              
                                         |   -5.773 ns 
{dimmer_inst/brightness[0]_i81/SP   dimmer_inst/brightness[0]_i82/SP}              
                                         |   -5.773 ns 
{dimmer_inst/brightness[0]_i85/SP   dimmer_inst/brightness[0]_i86/SP}              
                                         |   -5.178 ns 
{dimmer_inst/brightness[0]_i83/SP   dimmer_inst/brightness[0]_i84/SP}              
                                         |   -5.178 ns 
{dimmer_inst/brightness[0]_i55/SP   dimmer_inst/brightness[0]_i56/SP}              
                                         |   -4.782 ns 
{dimmer_inst/brightness[0]_i53/SP   dimmer_inst/brightness[0]_i54/SP}              
                                         |   -4.782 ns 
{dimmer_inst/brightness[0]_i51/SP   dimmer_inst/brightness[0]_i52/SP}              
                                         |   -4.782 ns 
{dimmer_inst/brightness[0]_i21/SP   dimmer_inst/brightness[0]_i22/SP}              
                                         |   -3.883 ns 
{dimmer_inst/brightness[0]_i19/SP   dimmer_inst/brightness[0]_i20/SP}              
                                         |   -3.883 ns 
{dimmer_inst/brightness[0]_i17/SP   dimmer_inst/brightness[0]_i18/SP}              
                                         |   -3.883 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         138 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i87/SP   dimmer_inst/brightness[0]_i88/SP}  (SLICE_R18C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.772 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.476                 22.523  3       
dimmer_inst/n9                                               NET DELAY           0.304                 22.827  3       
dimmer_inst.i5_2_lut_adj_34/D->dimmer_inst.i5_2_lut_adj_34/Z
                                          SLICE_R18C6D       C1_TO_F1_DELAY      0.449                 23.276  1       
dimmer_inst/n13_adj_391                                      NET DELAY           2.168                 25.444  1       
dimmer_inst/i1_4_lut_adj_36/C->dimmer_inst/i1_4_lut_adj_36/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY      0.449                 25.893  9       
dimmer_inst/n1289                                            NET DELAY           2.168                 28.061  9       
dimmer_inst/i3965_3_lut_4_lut/D->dimmer_inst/i3965_3_lut_4_lut/Z
                                          SLICE_R18C7A       D0_TO_F0_DELAY      0.449                 28.510  4       
dimmer_inst/n1631                                            NET DELAY           3.397                 31.907  4       
{dimmer_inst/brightness[0]_i87/SP   dimmer_inst/brightness[0]_i88/SP}
                                                             ENDPOINT            0.000                 31.907  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i87/CK   dimmer_inst/brightness[0]_i88/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.772  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i81/SP   dimmer_inst/brightness[0]_i82/SP}  (SLICE_R18C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.772 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.476                 22.523  3       
dimmer_inst/n9                                               NET DELAY           0.304                 22.827  3       
dimmer_inst.i5_2_lut_adj_34/D->dimmer_inst.i5_2_lut_adj_34/Z
                                          SLICE_R18C6D       C1_TO_F1_DELAY      0.449                 23.276  1       
dimmer_inst/n13_adj_391                                      NET DELAY           2.168                 25.444  1       
dimmer_inst/i1_4_lut_adj_36/C->dimmer_inst/i1_4_lut_adj_36/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY      0.449                 25.893  9       
dimmer_inst/n1289                                            NET DELAY           2.168                 28.061  9       
dimmer_inst/i3965_3_lut_4_lut/D->dimmer_inst/i3965_3_lut_4_lut/Z
                                          SLICE_R18C7A       D0_TO_F0_DELAY      0.449                 28.510  4       
dimmer_inst/n1631                                            NET DELAY           3.397                 31.907  4       
{dimmer_inst/brightness[0]_i81/SP   dimmer_inst/brightness[0]_i82/SP}
                                                             ENDPOINT            0.000                 31.907  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i81/CK   dimmer_inst/brightness[0]_i82/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.906)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.772  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i85/SP   dimmer_inst/brightness[0]_i86/SP}  (SLICE_R18C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.177 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.476                 22.523  3       
dimmer_inst/n9                                               NET DELAY           0.304                 22.827  3       
dimmer_inst.i5_2_lut_adj_34/D->dimmer_inst.i5_2_lut_adj_34/Z
                                          SLICE_R18C6D       C1_TO_F1_DELAY      0.449                 23.276  1       
dimmer_inst/n13_adj_391                                      NET DELAY           2.168                 25.444  1       
dimmer_inst/i1_4_lut_adj_36/C->dimmer_inst/i1_4_lut_adj_36/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY      0.449                 25.893  9       
dimmer_inst/n1289                                            NET DELAY           2.168                 28.061  9       
dimmer_inst/i3965_3_lut_4_lut/D->dimmer_inst/i3965_3_lut_4_lut/Z
                                          SLICE_R18C7A       D0_TO_F0_DELAY      0.449                 28.510  4       
dimmer_inst/n1631                                            NET DELAY           2.802                 31.312  4       
{dimmer_inst/brightness[0]_i85/SP   dimmer_inst/brightness[0]_i86/SP}
                                                             ENDPOINT            0.000                 31.312  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i85/CK   dimmer_inst/brightness[0]_i86/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.311)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.177  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i83/SP   dimmer_inst/brightness[0]_i84/SP}  (SLICE_R18C7C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -5.177 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.476                 22.523  3       
dimmer_inst/n9                                               NET DELAY           0.304                 22.827  3       
dimmer_inst.i5_2_lut_adj_34/D->dimmer_inst.i5_2_lut_adj_34/Z
                                          SLICE_R18C6D       C1_TO_F1_DELAY      0.449                 23.276  1       
dimmer_inst/n13_adj_391                                      NET DELAY           2.168                 25.444  1       
dimmer_inst/i1_4_lut_adj_36/C->dimmer_inst/i1_4_lut_adj_36/Z
                                          SLICE_R18C7A       D1_TO_F1_DELAY      0.449                 25.893  9       
dimmer_inst/n1289                                            NET DELAY           2.168                 28.061  9       
dimmer_inst/i3965_3_lut_4_lut/D->dimmer_inst/i3965_3_lut_4_lut/Z
                                          SLICE_R18C7A       D0_TO_F0_DELAY      0.449                 28.510  4       
dimmer_inst/n1631                                            NET DELAY           2.802                 31.312  4       
{dimmer_inst/brightness[0]_i83/SP   dimmer_inst/brightness[0]_i84/SP}
                                                             ENDPOINT            0.000                 31.312  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i83/CK   dimmer_inst/brightness[0]_i84/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(31.311)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -5.177  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i55/SP   dimmer_inst/brightness[0]_i56/SP}  (SLICE_R11C8B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 9
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -4.781 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.449                 22.496  3       
dimmer_inst/n9                                               NET DELAY           3.278                 25.774  3       
dimmer_inst/i2_4_lut/A->dimmer_inst/i2_4_lut/Z
                                          SLICE_R12C6D       D1_TO_F1_DELAY      0.476                 26.250  9       
dimmer_inst/n1225                                            NET DELAY           0.304                 26.554  9       
dimmer_inst/i3962_3_lut_4_lut/D->dimmer_inst/i3962_3_lut_4_lut/Z
                                          SLICE_R12C7A       C0_TO_F0_DELAY      0.449                 27.003  4       
dimmer_inst/n1555                                            NET DELAY           3.913                 30.916  4       
{dimmer_inst/brightness[0]_i55/SP   dimmer_inst/brightness[0]_i56/SP}
                                                             ENDPOINT            0.000                 30.916  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i55/CK   dimmer_inst/brightness[0]_i56/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(30.915)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -4.781  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i53/SP   dimmer_inst/brightness[0]_i54/SP}  (SLICE_R11C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 9
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -4.781 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.449                 22.496  3       
dimmer_inst/n9                                               NET DELAY           3.278                 25.774  3       
dimmer_inst/i2_4_lut/A->dimmer_inst/i2_4_lut/Z
                                          SLICE_R12C6D       D1_TO_F1_DELAY      0.476                 26.250  9       
dimmer_inst/n1225                                            NET DELAY           0.304                 26.554  9       
dimmer_inst/i3962_3_lut_4_lut/D->dimmer_inst/i3962_3_lut_4_lut/Z
                                          SLICE_R12C7A       C0_TO_F0_DELAY      0.449                 27.003  4       
dimmer_inst/n1555                                            NET DELAY           3.913                 30.916  4       
{dimmer_inst/brightness[0]_i53/SP   dimmer_inst/brightness[0]_i54/SP}
                                                             ENDPOINT            0.000                 30.916  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i53/CK   dimmer_inst/brightness[0]_i54/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(30.915)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -4.781  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i51/SP   dimmer_inst/brightness[0]_i52/SP}  (SLICE_R11C6C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 9
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -4.781 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.449                 22.496  3       
dimmer_inst/n9                                               NET DELAY           3.278                 25.774  3       
dimmer_inst/i2_4_lut/A->dimmer_inst/i2_4_lut/Z
                                          SLICE_R12C6D       D1_TO_F1_DELAY      0.476                 26.250  9       
dimmer_inst/n1225                                            NET DELAY           0.304                 26.554  9       
dimmer_inst/i3962_3_lut_4_lut/D->dimmer_inst/i3962_3_lut_4_lut/Z
                                          SLICE_R12C7A       C0_TO_F0_DELAY      0.449                 27.003  4       
dimmer_inst/n1555                                            NET DELAY           3.913                 30.916  4       
{dimmer_inst/brightness[0]_i51/SP   dimmer_inst/brightness[0]_i52/SP}
                                                             ENDPOINT            0.000                 30.916  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i51/CK   dimmer_inst/brightness[0]_i52/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(30.915)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -4.781  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i21/SP   dimmer_inst/brightness[0]_i22/SP}  (SLICE_R16C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -3.882 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.449                 22.496  3       
dimmer_inst/n9                                               NET DELAY           3.305                 25.801  3       
dimmer_inst.i5_2_lut/D->dimmer_inst.i5_2_lut/Z
                                          SLICE_R17C3A       D0_TO_F0_DELAY      0.476                 26.277  1       
dimmer_inst/n14_adj_302                                      NET DELAY           0.304                 26.581  1       
dimmer_inst/i1_4_lut_adj_21/C->dimmer_inst/i1_4_lut_adj_21/Z
                                          SLICE_R17C3A       C1_TO_F1_DELAY      0.476                 27.057  9       
dimmer_inst/n1161                                            NET DELAY           0.304                 27.361  9       
dimmer_inst/i3968_3_lut_4_lut/D->dimmer_inst/i3968_3_lut_4_lut/Z
                                          SLICE_R17C3B       C0_TO_F0_DELAY      0.449                 27.810  4       
dimmer_inst/n1487                                            NET DELAY           2.207                 30.017  4       
{dimmer_inst/brightness[0]_i21/SP   dimmer_inst/brightness[0]_i22/SP}
                                                             ENDPOINT            0.000                 30.017  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i21/CK   dimmer_inst/brightness[0]_i22/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(30.016)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -3.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i19/SP   dimmer_inst/brightness[0]_i20/SP}  (SLICE_R17C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -3.882 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.449                 22.496  3       
dimmer_inst/n9                                               NET DELAY           3.305                 25.801  3       
dimmer_inst.i5_2_lut/D->dimmer_inst.i5_2_lut/Z
                                          SLICE_R17C3A       D0_TO_F0_DELAY      0.476                 26.277  1       
dimmer_inst/n14_adj_302                                      NET DELAY           0.304                 26.581  1       
dimmer_inst/i1_4_lut_adj_21/C->dimmer_inst/i1_4_lut_adj_21/Z
                                          SLICE_R17C3A       C1_TO_F1_DELAY      0.476                 27.057  9       
dimmer_inst/n1161                                            NET DELAY           0.304                 27.361  9       
dimmer_inst/i3968_3_lut_4_lut/D->dimmer_inst/i3968_3_lut_4_lut/Z
                                          SLICE_R17C3B       C0_TO_F0_DELAY      0.449                 27.810  4       
dimmer_inst/n1487                                            NET DELAY           2.207                 30.017  4       
{dimmer_inst/brightness[0]_i19/SP   dimmer_inst/brightness[0]_i20/SP}
                                                             ENDPOINT            0.000                 30.017  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i19/CK   dimmer_inst/brightness[0]_i20/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(30.016)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -3.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/count_out_i0_i0/Q  (SLICE_R18C3C)
Path End         : {dimmer_inst/brightness[0]_i17/SP   dimmer_inst/brightness[0]_i18/SP}  (SLICE_R16C2A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -3.882 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  103     
dimmer_inst/clk                                              NET DELAY           5.499                  5.499  103     
{counter_inst/count_out_i0_i0/CK   counter_inst/count_out_i0_i1/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_inst/count_out_i0_i0/CK->counter_inst/count_out_i0_i0/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY     1.388                  6.887  5       
decoder_inst/edge_count_latched[0]                           NET DELAY           2.075                  8.962  5       
decoder_inst/i627_2_lut/A->decoder_inst/i627_2_lut/Z
                                          SLICE_R19C4D       B0_TO_F0_DELAY      0.449                  9.411  1       
decoder_inst/n4_adj_208                                      NET DELAY           2.168                 11.579  1       
decoder_inst/i1_4_lut/D->decoder_inst/i1_4_lut/Z
                                          SLICE_R18C4A       D1_TO_F1_DELAY      0.449                 12.028  2       
decoder_inst/n8_adj_211                                      NET DELAY           2.168                 14.196  2       
decoder_inst/i1571_4_lut/B->decoder_inst/i1571_4_lut/Z
                                          SLICE_R18C4B       D1_TO_F1_DELAY      0.449                 14.645  1       
decoder_inst/n16_2[1]                                        NET DELAY           2.168                 16.813  1       
decoder_inst/i1633_4_lut/A->decoder_inst/i1633_4_lut/Z
                                          SLICE_R18C5A       D1_TO_F1_DELAY      0.449                 17.262  2       
decoder_inst/n40[1]                                          NET DELAY           2.168                 19.430  2       
decoder_inst/i1631_4_lut/A->decoder_inst/i1631_4_lut/Z
                                          SLICE_R17C5C       D1_TO_F1_DELAY      0.449                 19.879  14      
decoder_inst/target_bucket[1]                                NET DELAY           2.168                 22.047  14      
dimmer_inst/i3_2_lut_3_lut/A->dimmer_inst/i3_2_lut_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY      0.449                 22.496  3       
dimmer_inst/n9                                               NET DELAY           3.305                 25.801  3       
dimmer_inst.i5_2_lut/D->dimmer_inst.i5_2_lut/Z
                                          SLICE_R17C3A       D0_TO_F0_DELAY      0.476                 26.277  1       
dimmer_inst/n14_adj_302                                      NET DELAY           0.304                 26.581  1       
dimmer_inst/i1_4_lut_adj_21/C->dimmer_inst/i1_4_lut_adj_21/Z
                                          SLICE_R17C3A       C1_TO_F1_DELAY      0.476                 27.057  9       
dimmer_inst/n1161                                            NET DELAY           0.304                 27.361  9       
dimmer_inst/i3968_3_lut_4_lut/D->dimmer_inst/i3968_3_lut_4_lut/Z
                                          SLICE_R17C3B       C0_TO_F0_DELAY      0.449                 27.810  4       
dimmer_inst/n1487                                            NET DELAY           2.207                 30.017  4       
{dimmer_inst/brightness[0]_i17/SP   dimmer_inst/brightness[0]_i18/SP}
                                                             ENDPOINT            0.000                 30.017  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  103     
dimmer_inst/clk                                              NET DELAY           5.499                 26.332  103     
{dimmer_inst/brightness[0]_i17/CK   dimmer_inst/brightness[0]_i18/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(30.016)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -3.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_inst/signal_prev_c/D             |    1.743 ns 
sync_inst/sync2/D                        |    1.743 ns 
counter_inst/internal_count__674__i0/D   |    1.913 ns 
counter_inst/internal_count__674__i1/D   |    1.913 ns 
counter_inst/internal_count__674__i2/D   |    1.913 ns 
counter_inst/internal_count__674__i3/D   |    1.913 ns 
counter_inst/internal_count__674__i4/D   |    1.913 ns 
counter_inst/internal_count__674__i5/D   |    1.913 ns 
counter_inst/internal_count__674__i6/D   |    1.913 ns 
counter_inst/internal_count__674__i7/D   |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sync_inst/sync2/Q  (SLICE_R22C3B)
Path End         : counter_inst/signal_prev_c/D  (SLICE_R22C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{sync_inst/sync1_c/CK   sync_inst/sync2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sync_inst/sync2/CK->sync_inst/sync2/Q     SLICE_R22C3B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter_inst/square_sync                                     NET DELAY        0.712                  4.575  2       
counter_inst.SLICE_477/D1->counter_inst.SLICE_477/F1
                                          SLICE_R22C3A       D1_TO_F1_DELAY   0.252                  4.827  1       
square_sync.sig_010.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
counter_inst/signal_prev_c/D                                 ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
counter_inst/signal_prev_c/CK                                CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync_inst/sync1_c/Q  (SLICE_R22C3B)
Path End         : sync_inst/sync2/D  (SLICE_R22C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{sync_inst/sync1_c/CK   sync_inst/sync2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sync_inst/sync1_c/CK->sync_inst/sync1_c/Q
                                          SLICE_R22C3B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
sync_inst/sync1                                              NET DELAY        0.712                  4.575  1       
SLICE_130/D1->SLICE_130/F1                SLICE_R22C3B       D1_TO_F1_DELAY   0.252                  4.827  1       
sync_inst.sync1.sig_001.FeedThruLUT                          NET DELAY        0.000                  4.827  1       
sync_inst/sync2/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{sync_inst/sync1_c/CK   sync_inst/sync2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/internal_count__674__i0/Q  (SLICE_R21C3A)
Path End         : counter_inst/internal_count__674__i0/D  (SLICE_R21C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
counter_inst/internal_count__674__i0/CK                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_inst/internal_count__674__i0/CK->counter_inst/internal_count__674__i0/Q
                                          SLICE_R21C3A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter_inst/internal_count[0]                               NET DELAY        0.882                  4.745  2       
counter_inst/internal_count__674_add_4_1/C1->counter_inst/internal_count__674_add_4_1/S1
                                          SLICE_R21C3A       C1_TO_F1_DELAY   0.252                  4.997  1       
counter_inst/internal_count_7__N_43[0]                       NET DELAY        0.000                  4.997  1       
counter_inst/internal_count__674__i0/D                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
counter_inst/internal_count__674__i0/CK                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/internal_count__674__i1/Q  (SLICE_R21C3B)
Path End         : counter_inst/internal_count__674__i1/D  (SLICE_R21C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i1/CK   counter_inst/internal_count__674__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_inst/internal_count__674__i1/CK->counter_inst/internal_count__674__i1/Q
                                          SLICE_R21C3B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter_inst/internal_count[1]                               NET DELAY        0.882                  4.745  2       
counter_inst/internal_count__674_add_4_3/C0->counter_inst/internal_count__674_add_4_3/S0
                                          SLICE_R21C3B       C0_TO_F0_DELAY   0.252                  4.997  1       
counter_inst/internal_count_7__N_43[1]                       NET DELAY        0.000                  4.997  1       
counter_inst/internal_count__674__i1/D                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i1/CK   counter_inst/internal_count__674__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/internal_count__674__i2/Q  (SLICE_R21C3B)
Path End         : counter_inst/internal_count__674__i2/D  (SLICE_R21C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i1/CK   counter_inst/internal_count__674__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_inst/internal_count__674__i2/CK->counter_inst/internal_count__674__i2/Q
                                          SLICE_R21C3B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter_inst/internal_count[2]                               NET DELAY        0.882                  4.745  2       
counter_inst/internal_count__674_add_4_3/C1->counter_inst/internal_count__674_add_4_3/S1
                                          SLICE_R21C3B       C1_TO_F1_DELAY   0.252                  4.997  1       
counter_inst/internal_count_7__N_43[2]                       NET DELAY        0.000                  4.997  1       
counter_inst/internal_count__674__i2/D                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i1/CK   counter_inst/internal_count__674__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/internal_count__674__i3/Q  (SLICE_R21C3C)
Path End         : counter_inst/internal_count__674__i3/D  (SLICE_R21C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i3/CK   counter_inst/internal_count__674__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_inst/internal_count__674__i3/CK->counter_inst/internal_count__674__i3/Q
                                          SLICE_R21C3C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter_inst/internal_count[3]                               NET DELAY        0.882                  4.745  2       
counter_inst/internal_count__674_add_4_5/C0->counter_inst/internal_count__674_add_4_5/S0
                                          SLICE_R21C3C       C0_TO_F0_DELAY   0.252                  4.997  1       
counter_inst/internal_count_7__N_43[3]                       NET DELAY        0.000                  4.997  1       
counter_inst/internal_count__674__i3/D                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i3/CK   counter_inst/internal_count__674__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/internal_count__674__i4/Q  (SLICE_R21C3C)
Path End         : counter_inst/internal_count__674__i4/D  (SLICE_R21C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i3/CK   counter_inst/internal_count__674__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_inst/internal_count__674__i4/CK->counter_inst/internal_count__674__i4/Q
                                          SLICE_R21C3C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter_inst/internal_count[4]                               NET DELAY        0.882                  4.745  2       
counter_inst/internal_count__674_add_4_5/C1->counter_inst/internal_count__674_add_4_5/S1
                                          SLICE_R21C3C       C1_TO_F1_DELAY   0.252                  4.997  1       
counter_inst/internal_count_7__N_43[4]                       NET DELAY        0.000                  4.997  1       
counter_inst/internal_count__674__i4/D                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i3/CK   counter_inst/internal_count__674__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/internal_count__674__i5/Q  (SLICE_R21C3D)
Path End         : counter_inst/internal_count__674__i5/D  (SLICE_R21C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i5/CK   counter_inst/internal_count__674__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_inst/internal_count__674__i5/CK->counter_inst/internal_count__674__i5/Q
                                          SLICE_R21C3D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter_inst/internal_count[5]                               NET DELAY        0.882                  4.745  2       
counter_inst/internal_count__674_add_4_7/C0->counter_inst/internal_count__674_add_4_7/S0
                                          SLICE_R21C3D       C0_TO_F0_DELAY   0.252                  4.997  1       
counter_inst/internal_count_7__N_43[5]                       NET DELAY        0.000                  4.997  1       
counter_inst/internal_count__674__i5/D                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i5/CK   counter_inst/internal_count__674__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/internal_count__674__i6/Q  (SLICE_R21C3D)
Path End         : counter_inst/internal_count__674__i6/D  (SLICE_R21C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i5/CK   counter_inst/internal_count__674__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_inst/internal_count__674__i6/CK->counter_inst/internal_count__674__i6/Q
                                          SLICE_R21C3D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter_inst/internal_count[6]                               NET DELAY        0.882                  4.745  2       
counter_inst/internal_count__674_add_4_7/C1->counter_inst/internal_count__674_add_4_7/S1
                                          SLICE_R21C3D       C1_TO_F1_DELAY   0.252                  4.997  1       
counter_inst/internal_count_7__N_43[6]                       NET DELAY        0.000                  4.997  1       
counter_inst/internal_count__674__i6/D                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
{counter_inst/internal_count__674__i5/CK   counter_inst/internal_count__674__i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_inst/internal_count__674__i7/Q  (SLICE_R21C4A)
Path End         : counter_inst/internal_count__674__i7/D  (SLICE_R21C4A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
counter_inst/internal_count__674__i7/CK                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_inst/internal_count__674__i7/CK->counter_inst/internal_count__674__i7/Q
                                          SLICE_R21C4A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter_inst/internal_count[7]                               NET DELAY        0.882                  4.745  2       
counter_inst/internal_count__674_add_4_9/C0->counter_inst/internal_count__674_add_4_9/S0
                                          SLICE_R21C4A       C0_TO_F0_DELAY   0.252                  4.997  1       
counter_inst/internal_count_7__N_43[7]                       NET DELAY        0.000                  4.997  1       
counter_inst/internal_count__674__i7/D                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  104     
dimmer_inst/clk                                              NET DELAY        3.084                  3.084  104     
counter_inst/internal_count__674__i7/CK                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



