Classic Timing Analyzer report for top_de2
Thu Dec  5 22:04:30 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                     ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                                ; To                              ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 4.898 ns                         ; piece_input[1]                                      ; piece_lut:inst7|cur_rom_addr[5] ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 10.147 ns                        ; vga:inst3|vga_read:read_and_output|v_sync_out       ; vga_vsync                       ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                            ; altera_reserved_tdo             ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 2.044 ns                         ; altera_internal_jtag~TDIUTAP                        ; sld_hub:auto_hub|jtag_ir_reg[9] ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 139.28 MHz ( period = 7.180 ns ) ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|tdo            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 141.70 MHz ( period = 7.057 ns ) ; de_piece:inst6|state.reset                          ; sr_if:inst2|do1                 ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                                     ;                                 ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------+---------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                          ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 141.70 MHz ( period = 7.057 ns )                    ; de_piece:inst6|state.reset                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.806 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.632 ns                ;
; N/A                                     ; 146.76 MHz ( period = 6.814 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.592 ns                ;
; N/A                                     ; 147.04 MHz ( period = 6.801 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.591 ns                ;
; N/A                                     ; 147.47 MHz ( period = 6.781 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.567 ns                ;
; N/A                                     ; 147.65 MHz ( period = 6.773 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.551 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; piece_lut:inst7|mask[0]                                                                             ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.505 ns                ;
; N/A                                     ; 148.08 MHz ( period = 6.753 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 149.01 MHz ( period = 6.711 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.501 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.495 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.469 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.461 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.72 MHz ( period = 6.679 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 149.88 MHz ( period = 6.672 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.468 ns                ;
; N/A                                     ; 150.15 MHz ( period = 6.660 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.445 ns                ;
; N/A                                     ; 150.40 MHz ( period = 6.649 ns )                    ; piece_lut:inst7|mask[1]                                                                             ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.398 ns                ;
; N/A                                     ; 150.47 MHz ( period = 6.646 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 150.49 MHz ( period = 6.645 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.433 ns                ;
; N/A                                     ; 150.51 MHz ( period = 6.644 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 150.65 MHz ( period = 6.638 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.416 ns                ;
; N/A                                     ; 150.65 MHz ( period = 6.638 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.415 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; de_piece:inst6|cur_addr[0]                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 151.08 MHz ( period = 6.619 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 151.10 MHz ( period = 6.618 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.392 ns                ;
; N/A                                     ; 151.13 MHz ( period = 6.617 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.393 ns                ;
; N/A                                     ; 151.54 MHz ( period = 6.599 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.380 ns                ;
; N/A                                     ; 151.54 MHz ( period = 6.599 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.395 ns                ;
; N/A                                     ; 151.75 MHz ( period = 6.590 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.376 ns                ;
; N/A                                     ; 152.14 MHz ( period = 6.573 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.363 ns                ;
; N/A                                     ; 152.18 MHz ( period = 6.571 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.355 ns                ;
; N/A                                     ; 152.30 MHz ( period = 6.566 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.352 ns                ;
; N/A                                     ; 152.39 MHz ( period = 6.562 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.336 ns                ;
; N/A                                     ; 152.67 MHz ( period = 6.550 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.334 ns                ;
; N/A                                     ; 152.72 MHz ( period = 6.548 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.326 ns                ;
; N/A                                     ; 152.77 MHz ( period = 6.546 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.320 ns                ;
; N/A                                     ; 152.79 MHz ( period = 6.545 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.323 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 153.12 MHz ( period = 6.531 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.322 ns                ;
; N/A                                     ; 153.16 MHz ( period = 6.529 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.314 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 153.56 MHz ( period = 6.512 ns )                    ; de_piece:inst6|cur_addr[1]                                                                          ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 153.63 MHz ( period = 6.509 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 153.78 MHz ( period = 6.503 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 154.06 MHz ( period = 6.491 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.281 ns                ;
; N/A                                     ; 154.27 MHz ( period = 6.482 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 154.73 MHz ( period = 6.463 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 154.73 MHz ( period = 6.463 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.246 ns                ;
; N/A                                     ; 154.73 MHz ( period = 6.463 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 154.75 MHz ( period = 6.462 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.250 ns                ;
; N/A                                     ; 155.09 MHz ( period = 6.448 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; controller:inst4|cur_state.reset_timers_b_1                                                         ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.222 ns                ;
; N/A                                     ; 155.38 MHz ( period = 6.436 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.209 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 155.59 MHz ( period = 6.427 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.201 ns                ;
; N/A                                     ; 155.76 MHz ( period = 6.420 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.204 ns                ;
; N/A                                     ; 155.84 MHz ( period = 6.417 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.208 ns                ;
; N/A                                     ; 156.01 MHz ( period = 6.410 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.188 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.189 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 156.40 MHz ( period = 6.394 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 156.45 MHz ( period = 6.392 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[1]                                             ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 156.47 MHz ( period = 6.391 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.176 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.176 ns                ;
; N/A                                     ; 156.59 MHz ( period = 6.386 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[0]                                             ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.64 MHz ( period = 6.384 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.165 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 157.04 MHz ( period = 6.368 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.150 ns                ;
; N/A                                     ; 157.18 MHz ( period = 6.362 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.150 ns                ;
; N/A                                     ; 157.33 MHz ( period = 6.356 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.133 ns                ;
; N/A                                     ; 157.41 MHz ( period = 6.353 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 157.75 MHz ( period = 6.339 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.129 ns                ;
; N/A                                     ; 157.75 MHz ( period = 6.339 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.125 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.115 ns                ;
; N/A                                     ; 158.25 MHz ( period = 6.319 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.105 ns                ;
; N/A                                     ; 158.33 MHz ( period = 6.316 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 158.45 MHz ( period = 6.311 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.085 ns                ;
; N/A                                     ; 158.65 MHz ( period = 6.303 ns )                    ; controller:inst4|cur_state.reset_timers_b_1                                                         ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.087 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.075 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.084 ns                ;
; N/A                                     ; 158.86 MHz ( period = 6.295 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.041 ns                ;
; N/A                                     ; 159.03 MHz ( period = 6.288 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.076 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 159.21 MHz ( period = 6.281 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.062 ns                ;
; N/A                                     ; 159.24 MHz ( period = 6.280 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.063 ns                ;
; N/A                                     ; 159.39 MHz ( period = 6.274 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.057 ns                ;
; N/A                                     ; 159.39 MHz ( period = 6.274 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.054 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.057 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; controller:inst4|cur_state.reset_timers_b_1                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.054 ns                ;
; N/A                                     ; 159.74 MHz ( period = 6.260 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.041 ns                ;
; N/A                                     ; 159.97 MHz ( period = 6.251 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.047 ns                ;
; N/A                                     ; 160.03 MHz ( period = 6.249 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.039 ns                ;
; N/A                                     ; 160.05 MHz ( period = 6.248 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.033 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.033 ns                ;
; N/A                                     ; 160.85 MHz ( period = 6.217 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.993 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.960 ns                ;
; N/A                                     ; 160.93 MHz ( period = 6.214 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 160.98 MHz ( period = 6.212 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.998 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.977 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.975 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.971 ns                ;
; N/A                                     ; 161.81 MHz ( period = 6.180 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 161.84 MHz ( period = 6.179 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 161.84 MHz ( period = 6.179 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.994 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.957 ns                ;
; N/A                                     ; 162.28 MHz ( period = 6.162 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 162.28 MHz ( period = 6.162 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.938 ns                ;
; N/A                                     ; 162.55 MHz ( period = 6.152 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.934 ns                ;
; N/A                                     ; 162.81 MHz ( period = 6.142 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.938 ns                ;
; N/A                                     ; 162.92 MHz ( period = 6.138 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.953 ns                ;
; N/A                                     ; 162.95 MHz ( period = 6.137 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.933 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 163.19 MHz ( period = 6.128 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.914 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; controller:inst4|cur_state.reset_timers_b_1                                                         ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 163.27 MHz ( period = 6.125 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.901 ns                ;
; N/A                                     ; 163.35 MHz ( period = 6.122 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 163.45 MHz ( period = 6.118 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.929 ns                ;
; N/A                                     ; 163.56 MHz ( period = 6.114 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 163.64 MHz ( period = 6.111 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.901 ns                ;
; N/A                                     ; 163.64 MHz ( period = 6.111 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 163.72 MHz ( period = 6.108 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 163.77 MHz ( period = 6.106 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.889 ns                ;
; N/A                                     ; 163.83 MHz ( period = 6.104 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.873 ns                ;
; N/A                                     ; 163.83 MHz ( period = 6.104 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 164.42 MHz ( period = 6.082 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.858 ns                ;
; N/A                                     ; 164.53 MHz ( period = 6.078 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.864 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; controller:inst4|cur_state.space_3                                                                  ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.876 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.826 ns                ;
; N/A                                     ; 164.85 MHz ( period = 6.066 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.842 ns                ;
; N/A                                     ; 164.93 MHz ( period = 6.063 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 165.10 MHz ( period = 6.057 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[45]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.891 ns                ;
; N/A                                     ; 165.23 MHz ( period = 6.052 ns )                    ; controller:inst4|cur_state.init                                                                     ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.841 ns                ;
; N/A                                     ; 165.29 MHz ( period = 6.050 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 165.29 MHz ( period = 6.050 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 165.34 MHz ( period = 6.048 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.863 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; controller:inst4|cur_state.draw                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.857 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.790 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; check_mask:inst5|empty_s                                                                            ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.814 ns                ;
; N/A                                     ; 165.67 MHz ( period = 6.036 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.822 ns                ;
; N/A                                     ; 165.73 MHz ( period = 6.034 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[45] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 165.73 MHz ( period = 6.034 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[44]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[44] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 165.95 MHz ( period = 6.026 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.809 ns                ;
; N/A                                     ; 166.03 MHz ( period = 6.023 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.814 ns                ;
; N/A                                     ; 166.09 MHz ( period = 6.021 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 166.11 MHz ( period = 6.020 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 166.14 MHz ( period = 6.019 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[3]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.803 ns                ;
; N/A                                     ; 166.14 MHz ( period = 6.019 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 166.17 MHz ( period = 6.018 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.803 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[45]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.850 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; controller:inst4|cur_state.key                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.822 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; controller:inst4|cur_state.game_over                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.817 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 166.67 MHz ( period = 6.000 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 166.69 MHz ( period = 5.999 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.773 ns                ;
; N/A                                     ; 166.81 MHz ( period = 5.995 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                                         ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.789 ns                ;
; N/A                                     ; 166.86 MHz ( period = 5.993 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[45] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 166.86 MHz ( period = 5.993 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[44]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 166.94 MHz ( period = 5.990 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[44] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 167.06 MHz ( period = 5.986 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[0]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.784 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.746 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.765 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.773 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 167.20 MHz ( period = 5.981 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.762 ns                ;
; N/A                                     ; 167.22 MHz ( period = 5.980 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.761 ns                ;
; N/A                                     ; 167.25 MHz ( period = 5.979 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.763 ns                ;
; N/A                                     ; 167.25 MHz ( period = 5.979 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.751 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[2]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_rom_addr[5]                                                             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 168.69 MHz ( period = 5.928 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[45]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; controller:inst4|cur_state.gen_piece_1                                                              ; piece_lut:inst7|cur_y_out[1]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[45]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; controller:inst4|cur_state.draw                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[45]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.754 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[4]                                                                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 169.20 MHz ( period = 5.910 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[49]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.725 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                             ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                              ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 139.28 MHz ( period = 7.180 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 141.68 MHz ( period = 7.058 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 142.73 MHz ( period = 7.006 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; 153.75 MHz ( period = 6.504 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 159.85 MHz ( period = 6.256 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.911 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 162.60 MHz ( period = 6.150 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.732 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.608 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.507 ns                ;
; N/A                                     ; 186.64 MHz ( period = 5.358 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.464 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; 195.77 MHz ( period = 5.108 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.340 ns                ;
; N/A                                     ; 196.04 MHz ( period = 5.101 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a44~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 198.02 MHz ( period = 5.050 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.310 ns                ;
; N/A                                     ; 199.44 MHz ( period = 5.014 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 202.76 MHz ( period = 4.932 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 205.34 MHz ( period = 4.870 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.225 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a32~porta_address_reg9         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.053 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.962 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a12~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.943 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.918 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a60~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a40~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a12~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a36~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a68~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a12~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a64~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a72~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg0                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg1                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg2                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg3                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg4                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg5                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg6                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg7                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg8                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a52~porta_address_reg9                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a4~porta_address_reg9                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg0                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg1                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg2                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg3                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a0~porta_address_reg9                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg4                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.401 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg5                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.401 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg6                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.401 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg7                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.401 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1604:auto_generated|altsyncram_7hq1:altsyncram1|ram_block2a8~porta_address_reg8                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.401 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                 ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 4.898 ns   ; piece_input[1]               ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.627 ns   ; piece_input[0]               ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.419 ns   ; piece_input[2]               ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 4.031 ns   ; piece_input[1]               ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.746 ns   ; piece_input[0]               ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.549 ns   ; piece_input[2]               ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.450 ns   ; piece_input[1]               ; controller:inst4|cur_piece[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.349 ns   ; piece_input[0]               ; controller:inst4|cur_piece[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.150 ns   ; timer_2_debug                ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 3.146 ns   ; piece_input[2]               ; controller:inst4|cur_piece[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.911 ns   ; timer_2_debug                ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.267 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.267 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.267 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.267 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.267 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.267 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.267 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.267 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.322 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.322 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.294 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.294 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.294 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.294 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.294 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.294 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.294 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.294 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.292 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.249 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.088 ns   ; rst                          ; piece_lut:inst7|state.reset                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.054 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.370 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.292 ns   ; rst                          ; timer:inst12|cur_count[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.289 ns   ; rst                          ; timer:inst9|cur_ready                                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst12|cur_ready                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst12|cur_count[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst12|cur_count[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst12|cur_count[5]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst12|cur_count[4]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst12|cur_count[7]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst12|cur_count[6]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst12|cur_count[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst9|cur_count[1]                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst9|cur_count[6]                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.274 ns   ; rst                          ; timer:inst9|cur_count[0]                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.262 ns   ; rst                          ; timer:inst9|cur_count[2]                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.262 ns   ; rst                          ; timer:inst9|cur_count[4]                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.262 ns   ; rst                          ; timer:inst9|cur_count[5]                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.262 ns   ; rst                          ; timer:inst9|cur_count[3]                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.262 ns   ; rst                          ; timer:inst9|cur_count[7]                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.168 ns   ; rst                          ; timer:inst9|state.vga_high                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.155 ns   ; rst                          ; timer:inst12|state.vga_low                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.019 ns   ; rst                          ; timer:inst9|state.done                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.019 ns   ; rst                          ; timer:inst9|state.vga_low                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.013 ns   ; rst                          ; timer:inst12|state.done                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.118 ns  ; rst                          ; piece_lut:inst7|cur_ready                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.118 ns  ; rst                          ; piece_lut:inst7|cur_change                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.118 ns  ; rst                          ; piece_lut:inst7|new_change                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.118 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.118 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.118 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.118 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.118 ns  ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.119 ns  ; rst                          ; timer:inst12|state.vga_high                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.142 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.146 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.147 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.155 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.269 ns  ; rst                          ; timer:inst12|state.reset                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.317 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.319 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.321 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.329 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.447 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.447 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.524 ns  ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.538 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.544 ns  ; rst                          ; controller:inst4|cur_draw_erase_start                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.559 ns  ; rst                          ; controller:inst4|cur_state.first_draw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.561 ns  ; rst                          ; controller:inst4|cur_state.collision_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.563 ns  ; rst                          ; controller:inst4|cur_state.first_draw_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.565 ns  ; rst                          ; controller:inst4|cur_state.key                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.570 ns  ; rst                          ; controller:inst4|cur_state.first_draw_2                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.570 ns  ; rst                          ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.570 ns  ; rst                          ; controller:inst4|cur_state.draw                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.596 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.596 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.596 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.596 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.616 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; piece_lut:inst7|cur_overflow                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.617 ns  ; rst                          ; controller:inst4|cur_timer_2_start                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.627 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.627 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.627 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.627 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.627 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.627 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.627 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.627 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.631 ns  ; rst                          ; controller:inst4|cur_draw_erase_draw                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.639 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.648 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.651 ns  ; rst                          ; controller:inst4|cur_check_start                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.657 ns  ; rst                          ; check_mask:inst5|pixel[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.657 ns  ; rst                          ; check_mask:inst5|pixel[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.657 ns  ; rst                          ; check_mask:inst5|empty_s                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.657 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[0]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.657 ns  ; rst                          ; controller:inst4|cur_piece[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.670 ns  ; rst                          ; controller:inst4|cur_y_new[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.670 ns  ; rst                          ; controller:inst4|cur_y[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.670 ns  ; rst                          ; controller:inst4|cur_lut_y[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.670 ns  ; rst                          ; controller:inst4|cur_y_new[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.670 ns  ; rst                          ; controller:inst4|cur_y_new[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.693 ns  ; rst                          ; controller:inst4|cur_state.move_down_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.697 ns  ; rst                          ; controller:inst4|cur_state.put_back_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.700 ns  ; rst                          ; piece_lut:inst7|cur_y_out[4]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.700 ns  ; rst                          ; piece_lut:inst7|cur_y_out[3]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.700 ns  ; rst                          ; controller:inst4|cur_y_new[3]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.700 ns  ; rst                          ; controller:inst4|cur_lut_y[3]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.700 ns  ; rst                          ; controller:inst4|cur_y[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.700 ns  ; rst                          ; controller:inst4|cur_lut_y[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.700 ns  ; rst                          ; controller:inst4|cur_y[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.700 ns  ; rst                          ; controller:inst4|cur_y[3]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.700 ns  ; rst                          ; controller:inst4|cur_lut_y[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.725 ns  ; rst                          ; controller:inst4|cur_timer_1_reset                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.725 ns  ; rst                          ; controller:inst4|cur_timer_2_time[5]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.725 ns  ; rst                          ; controller:inst4|cur_timer_1_start                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.725 ns  ; rst                          ; controller:inst4|cur_timer_1_time[5]                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.725 ns  ; rst                          ; controller:inst4|cur_lut_x[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.725 ns  ; rst                          ; controller:inst4|cur_x[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.734 ns  ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.734 ns  ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.734 ns  ; rst                          ; piece_lut:inst7|cur_y_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.734 ns  ; rst                          ; piece_lut:inst7|cur_x_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.734 ns  ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.734 ns  ; rst                          ; piece_lut:inst7|cur_x_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.734 ns  ; rst                          ; piece_lut:inst7|cur_x_out[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.740 ns  ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.740 ns  ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.740 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[2]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.740 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[1]                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.740 ns  ; rst                          ; controller:inst4|cur_piece[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.740 ns  ; rst                          ; controller:inst4|cur_piece[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.766 ns  ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.766 ns  ; rst                          ; piece_lut:inst7|state.output                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.770 ns  ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.770 ns  ; rst                          ; piece_lut:inst7|cur_y_out[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.770 ns  ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.770 ns  ; rst                          ; piece_lut:inst7|cur_y_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.773 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.778 ns  ; rst                          ; controller:inst4|cur_state.lock_timer_start                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.780 ns  ; rst                          ; controller:inst4|cur_state.put_back_4                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.780 ns  ; rst                          ; controller:inst4|cur_state.move_down_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.780 ns  ; rst                          ; controller:inst4|cur_state.game_over                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.780 ns  ; rst                          ; controller:inst4|cur_state.space_2                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.787 ns  ; rst                          ; controller:inst4|cur_state.clear_shift_1                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.788 ns  ; rst                          ; controller:inst4|cur_state.lock_overflow                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.788 ns  ; rst                          ; controller:inst4|cur_state.drop_overflow                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_a_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; controller:inst4|cur_state.space_4                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.792 ns  ; rst                          ; controller:inst4|cur_state.gen_piece_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.794 ns  ; rst                          ; timer:inst12|state.check                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.798 ns  ; rst                          ; timer:inst9|state.check                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.798 ns  ; rst                          ; timer:inst9|state.reset                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.799 ns  ; rst                          ; controller:inst4|cur_state.collision_5                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.800 ns  ; rst                          ; controller:inst4|cur_state.space_5                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.800 ns  ; rst                          ; controller:inst4|cur_state.collision_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 10.147 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 9.741 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.520 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.520 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.495 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.487 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.487 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.484 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.474 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.263 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.263 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.252 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.252 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.245 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.245 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.227 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.227 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.066 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.053 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 9.022 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.022 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.016 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.016 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.006 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.986 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.825 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.815 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.790 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.790 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.780 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.780 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.765 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.755 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.174 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                         ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 2.044 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.725 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.715 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.704 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.700 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.687 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.687 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.687 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.687 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.626 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.626 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.626 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.626 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.602 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.602 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.602 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.602 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.602 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.594 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.594 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.594 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.594 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.594 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.594 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.594 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.444 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.444 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.444 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.444 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.444 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.439 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.438 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.427 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.426 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.394 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.265 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.263 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.260 ns  ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.258 ns  ; rst                          ; check_mask:inst5|state.check                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.246 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.241 ns  ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.241 ns  ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.241 ns  ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.240 ns  ; rst                          ; piece_lut:inst7|state.cord_calc                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.203 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.203 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.203 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.203 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.179 ns  ; rst                          ; controller:inst4|cur_state.first_draw_1                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.178 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_b_2                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.161 ns  ; rst                          ; controller:inst4|cur_state.space_6                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.156 ns  ; rst                          ; controller:inst4|cur_state.collision_3                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.137 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.136 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_b_1                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.134 ns  ; rst                          ; controller:inst4|cur_state.move_down_3                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.133 ns  ; rst                          ; controller:inst4|cur_state.space_1                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.132 ns  ; rst                          ; controller:inst4|cur_state.put_back_3                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.099 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.099 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.099 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.099 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.093 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.093 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.093 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.093 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.089 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.089 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.089 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.089 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.089 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.089 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.089 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.089 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.074 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.067 ns  ; rst                          ; check_mask:inst5|state.rust                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.057 ns  ; rst                          ; controller:inst4|cur_state.reset                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.054 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.054 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.054 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.054 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.052 ns  ; rst                          ; controller:inst4|cur_state.init                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.052 ns  ; rst                          ; controller:inst4|cur_state.drop_timer_reset                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.051 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_a_2                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.039 ns  ; rst                          ; controller:inst4|cur_state.space_3                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.038 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.038 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.038 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.038 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.036 ns  ; rst                          ; check_mask:inst5|state.output                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.036 ns  ; rst                          ; controller:inst4|cur_state.gen_piece_1                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.036 ns  ; rst                          ; check_mask:inst5|state.startup                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.030 ns  ; rst                          ; controller:inst4|cur_state.space_5                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.030 ns  ; rst                          ; controller:inst4|cur_state.collision_4                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.029 ns  ; rst                          ; controller:inst4|cur_state.collision_5                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.028 ns  ; rst                          ; timer:inst9|state.check                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.028 ns  ; rst                          ; timer:inst9|state.reset                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.024 ns  ; rst                          ; timer:inst12|state.check                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; controller:inst4|cur_state.reset_timers_a_1                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; controller:inst4|cur_state.space_4                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.022 ns  ; rst                          ; controller:inst4|cur_state.gen_piece_2                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.018 ns  ; rst                          ; controller:inst4|cur_state.lock_overflow                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.018 ns  ; rst                          ; controller:inst4|cur_state.drop_overflow                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.017 ns  ; rst                          ; controller:inst4|cur_state.clear_shift_1                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.010 ns  ; rst                          ; controller:inst4|cur_state.put_back_4                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.010 ns  ; rst                          ; controller:inst4|cur_state.move_down_4                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.010 ns  ; rst                          ; controller:inst4|cur_state.game_over                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.010 ns  ; rst                          ; controller:inst4|cur_state.space_2                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.008 ns  ; rst                          ; controller:inst4|cur_state.lock_timer_start                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.003 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.000 ns  ; rst                          ; piece_lut:inst7|cur_mask[3]                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.000 ns  ; rst                          ; piece_lut:inst7|cur_y_out[0]                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.000 ns  ; rst                          ; piece_lut:inst7|cur_mask[4]                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.000 ns  ; rst                          ; piece_lut:inst7|cur_y_out[1]                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.996 ns  ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.996 ns  ; rst                          ; piece_lut:inst7|state.output                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.970 ns  ; rst                          ; piece_lut:inst7|cur_mask[6]                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.970 ns  ; rst                          ; piece_lut:inst7|cur_mask[0]                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.970 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[2]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.970 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[1]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.970 ns  ; rst                          ; controller:inst4|cur_piece[2]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.970 ns  ; rst                          ; controller:inst4|cur_piece[1]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.964 ns  ; rst                          ; piece_lut:inst7|cur_mask[5]                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.964 ns  ; rst                          ; piece_lut:inst7|cur_mask[2]                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.964 ns  ; rst                          ; piece_lut:inst7|cur_y_out[2]                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.964 ns  ; rst                          ; piece_lut:inst7|cur_x_out[2]                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.964 ns  ; rst                          ; piece_lut:inst7|cur_mask[1]                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.964 ns  ; rst                          ; piece_lut:inst7|cur_x_out[1]                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.964 ns  ; rst                          ; piece_lut:inst7|cur_x_out[0]                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.955 ns  ; rst                          ; controller:inst4|cur_timer_1_reset                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.955 ns  ; rst                          ; controller:inst4|cur_timer_2_time[5]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.955 ns  ; rst                          ; controller:inst4|cur_timer_1_start                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.955 ns  ; rst                          ; controller:inst4|cur_timer_1_time[5]                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.955 ns  ; rst                          ; controller:inst4|cur_lut_x[0]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.955 ns  ; rst                          ; controller:inst4|cur_x[0]                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.930 ns  ; rst                          ; piece_lut:inst7|cur_y_out[4]                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.930 ns  ; rst                          ; piece_lut:inst7|cur_y_out[3]                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.930 ns  ; rst                          ; controller:inst4|cur_y_new[3]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.930 ns  ; rst                          ; controller:inst4|cur_lut_y[3]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.930 ns  ; rst                          ; controller:inst4|cur_y[0]                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.930 ns  ; rst                          ; controller:inst4|cur_lut_y[0]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.930 ns  ; rst                          ; controller:inst4|cur_y[1]                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.930 ns  ; rst                          ; controller:inst4|cur_y[3]                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.930 ns  ; rst                          ; controller:inst4|cur_lut_y[1]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.927 ns  ; rst                          ; controller:inst4|cur_state.put_back_1                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.923 ns  ; rst                          ; controller:inst4|cur_state.move_down_1                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.900 ns  ; rst                          ; controller:inst4|cur_y_new[0]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.900 ns  ; rst                          ; controller:inst4|cur_y[2]                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.900 ns  ; rst                          ; controller:inst4|cur_lut_y[2]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.900 ns  ; rst                          ; controller:inst4|cur_y_new[2]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.900 ns  ; rst                          ; controller:inst4|cur_y_new[1]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.887 ns  ; rst                          ; check_mask:inst5|pixel[0]                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.887 ns  ; rst                          ; check_mask:inst5|pixel[1]                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.887 ns  ; rst                          ; check_mask:inst5|empty_s                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.887 ns  ; rst                          ; controller:inst4|cur_lut_piece_type[0]                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.887 ns  ; rst                          ; controller:inst4|cur_piece[0]                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.881 ns  ; rst                          ; controller:inst4|cur_check_start                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.878 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.869 ns  ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT        ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                            ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec  5 22:04:27 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 141.7 MHz between source register "de_piece:inst6|state.reset" and destination register "sr_if:inst2|do1" (period= 7.057 ns)
    Info: + Longest register to register delay is 6.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y21_N5; Fanout = 35; REG Node = 'de_piece:inst6|state.reset'
        Info: 2: + IC(0.341 ns) + CELL(0.419 ns) = 0.760 ns; Loc. = LCCOMB_X43_Y21_N28; Fanout = 64; COMB Node = 'addr1~1'
        Info: 3: + IC(0.790 ns) + CELL(0.275 ns) = 1.825 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0'
        Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.221 ns; Loc. = LCCOMB_X43_Y19_N8; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~1'
        Info: 5: + IC(1.064 ns) + CELL(0.271 ns) = 3.556 ns; Loc. = LCCOMB_X42_Y27_N20; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~14'
        Info: 6: + IC(0.258 ns) + CELL(0.271 ns) = 4.085 ns; Loc. = LCCOMB_X42_Y27_N0; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~16'
        Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 4.486 ns; Loc. = LCCOMB_X42_Y27_N18; Fanout = 2; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~17'
        Info: 8: + IC(0.255 ns) + CELL(0.150 ns) = 4.891 ns; Loc. = LCCOMB_X42_Y27_N28; Fanout = 2; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~18'
        Info: 9: + IC(0.470 ns) + CELL(0.437 ns) = 5.798 ns; Loc. = LCCOMB_X42_Y27_N16; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~20'
        Info: 10: + IC(0.257 ns) + CELL(0.275 ns) = 6.330 ns; Loc. = LCCOMB_X42_Y27_N12; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~33'
        Info: 11: + IC(0.242 ns) + CELL(0.150 ns) = 6.722 ns; Loc. = LCCOMB_X42_Y27_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~46'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 6.806 ns; Loc. = LCFF_X42_Y27_N9; Fanout = 4; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 2.632 ns ( 38.67 % )
        Info: Total interconnect delay = 4.174 ns ( 61.33 % )
    Info: - Smallest clock skew is -0.037 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.278 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 1470; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.991 ns) + CELL(0.537 ns) = 4.278 ns; Loc. = LCFF_X42_Y27_N9; Fanout = 4; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 54.30 % )
            Info: Total interconnect delay = 1.955 ns ( 45.70 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.315 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 1470; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X43_Y21_N5; Fanout = 35; REG Node = 'de_piece:inst6|state.reset'
            Info: Total cell delay = 2.323 ns ( 53.84 % )
            Info: Total interconnect delay = 1.992 ns ( 46.16 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 139.28 MHz between source register "sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]" and destination register "sld_hub:auto_hub|tdo" (period= 7.18 ns)
    Info: + Longest register to register delay is 3.380 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y23_N27; Fanout = 48; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]'
        Info: 2: + IC(1.027 ns) + CELL(0.275 ns) = 1.302 ns; Loc. = LCCOMB_X29_Y22_N18; Fanout = 6; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0'
        Info: 3: + IC(0.262 ns) + CELL(0.150 ns) = 1.714 ns; Loc. = LCCOMB_X29_Y22_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 2.109 ns; Loc. = LCCOMB_X29_Y22_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.506 ns; Loc. = LCCOMB_X29_Y22_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 2.903 ns; Loc. = LCCOMB_X29_Y22_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 7: + IC(0.243 ns) + CELL(0.150 ns) = 3.296 ns; Loc. = LCCOMB_X29_Y22_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.380 ns; Loc. = LCFF_X29_Y22_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.109 ns ( 32.81 % )
        Info: Total interconnect delay = 2.271 ns ( 67.19 % )
    Info: - Smallest clock skew is 0.004 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.448 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 697; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 4.448 ns; Loc. = LCFF_X29_Y22_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.07 % )
            Info: Total interconnect delay = 3.911 ns ( 87.93 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.444 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 697; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 4.444 ns; Loc. = LCFF_X28_Y23_N27; Fanout = 48; REG Node = 'sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]'
            Info: Total cell delay = 0.537 ns ( 12.08 % )
            Info: Total interconnect delay = 3.907 ns ( 87.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "piece_lut:inst7|cur_rom_addr[5]" (data pin = "piece_input[1]", clock pin = "clock_50mhz") is 4.898 ns
    Info: + Longest pin to register delay is 9.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'piece_input[1]'
        Info: 2: + IC(6.405 ns) + CELL(0.420 ns) = 7.677 ns; Loc. = LCCOMB_X35_Y26_N16; Fanout = 2; COMB Node = 'controller:inst4|Selector30~0'
        Info: 3: + IC(0.431 ns) + CELL(0.150 ns) = 8.258 ns; Loc. = LCCOMB_X35_Y26_N22; Fanout = 2; COMB Node = 'controller:inst4|Selector10~0'
        Info: 4: + IC(0.723 ns) + CELL(0.150 ns) = 9.131 ns; Loc. = LCCOMB_X34_Y25_N4; Fanout = 1; COMB Node = 'piece_lut:inst7|Selector14~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.215 ns; Loc. = LCFF_X34_Y25_N5; Fanout = 2; REG Node = 'piece_lut:inst7|cur_rom_addr[5]'
        Info: Total cell delay = 1.656 ns ( 17.97 % )
        Info: Total interconnect delay = 7.559 ns ( 82.03 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.281 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 1470; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 4.281 ns; Loc. = LCFF_X34_Y25_N5; Fanout = 2; REG Node = 'piece_lut:inst7|cur_rom_addr[5]'
        Info: Total cell delay = 2.323 ns ( 54.26 % )
        Info: Total interconnect delay = 1.958 ns ( 45.74 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "vga:inst3|vga_read:read_and_output|v_sync_out" is 10.147 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.281 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 1470; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 4.281 ns; Loc. = LCFF_X37_Y28_N1; Fanout = 11; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 54.26 % )
        Info: Total interconnect delay = 1.958 ns ( 45.74 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y28_N1; Fanout = 11; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(2.818 ns) + CELL(2.798 ns) = 5.616 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 49.82 % )
        Info: Total interconnect delay = 2.818 ns ( 50.18 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_hub:auto_hub|jtag_ir_reg[9]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.044 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.443 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 697; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 4.443 ns; Loc. = LCFF_X24_Y22_N15; Fanout = 2; REG Node = 'sld_hub:auto_hub|jtag_ir_reg[9]'
        Info: Total cell delay = 0.537 ns ( 12.09 % )
        Info: Total interconnect delay = 3.906 ns ( 87.91 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.665 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(2.432 ns) + CELL(0.149 ns) = 2.581 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 1; COMB Node = 'sld_hub:auto_hub|jtag_ir_reg[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.665 ns; Loc. = LCFF_X24_Y22_N15; Fanout = 2; REG Node = 'sld_hub:auto_hub|jtag_ir_reg[9]'
        Info: Total cell delay = 0.233 ns ( 8.74 % )
        Info: Total interconnect delay = 2.432 ns ( 91.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Thu Dec  5 22:04:30 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


