set ::env(PROJECT_NAME) ata_ocidec-2
set ::env(DESIGN_TOP) atahost_top
set ::env(DESIGN_DIR) RTL_Benchmark/controller/ata/rtl/verilog/ocidec-2
set ::env(TOP_VERILOG) RTL_Benchmark/controller/ata/rtl/verilog/ocidec-2/atahost_top.v
set ::env(CLOCK_PORT) wb_clk_i
