$date
	Tue Oct 28 06:46:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SR_latch_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module uut $end
$var wire 1 ! Qbar $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#10
1!
0"
1#
#20
0!
1"
0#
1$
#30
x!
x"
1#
#40
