{
  "Top": "datagdec",
  "RtlTop": "datagdec",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "26",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "datagdec",
    "Version": "1.0",
    "DisplayName": "Datagdec",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/.settings\/DataDecCPP.cpp"],
    "Vhdl": [
      "impl\/vhdl\/datagdec_t.vhd",
      "impl\/vhdl\/datagdec.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/datagdec_t.v",
      "impl\/verilog\/datagdec_t_rom.dat",
      "impl\/verilog\/datagdec.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/shubham\/HLS_Exercises\/DataDecCPP\/solution1\/.autopilot\/db\/datagdec.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "din control_V din_words dout_words",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "control_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "control_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "din": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "din",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "128",
        "TLAST": "1"
      }
    },
    "din_words": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "din_words",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TLAST": "1"
      }
    },
    "dout_words": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dout_words",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "din_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "din_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "din_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "din_TLAST": {
      "dir": "out",
      "width": "1"
    },
    "control_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "control_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "control_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "din_words_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "din_words_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "din_words_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "din_words_TLAST": {
      "dir": "out",
      "width": "1"
    },
    "dout_words_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "dout_words_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_words_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_words_TLAST": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "din_V_data_V": {
      "interfaceRef": "din",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "din_V_tlast": {
      "interfaceRef": "din",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "control_V": {
      "interfaceRef": "control_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "din_words_V_data_V": {
      "interfaceRef": "din_words",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "din_words_V_tlast": {
      "interfaceRef": "din_words",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "dout_words_V_data_V": {
      "interfaceRef": "dout_words",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "dout_words_V_tlast": {
      "interfaceRef": "dout_words",
      "dir": "out",
      "firstOutLatency": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "datagdec"},
    "Metrics": {"datagdec": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "27",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.416"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "24",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "296",
          "LUT": "264",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "datagdec",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-02-27 23:52:57 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
