
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    harley.ece.northwestern.edu
Date:        Sat Feb 17 04:17:19 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



log file: "/home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srr"
Running: rev_1 in foreground

Running grayscale|rev_1

Running Flow: compile (Compile) on grayscale|rev_1
# Sat Feb 17 04:18:12 2024

Running Flow: compile_flow (Compile Process) on grayscale|rev_1
# Sat Feb 17 04:18:12 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on grayscale|rev_1
# Sat Feb 17 04:18:12 2024
Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_comp.srs to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srs

compiler completed
# Sat Feb 17 04:18:17 2024

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on grayscale|rev_1
# Sat Feb 17 04:18:17 2024

multi_srs_gen completed
# Sat Feb 17 04:18:17 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_mult.srs to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srs
Complete: Compile Process on grayscale|rev_1

Running: premap (Premap) on grayscale|rev_1
# Sat Feb 17 04:18:17 2024

premap completed with warnings
# Sat Feb 17 04:18:19 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on grayscale|rev_1

Running Flow: map (Map) on grayscale|rev_1
# Sat Feb 17 04:18:19 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on grayscale|rev_1
# Sat Feb 17 04:18:19 2024
Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_m.srm to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srm

fpga_mapper completed with warnings
# Sat Feb 17 04:19:30 2024

Return Code: 1
Run Time:00h:01m:11s
Complete: Map on grayscale|rev_1
Complete: Logic Synthesis on grayscale|rev_1
0FSM Viewer - mapped register encodings are not available
Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srr to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/backup/grayscale_top.srr
log file: "/home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srr"
Running: rev_1 in foreground

Running grayscale|rev_1

Running Flow: compile (Compile) on grayscale|rev_1
# Sat Feb 17 04:25:31 2024

Running Flow: compile_flow (Compile Process) on grayscale|rev_1
# Sat Feb 17 04:25:31 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on grayscale|rev_1
# Sat Feb 17 04:25:31 2024
Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_comp.srs to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srs

compiler completed
# Sat Feb 17 04:25:35 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on grayscale|rev_1
# Sat Feb 17 04:25:35 2024

multi_srs_gen completed
# Sat Feb 17 04:25:35 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_mult.srs to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srs
Complete: Compile Process on grayscale|rev_1

Running: premap (Premap) on grayscale|rev_1
# Sat Feb 17 04:25:35 2024

premap completed with warnings
# Sat Feb 17 04:25:35 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on grayscale|rev_1

Running Flow: map (Map) on grayscale|rev_1
# Sat Feb 17 04:25:35 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on grayscale|rev_1
# Sat Feb 17 04:25:35 2024
Warning: The design file /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_mult.srs has been modified.
As a result the open design d:0 is out of date.
Continued use can yield inconsistent results.

Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_m.srm to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srm

fpga_mapper completed with warnings
# Sat Feb 17 04:25:48 2024

Return Code: 1
Run Time:00h:00m:13s
Complete: Map on grayscale|rev_1
Complete: Logic Synthesis on grayscale|rev_1
0log file: "/home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srr"
Running: rev_1 in foreground

Running grayscale|rev_1

Running Flow: compile (Compile) on grayscale|rev_1
# Sat Feb 17 04:25:51 2024

Running Flow: compile_flow (Compile Process) on grayscale|rev_1
# Sat Feb 17 04:25:51 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on grayscale|rev_1
# Sat Feb 17 04:25:51 2024

compiler completed
# Sat Feb 17 04:25:53 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on grayscale|rev_1
# Sat Feb 17 04:25:53 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on grayscale|rev_1

Running: premap (Premap) on grayscale|rev_1
# Sat Feb 17 04:25:53 2024
Up-To-Date: premap. No run necessary
Complete: Compile on grayscale|rev_1

Running Flow: map (Map) on grayscale|rev_1
# Sat Feb 17 04:25:54 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on grayscale|rev_1
# Sat Feb 17 04:25:54 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on grayscale|rev_1
Complete: Logic Synthesis on grayscale|rev_1
0log file: "/home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srr"
Running: rev_1 in foreground

Running grayscale|rev_1

Running Flow: compile (Compile) on grayscale|rev_1
# Sat Feb 17 04:27:39 2024

Running Flow: compile_flow (Compile Process) on grayscale|rev_1
# Sat Feb 17 04:27:39 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on grayscale|rev_1
# Sat Feb 17 04:27:39 2024
Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_comp.srs to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srs

compiler completed
# Sat Feb 17 04:27:44 2024

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on grayscale|rev_1
# Sat Feb 17 04:27:44 2024

multi_srs_gen completed
# Sat Feb 17 04:27:44 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_mult.srs to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srs
Complete: Compile Process on grayscale|rev_1

Running: premap (Premap) on grayscale|rev_1
# Sat Feb 17 04:27:44 2024
Warning: The design file /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_mult.srs has been modified.
As a result the open design d:1 is out of date.
Continued use can yield inconsistent results.


premap completed with warnings
# Sat Feb 17 04:27:47 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on grayscale|rev_1

Running Flow: map (Map) on grayscale|rev_1
# Sat Feb 17 04:27:47 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on grayscale|rev_1
# Sat Feb 17 04:27:47 2024
Copied /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/synwork/grayscale_top_m.srm to /home/pgn7690/CE387/homework/hw4/demo/edgedetect/syn/rev_1/grayscale_top.srm

fpga_mapper completed with warnings
# Sat Feb 17 04:28:58 2024

Return Code: 1
Run Time:00h:01m:11s
Complete: Map on grayscale|rev_1
Complete: Logic Synthesis on grayscale|rev_1
