;redcode
;assert 1
	SPL 0, <402
	CMP -227, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -40
	ADD 0, 402
	ADD 0, 402
	SUB 0, 10
	SPL @300, 90
	SPL <121, 106
	JMP 9, -92
	SLT 20, @92
	SUB -100, -100
	MOV -7, <-20
	SUB 230, 709
	DJN 0, -92
	SUB @121, 106
	ADD 30, 9
	MOV -7, <-20
	SPL 0, 10
	ADD @-10, 0
	DJN 0, -92
	SUB -670, -300
	ADD #109, 5
	SUB -100, -300
	SUB -100, -100
	DJN -100, <100
	SPL -100, -100
	SPL -670, -300
	SPL -100, -300
	SUB 30, 9
	SUB -100, @100
	SPL @0
	SLT 20, @92
	SUB @121, 106
	SUB #100, 5
	SPL -207, @-120
	SPL -207, @-120
	SPL <127, 106
	SUB -100, -300
	MOV -7, <-20
	CMP -227, <-126
	CMP -207, <-120
	DAT #-0, <0
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <402
	DAT #20, #92
	SLT 20, @92
	SLT 20, @92
	SLT 20, @92
