

================================================================
== Vitis HLS Report for 'fft_exec_Pipeline_DFT_Loop15'
================================================================
* Date:           Fri Oct 21 23:29:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_restructured
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      144|      144|        18|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    184|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    3213|    384|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3213|    604|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       3|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_1058_p2                 |         +|   0|  0|  13|          10|           3|
    |add_ln115_5_fu_884_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln115_6_fu_952_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln115_7_fu_1020_p2               |         +|   0|  0|  13|          10|          10|
    |add_ln115_fu_816_p2                  |         +|   0|  0|  13|          10|          10|
    |add_ln116_4_fu_890_p2                |         +|   0|  0|  13|          10|           8|
    |add_ln116_5_fu_958_p2                |         +|   0|  0|  13|          10|           8|
    |add_ln116_6_fu_1026_p2               |         +|   0|  0|  13|          10|           8|
    |add_ln116_fu_822_p2                  |         +|   0|  0|  13|          10|           8|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_enable_state17_pp0_iter16_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state18_pp0_iter17_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_766_p2                 |      icmp|   0|  0|  11|          10|          11|
    |or_ln109_10_fu_922_p2                |        or|   0|  0|   9|           9|           2|
    |or_ln109_11_fu_932_p2                |        or|   0|  0|   7|           7|           2|
    |or_ln109_12_fu_990_p2                |        or|   0|  0|   9|           9|           2|
    |or_ln109_13_fu_1000_p2               |        or|   0|  0|   7|           7|           2|
    |or_ln109_9_fu_864_p2                 |        or|   0|  0|   7|           7|           1|
    |or_ln109_fu_854_p2                   |        or|   0|  0|   9|           9|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 184|         152|         101|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_14_0_load  |   9|          2|   10|         20|
    |i_14_0_fu_96                  |   9|          2|   10|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  36|          8|   22|         44|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Stage7_I_1_load_1_reg_1266          |  32|   0|   32|          0|
    |Stage7_I_1_load_reg_1494            |  32|   0|   32|          0|
    |Stage7_I_2_load_1_reg_1290          |  32|   0|   32|          0|
    |Stage7_I_2_load_reg_1518            |  32|   0|   32|          0|
    |Stage7_I_3_load_1_reg_1314          |  32|   0|   32|          0|
    |Stage7_I_3_load_reg_1542            |  32|   0|   32|          0|
    |Stage7_I_load_1_reg_1242            |  32|   0|   32|          0|
    |Stage7_I_load_reg_1470              |  32|   0|   32|          0|
    |Stage7_R_1_load_1_reg_1260          |  32|   0|   32|          0|
    |Stage7_R_1_load_reg_1488            |  32|   0|   32|          0|
    |Stage7_R_2_load_1_reg_1284          |  32|   0|   32|          0|
    |Stage7_R_2_load_reg_1512            |  32|   0|   32|          0|
    |Stage7_R_3_load_1_reg_1308          |  32|   0|   32|          0|
    |Stage7_R_3_load_reg_1536            |  32|   0|   32|          0|
    |Stage7_R_load_1_reg_1236            |  32|   0|   32|          0|
    |Stage7_R_load_reg_1464              |  32|   0|   32|          0|
    |W_imag_load_7_reg_1254              |  32|   0|   32|          0|
    |W_imag_load_8_reg_1278              |  32|   0|   32|          0|
    |W_imag_load_9_reg_1302              |  32|   0|   32|          0|
    |W_imag_load_reg_1230                |  32|   0|   32|          0|
    |W_real_load_7_reg_1248              |  32|   0|   32|          0|
    |W_real_load_8_reg_1272              |  32|   0|   32|          0|
    |W_real_load_9_reg_1296              |  32|   0|   32|          0|
    |W_real_load_reg_1224                |  32|   0|   32|          0|
    |add33_i7_1_reg_1590                 |  32|   0|   32|          0|
    |add33_i7_1_reg_1590_pp0_iter16_reg  |  32|   0|   32|          0|
    |add33_i7_2_reg_1610                 |  32|   0|   32|          0|
    |add33_i7_2_reg_1610_pp0_iter16_reg  |  32|   0|   32|          0|
    |add33_i7_3_reg_1630                 |  32|   0|   32|          0|
    |add33_i7_3_reg_1630_pp0_iter16_reg  |  32|   0|   32|          0|
    |add33_i7_reg_1570                   |  32|   0|   32|          0|
    |add33_i7_reg_1570_pp0_iter16_reg    |  32|   0|   32|          0|
    |add36_i7_1_reg_1595                 |  32|   0|   32|          0|
    |add36_i7_1_reg_1595_pp0_iter16_reg  |  32|   0|   32|          0|
    |add36_i7_2_reg_1615                 |  32|   0|   32|          0|
    |add36_i7_2_reg_1615_pp0_iter16_reg  |  32|   0|   32|          0|
    |add36_i7_3_reg_1635                 |  32|   0|   32|          0|
    |add36_i7_3_reg_1635_pp0_iter16_reg  |  32|   0|   32|          0|
    |add36_i7_reg_1575                   |  32|   0|   32|          0|
    |add36_i7_reg_1575_pp0_iter16_reg    |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |i_14_0_fu_96                        |  10|   0|   10|          0|
    |lshr_ln118_5_reg_1141               |   8|   0|    8|          0|
    |lshr_ln118_6_reg_1172               |   8|   0|    8|          0|
    |lshr_ln118_7_reg_1203               |   8|   0|    8|          0|
    |lshr_ln118_s_reg_1110               |   8|   0|    8|          0|
    |mul22_i6_1_reg_1340                 |  32|   0|   32|          0|
    |mul22_i6_2_reg_1360                 |  32|   0|   32|          0|
    |mul22_i6_3_reg_1380                 |  32|   0|   32|          0|
    |mul22_i6_reg_1320                   |  32|   0|   32|          0|
    |mul23_i7_1_reg_1345                 |  32|   0|   32|          0|
    |mul23_i7_2_reg_1365                 |  32|   0|   32|          0|
    |mul23_i7_3_reg_1385                 |  32|   0|   32|          0|
    |mul23_i7_reg_1325                   |  32|   0|   32|          0|
    |mul24_i6_1_reg_1350                 |  32|   0|   32|          0|
    |mul24_i6_2_reg_1370                 |  32|   0|   32|          0|
    |mul24_i6_3_reg_1390                 |  32|   0|   32|          0|
    |mul24_i6_reg_1330                   |  32|   0|   32|          0|
    |mul25_i7_1_reg_1355                 |  32|   0|   32|          0|
    |mul25_i7_2_reg_1375                 |  32|   0|   32|          0|
    |mul25_i7_3_reg_1395                 |  32|   0|   32|          0|
    |mul25_i7_reg_1335                   |  32|   0|   32|          0|
    |sub27_i7_1_reg_1580                 |  32|   0|   32|          0|
    |sub27_i7_2_reg_1600                 |  32|   0|   32|          0|
    |sub27_i7_3_reg_1620                 |  32|   0|   32|          0|
    |sub27_i7_reg_1560                   |  32|   0|   32|          0|
    |sub30_i7_1_reg_1585                 |  32|   0|   32|          0|
    |sub30_i7_2_reg_1605                 |  32|   0|   32|          0|
    |sub30_i7_3_reg_1625                 |  32|   0|   32|          0|
    |sub30_i7_reg_1565                   |  32|   0|   32|          0|
    |t_I_7_1_reg_1506                    |  32|   0|   32|          0|
    |t_I_7_2_reg_1530                    |  32|   0|   32|          0|
    |t_I_7_3_reg_1554                    |  32|   0|   32|          0|
    |t_I_7_reg_1482                      |  32|   0|   32|          0|
    |t_R_7_1_reg_1500                    |  32|   0|   32|          0|
    |t_R_7_2_reg_1524                    |  32|   0|   32|          0|
    |t_R_7_3_reg_1548                    |  32|   0|   32|          0|
    |t_R_7_reg_1476                      |  32|   0|   32|          0|
    |zext_ln118_10_reg_1448              |   8|   0|   64|         56|
    |zext_ln118_8_reg_1416               |   8|   0|   64|         56|
    |zext_ln118_9_reg_1432               |   8|   0|   64|         56|
    |zext_ln118_reg_1400                 |   8|   0|   64|         56|
    |zext_ln120_5_reg_1146               |   8|   0|   64|         56|
    |zext_ln120_6_reg_1177               |   8|   0|   64|         56|
    |zext_ln120_7_reg_1208               |   8|   0|   64|         56|
    |zext_ln120_reg_1115                 |   8|   0|   64|         56|
    |lshr_ln118_5_reg_1141               |  64|  32|    8|          0|
    |lshr_ln118_6_reg_1172               |  64|  32|    8|          0|
    |lshr_ln118_7_reg_1203               |  64|  32|    8|          0|
    |lshr_ln118_s_reg_1110               |  64|  32|    8|          0|
    |zext_ln118_10_reg_1448              |  64|  32|   64|         56|
    |zext_ln118_8_reg_1416               |  64|  32|   64|         56|
    |zext_ln118_9_reg_1432               |  64|  32|   64|         56|
    |zext_ln118_reg_1400                 |  64|  32|   64|         56|
    |zext_ln120_5_reg_1146               |  64|  32|   64|         56|
    |zext_ln120_6_reg_1177               |  64|  32|   64|         56|
    |zext_ln120_7_reg_1208               |  64|  32|   64|         56|
    |zext_ln120_reg_1115                 |  64|  32|   64|         56|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |3213| 384| 3437|        896|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_628_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_628_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_628_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_628_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_628_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_632_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_632_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_632_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_632_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_632_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_636_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_636_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_636_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_636_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_636_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_640_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_640_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_640_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_640_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_640_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_644_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_644_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_644_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_644_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_644_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_648_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_648_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_648_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_648_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_648_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_652_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_652_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_652_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_652_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_652_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_656_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_656_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_656_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_656_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_656_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_660_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_660_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_660_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_660_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_660_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_664_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_664_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_664_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_664_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_664_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_668_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_668_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_668_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_668_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_668_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_672_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_672_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_672_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_672_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_672_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_676_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_676_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_676_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_676_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_676_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_680_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_680_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_680_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_680_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_680_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_684_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_684_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_684_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_684_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_684_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_688_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_688_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_688_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_688_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_688_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_692_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_692_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_692_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_692_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_692_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_696_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_696_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_696_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_696_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_696_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_700_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_700_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_700_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_700_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_700_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_704_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_704_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_704_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_704_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_704_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_708_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_708_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_708_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_708_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_708_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_712_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_712_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_712_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_712_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_712_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_716_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_716_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_716_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_716_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_716_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_720_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_720_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_720_p_opcode  |  out|    2|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_720_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_720_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_724_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_724_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_724_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_724_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_728_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_728_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_728_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_728_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_732_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_732_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_732_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_732_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_736_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_736_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_736_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_736_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_740_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_740_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_740_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_740_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_744_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_744_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_744_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_744_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_748_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_748_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_748_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_748_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_752_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_752_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_752_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_752_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_756_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_756_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_756_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_756_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_760_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_760_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_760_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_760_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_764_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_764_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_764_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_764_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_768_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_768_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_768_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_768_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_772_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_772_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_772_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_772_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_776_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_776_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_776_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_776_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_780_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_780_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_780_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_780_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_784_p_din0    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_784_p_din1    |  out|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_784_p_dout0   |   in|   32|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|grp_fu_784_p_ce      |  out|    1|  ap_ctrl_hs|  fft_exec_Pipeline_DFT_Loop15|  return value|
|Stage8_I_3_address0  |  out|    8|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_ce0       |  out|    1|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_we0       |  out|    1|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_d0        |  out|   32|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_address1  |  out|    8|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_ce1       |  out|    1|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_we1       |  out|    1|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_3_d1        |  out|   32|   ap_memory|                    Stage8_I_3|         array|
|Stage8_I_2_address0  |  out|    8|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_ce0       |  out|    1|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_we0       |  out|    1|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_d0        |  out|   32|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_address1  |  out|    8|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_ce1       |  out|    1|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_we1       |  out|    1|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_2_d1        |  out|   32|   ap_memory|                    Stage8_I_2|         array|
|Stage8_I_1_address0  |  out|    8|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_ce0       |  out|    1|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_we0       |  out|    1|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_d0        |  out|   32|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_address1  |  out|    8|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_ce1       |  out|    1|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_we1       |  out|    1|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_1_d1        |  out|   32|   ap_memory|                    Stage8_I_1|         array|
|Stage8_I_address0    |  out|    8|   ap_memory|                      Stage8_I|         array|
|Stage8_I_ce0         |  out|    1|   ap_memory|                      Stage8_I|         array|
|Stage8_I_we0         |  out|    1|   ap_memory|                      Stage8_I|         array|
|Stage8_I_d0          |  out|   32|   ap_memory|                      Stage8_I|         array|
|Stage8_I_address1    |  out|    8|   ap_memory|                      Stage8_I|         array|
|Stage8_I_ce1         |  out|    1|   ap_memory|                      Stage8_I|         array|
|Stage8_I_we1         |  out|    1|   ap_memory|                      Stage8_I|         array|
|Stage8_I_d1          |  out|   32|   ap_memory|                      Stage8_I|         array|
|Stage8_R_3_address0  |  out|    8|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_ce0       |  out|    1|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_we0       |  out|    1|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_d0        |  out|   32|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_address1  |  out|    8|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_ce1       |  out|    1|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_we1       |  out|    1|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_3_d1        |  out|   32|   ap_memory|                    Stage8_R_3|         array|
|Stage8_R_2_address0  |  out|    8|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_ce0       |  out|    1|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_we0       |  out|    1|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_d0        |  out|   32|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_address1  |  out|    8|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_ce1       |  out|    1|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_we1       |  out|    1|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_2_d1        |  out|   32|   ap_memory|                    Stage8_R_2|         array|
|Stage8_R_1_address0  |  out|    8|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_ce0       |  out|    1|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_we0       |  out|    1|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_d0        |  out|   32|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_address1  |  out|    8|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_ce1       |  out|    1|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_we1       |  out|    1|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_1_d1        |  out|   32|   ap_memory|                    Stage8_R_1|         array|
|Stage8_R_address0    |  out|    8|   ap_memory|                      Stage8_R|         array|
|Stage8_R_ce0         |  out|    1|   ap_memory|                      Stage8_R|         array|
|Stage8_R_we0         |  out|    1|   ap_memory|                      Stage8_R|         array|
|Stage8_R_d0          |  out|   32|   ap_memory|                      Stage8_R|         array|
|Stage8_R_address1    |  out|    8|   ap_memory|                      Stage8_R|         array|
|Stage8_R_ce1         |  out|    1|   ap_memory|                      Stage8_R|         array|
|Stage8_R_we1         |  out|    1|   ap_memory|                      Stage8_R|         array|
|Stage8_R_d1          |  out|   32|   ap_memory|                      Stage8_R|         array|
|Stage7_R_address0    |  out|    8|   ap_memory|                      Stage7_R|         array|
|Stage7_R_ce0         |  out|    1|   ap_memory|                      Stage7_R|         array|
|Stage7_R_q0          |   in|   32|   ap_memory|                      Stage7_R|         array|
|Stage7_R_address1    |  out|    8|   ap_memory|                      Stage7_R|         array|
|Stage7_R_ce1         |  out|    1|   ap_memory|                      Stage7_R|         array|
|Stage7_R_q1          |   in|   32|   ap_memory|                      Stage7_R|         array|
|Stage7_I_address0    |  out|    8|   ap_memory|                      Stage7_I|         array|
|Stage7_I_ce0         |  out|    1|   ap_memory|                      Stage7_I|         array|
|Stage7_I_q0          |   in|   32|   ap_memory|                      Stage7_I|         array|
|Stage7_I_address1    |  out|    8|   ap_memory|                      Stage7_I|         array|
|Stage7_I_ce1         |  out|    1|   ap_memory|                      Stage7_I|         array|
|Stage7_I_q1          |   in|   32|   ap_memory|                      Stage7_I|         array|
|Stage7_R_1_address0  |  out|    8|   ap_memory|                    Stage7_R_1|         array|
|Stage7_R_1_ce0       |  out|    1|   ap_memory|                    Stage7_R_1|         array|
|Stage7_R_1_q0        |   in|   32|   ap_memory|                    Stage7_R_1|         array|
|Stage7_R_1_address1  |  out|    8|   ap_memory|                    Stage7_R_1|         array|
|Stage7_R_1_ce1       |  out|    1|   ap_memory|                    Stage7_R_1|         array|
|Stage7_R_1_q1        |   in|   32|   ap_memory|                    Stage7_R_1|         array|
|Stage7_I_1_address0  |  out|    8|   ap_memory|                    Stage7_I_1|         array|
|Stage7_I_1_ce0       |  out|    1|   ap_memory|                    Stage7_I_1|         array|
|Stage7_I_1_q0        |   in|   32|   ap_memory|                    Stage7_I_1|         array|
|Stage7_I_1_address1  |  out|    8|   ap_memory|                    Stage7_I_1|         array|
|Stage7_I_1_ce1       |  out|    1|   ap_memory|                    Stage7_I_1|         array|
|Stage7_I_1_q1        |   in|   32|   ap_memory|                    Stage7_I_1|         array|
|Stage7_R_2_address0  |  out|    8|   ap_memory|                    Stage7_R_2|         array|
|Stage7_R_2_ce0       |  out|    1|   ap_memory|                    Stage7_R_2|         array|
|Stage7_R_2_q0        |   in|   32|   ap_memory|                    Stage7_R_2|         array|
|Stage7_R_2_address1  |  out|    8|   ap_memory|                    Stage7_R_2|         array|
|Stage7_R_2_ce1       |  out|    1|   ap_memory|                    Stage7_R_2|         array|
|Stage7_R_2_q1        |   in|   32|   ap_memory|                    Stage7_R_2|         array|
|Stage7_I_2_address0  |  out|    8|   ap_memory|                    Stage7_I_2|         array|
|Stage7_I_2_ce0       |  out|    1|   ap_memory|                    Stage7_I_2|         array|
|Stage7_I_2_q0        |   in|   32|   ap_memory|                    Stage7_I_2|         array|
|Stage7_I_2_address1  |  out|    8|   ap_memory|                    Stage7_I_2|         array|
|Stage7_I_2_ce1       |  out|    1|   ap_memory|                    Stage7_I_2|         array|
|Stage7_I_2_q1        |   in|   32|   ap_memory|                    Stage7_I_2|         array|
|Stage7_R_3_address0  |  out|    8|   ap_memory|                    Stage7_R_3|         array|
|Stage7_R_3_ce0       |  out|    1|   ap_memory|                    Stage7_R_3|         array|
|Stage7_R_3_q0        |   in|   32|   ap_memory|                    Stage7_R_3|         array|
|Stage7_R_3_address1  |  out|    8|   ap_memory|                    Stage7_R_3|         array|
|Stage7_R_3_ce1       |  out|    1|   ap_memory|                    Stage7_R_3|         array|
|Stage7_R_3_q1        |   in|   32|   ap_memory|                    Stage7_R_3|         array|
|Stage7_I_3_address0  |  out|    8|   ap_memory|                    Stage7_I_3|         array|
|Stage7_I_3_ce0       |  out|    1|   ap_memory|                    Stage7_I_3|         array|
|Stage7_I_3_q0        |   in|   32|   ap_memory|                    Stage7_I_3|         array|
|Stage7_I_3_address1  |  out|    8|   ap_memory|                    Stage7_I_3|         array|
|Stage7_I_3_ce1       |  out|    1|   ap_memory|                    Stage7_I_3|         array|
|Stage7_I_3_q1        |   in|   32|   ap_memory|                    Stage7_I_3|         array|
|W_real_address0      |  out|    9|   ap_memory|                        W_real|         array|
|W_real_ce0           |  out|    1|   ap_memory|                        W_real|         array|
|W_real_q0            |   in|   32|   ap_memory|                        W_real|         array|
|W_real_address1      |  out|    9|   ap_memory|                        W_real|         array|
|W_real_ce1           |  out|    1|   ap_memory|                        W_real|         array|
|W_real_q1            |   in|   32|   ap_memory|                        W_real|         array|
|W_real_address2      |  out|    9|   ap_memory|                        W_real|         array|
|W_real_ce2           |  out|    1|   ap_memory|                        W_real|         array|
|W_real_q2            |   in|   32|   ap_memory|                        W_real|         array|
|W_real_address3      |  out|    9|   ap_memory|                        W_real|         array|
|W_real_ce3           |  out|    1|   ap_memory|                        W_real|         array|
|W_real_q3            |   in|   32|   ap_memory|                        W_real|         array|
|W_imag_address0      |  out|    9|   ap_memory|                        W_imag|         array|
|W_imag_ce0           |  out|    1|   ap_memory|                        W_imag|         array|
|W_imag_q0            |   in|   32|   ap_memory|                        W_imag|         array|
|W_imag_address1      |  out|    9|   ap_memory|                        W_imag|         array|
|W_imag_ce1           |  out|    1|   ap_memory|                        W_imag|         array|
|W_imag_q1            |   in|   32|   ap_memory|                        W_imag|         array|
|W_imag_address2      |  out|    9|   ap_memory|                        W_imag|         array|
|W_imag_ce2           |  out|    1|   ap_memory|                        W_imag|         array|
|W_imag_q2            |   in|   32|   ap_memory|                        W_imag|         array|
|W_imag_address3      |  out|    9|   ap_memory|                        W_imag|         array|
|W_imag_ce3           |  out|    1|   ap_memory|                        W_imag|         array|
|W_imag_q3            |   in|   32|   ap_memory|                        W_imag|         array|
+---------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_14_0 = alloca i32 1"   --->   Operation 21 'alloca' 'i_14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_14_0"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i278.0"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_14_0_load = load i10 %i_14_0"   --->   Operation 24 'load' 'i_14_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %i_14_0_load, i10 512" [fft.cpp:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.i278.split.0, void %_Z11fft_stage_tILi8ELi4EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:109]   --->   Operation 27 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_32 = trunc i10 %i_14_0_load"   --->   Operation 28 'trunc' 'empty_32' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_33 = trunc i10 %i_14_0_load"   --->   Operation 29 'trunc' 'empty_33' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln113_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_33, i2 0" [fft.cpp:113]   --->   Operation 30 'bitconcatenate' 'shl_ln113_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i9 %shl_ln113_s" [fft.cpp:113]   --->   Operation 31 'zext' 'zext_ln113' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln113" [fft.cpp:113]   --->   Operation 32 'getelementptr' 'W_real_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%W_real_load = load i9 %W_real_addr" [fft.cpp:113]   --->   Operation 33 'load' 'W_real_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113" [fft.cpp:114]   --->   Operation 34 'getelementptr' 'W_imag_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%W_imag_load = load i9 %W_imag_addr" [fft.cpp:114]   --->   Operation 35 'load' 'W_imag_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %i_14_0_load, i32 7, i32 8" [fft.cpp:115]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%and_ln115_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %tmp_s, i7 0" [fft.cpp:115]   --->   Operation 37 'bitconcatenate' 'and_ln115_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i9 %and_ln115_5" [fft.cpp:115]   --->   Operation 38 'zext' 'zext_ln115' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln115 = add i10 %zext_ln115, i10 %i_14_0_load" [fft.cpp:115]   --->   Operation 39 'add' 'add_ln115' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln116 = add i10 %add_ln115, i10 128" [fft.cpp:116]   --->   Operation 40 'add' 'add_ln116' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln118_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115, i32 2, i32 9" [fft.cpp:118]   --->   Operation 41 'partselect' 'lshr_ln118_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln120_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116, i32 2, i32 9" [fft.cpp:120]   --->   Operation 42 'partselect' 'lshr_ln120_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %lshr_ln120_s" [fft.cpp:120]   --->   Operation 43 'zext' 'zext_ln120' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Stage7_R_addr_1 = getelementptr i32 %Stage7_R, i64 0, i64 %zext_ln120" [fft.cpp:120]   --->   Operation 44 'getelementptr' 'Stage7_R_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%Stage7_R_load_1 = load i8 %Stage7_R_addr_1" [fft.cpp:120]   --->   Operation 45 'load' 'Stage7_R_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Stage7_I_addr_1 = getelementptr i32 %Stage7_I, i64 0, i64 %zext_ln120" [fft.cpp:121]   --->   Operation 46 'getelementptr' 'Stage7_I_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%Stage7_I_load_1 = load i8 %Stage7_I_addr_1" [fft.cpp:121]   --->   Operation 47 'load' 'Stage7_I_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_5)   --->   "%or_ln109 = or i9 %empty_32, i9 1" [fft.cpp:109]   --->   Operation 48 'or' 'or_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_5)   --->   "%zext_ln109 = zext i9 %or_ln109" [fft.cpp:109]   --->   Operation 49 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln109_9 = or i7 %empty_33, i7 1" [fft.cpp:109]   --->   Operation 50 'or' 'or_ln109_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln113_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %or_ln109_9, i2 0" [fft.cpp:113]   --->   Operation 51 'bitconcatenate' 'shl_ln113_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i9 %shl_ln113_4" [fft.cpp:113]   --->   Operation 52 'zext' 'zext_ln113_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%W_real_addr_7 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_7" [fft.cpp:113]   --->   Operation 53 'getelementptr' 'W_real_addr_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%W_real_load_7 = load i9 %W_real_addr_7" [fft.cpp:113]   --->   Operation 54 'load' 'W_real_load_7' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%W_imag_addr_7 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_7" [fft.cpp:114]   --->   Operation 55 'getelementptr' 'W_imag_addr_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%W_imag_load_7 = load i9 %W_imag_addr_7" [fft.cpp:114]   --->   Operation 56 'load' 'W_imag_load_7' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 57 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln115_5 = add i10 %zext_ln115, i10 %zext_ln109" [fft.cpp:115]   --->   Operation 57 'add' 'add_ln115_5' <Predicate = (!icmp_ln109)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln116_4 = add i10 %add_ln115_5, i10 128" [fft.cpp:116]   --->   Operation 58 'add' 'add_ln116_4' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln118_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_5, i32 2, i32 9" [fft.cpp:118]   --->   Operation 59 'partselect' 'lshr_ln118_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln120_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_4, i32 2, i32 9" [fft.cpp:120]   --->   Operation 60 'partselect' 'lshr_ln120_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln120_5 = zext i8 %lshr_ln120_4" [fft.cpp:120]   --->   Operation 61 'zext' 'zext_ln120_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%Stage7_R_1_addr_1 = getelementptr i32 %Stage7_R_1, i64 0, i64 %zext_ln120_5" [fft.cpp:120]   --->   Operation 62 'getelementptr' 'Stage7_R_1_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%Stage7_R_1_load_1 = load i8 %Stage7_R_1_addr_1" [fft.cpp:120]   --->   Operation 63 'load' 'Stage7_R_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%Stage7_I_1_addr_1 = getelementptr i32 %Stage7_I_1, i64 0, i64 %zext_ln120_5" [fft.cpp:121]   --->   Operation 64 'getelementptr' 'Stage7_I_1_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%Stage7_I_1_load_1 = load i8 %Stage7_I_1_addr_1" [fft.cpp:121]   --->   Operation 65 'load' 'Stage7_I_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_6)   --->   "%or_ln109_10 = or i9 %empty_32, i9 2" [fft.cpp:109]   --->   Operation 66 'or' 'or_ln109_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_6)   --->   "%zext_ln109_4 = zext i9 %or_ln109_10" [fft.cpp:109]   --->   Operation 67 'zext' 'zext_ln109_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln109_11 = or i7 %empty_33, i7 2" [fft.cpp:109]   --->   Operation 68 'or' 'or_ln109_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln113_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %or_ln109_11, i2 0" [fft.cpp:113]   --->   Operation 69 'bitconcatenate' 'shl_ln113_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i9 %shl_ln113_5" [fft.cpp:113]   --->   Operation 70 'zext' 'zext_ln113_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%W_real_addr_8 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_8" [fft.cpp:113]   --->   Operation 71 'getelementptr' 'W_real_addr_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%W_real_load_8 = load i9 %W_real_addr_8" [fft.cpp:113]   --->   Operation 72 'load' 'W_real_load_8' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%W_imag_addr_8 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_8" [fft.cpp:114]   --->   Operation 73 'getelementptr' 'W_imag_addr_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%W_imag_load_8 = load i9 %W_imag_addr_8" [fft.cpp:114]   --->   Operation 74 'load' 'W_imag_load_8' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 75 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln115_6 = add i10 %zext_ln115, i10 %zext_ln109_4" [fft.cpp:115]   --->   Operation 75 'add' 'add_ln115_6' <Predicate = (!icmp_ln109)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln116_5 = add i10 %add_ln115_6, i10 128" [fft.cpp:116]   --->   Operation 76 'add' 'add_ln116_5' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln118_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_6, i32 2, i32 9" [fft.cpp:118]   --->   Operation 77 'partselect' 'lshr_ln118_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln120_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_5, i32 2, i32 9" [fft.cpp:120]   --->   Operation 78 'partselect' 'lshr_ln120_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln120_6 = zext i8 %lshr_ln120_5" [fft.cpp:120]   --->   Operation 79 'zext' 'zext_ln120_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Stage7_R_2_addr_1 = getelementptr i32 %Stage7_R_2, i64 0, i64 %zext_ln120_6" [fft.cpp:120]   --->   Operation 80 'getelementptr' 'Stage7_R_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%Stage7_R_2_load_1 = load i8 %Stage7_R_2_addr_1" [fft.cpp:120]   --->   Operation 81 'load' 'Stage7_R_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%Stage7_I_2_addr_1 = getelementptr i32 %Stage7_I_2, i64 0, i64 %zext_ln120_6" [fft.cpp:121]   --->   Operation 82 'getelementptr' 'Stage7_I_2_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%Stage7_I_2_load_1 = load i8 %Stage7_I_2_addr_1" [fft.cpp:121]   --->   Operation 83 'load' 'Stage7_I_2_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_7)   --->   "%or_ln109_12 = or i9 %empty_32, i9 3" [fft.cpp:109]   --->   Operation 84 'or' 'or_ln109_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_7)   --->   "%zext_ln109_5 = zext i9 %or_ln109_12" [fft.cpp:109]   --->   Operation 85 'zext' 'zext_ln109_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln109_13 = or i7 %empty_33, i7 3" [fft.cpp:109]   --->   Operation 86 'or' 'or_ln109_13' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln113_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %or_ln109_13, i2 0" [fft.cpp:113]   --->   Operation 87 'bitconcatenate' 'shl_ln113_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i9 %shl_ln113_6" [fft.cpp:113]   --->   Operation 88 'zext' 'zext_ln113_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%W_real_addr_9 = getelementptr i32 %W_real, i64 0, i64 %zext_ln113_9" [fft.cpp:113]   --->   Operation 89 'getelementptr' 'W_real_addr_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%W_real_load_9 = load i9 %W_real_addr_9" [fft.cpp:113]   --->   Operation 90 'load' 'W_real_load_9' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%W_imag_addr_9 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln113_9" [fft.cpp:114]   --->   Operation 91 'getelementptr' 'W_imag_addr_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%W_imag_load_9 = load i9 %W_imag_addr_9" [fft.cpp:114]   --->   Operation 92 'load' 'W_imag_load_9' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 93 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln115_7 = add i10 %zext_ln115, i10 %zext_ln109_5" [fft.cpp:115]   --->   Operation 93 'add' 'add_ln115_7' <Predicate = (!icmp_ln109)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln116_6 = add i10 %add_ln115_7, i10 128" [fft.cpp:116]   --->   Operation 94 'add' 'add_ln116_6' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln118_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_7, i32 2, i32 9" [fft.cpp:118]   --->   Operation 95 'partselect' 'lshr_ln118_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln120_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116_6, i32 2, i32 9" [fft.cpp:120]   --->   Operation 96 'partselect' 'lshr_ln120_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln120_7 = zext i8 %lshr_ln120_6" [fft.cpp:120]   --->   Operation 97 'zext' 'zext_ln120_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%Stage7_R_3_addr_1 = getelementptr i32 %Stage7_R_3, i64 0, i64 %zext_ln120_7" [fft.cpp:120]   --->   Operation 98 'getelementptr' 'Stage7_R_3_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%Stage7_R_3_load_1 = load i8 %Stage7_R_3_addr_1" [fft.cpp:120]   --->   Operation 99 'load' 'Stage7_R_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%Stage7_I_3_addr_1 = getelementptr i32 %Stage7_I_3, i64 0, i64 %zext_ln120_7" [fft.cpp:121]   --->   Operation 100 'getelementptr' 'Stage7_I_3_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%Stage7_I_3_load_1 = load i8 %Stage7_I_3_addr_1" [fft.cpp:121]   --->   Operation 101 'load' 'Stage7_I_3_load_1' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %i_14_0_load, i10 4" [fft.cpp:109]   --->   Operation 102 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %i_14_0" [fft.cpp:109]   --->   Operation 103 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%W_real_load = load i9 %W_real_addr" [fft.cpp:113]   --->   Operation 104 'load' 'W_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%W_imag_load = load i9 %W_imag_addr" [fft.cpp:114]   --->   Operation 105 'load' 'W_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 106 [1/2] (3.25ns)   --->   "%Stage7_R_load_1 = load i8 %Stage7_R_addr_1" [fft.cpp:120]   --->   Operation 106 'load' 'Stage7_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%Stage7_I_load_1 = load i8 %Stage7_I_addr_1" [fft.cpp:121]   --->   Operation 107 'load' 'Stage7_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%W_real_load_7 = load i9 %W_real_addr_7" [fft.cpp:113]   --->   Operation 108 'load' 'W_real_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%W_imag_load_7 = load i9 %W_imag_addr_7" [fft.cpp:114]   --->   Operation 109 'load' 'W_imag_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%Stage7_R_1_load_1 = load i8 %Stage7_R_1_addr_1" [fft.cpp:120]   --->   Operation 110 'load' 'Stage7_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 111 [1/2] (3.25ns)   --->   "%Stage7_I_1_load_1 = load i8 %Stage7_I_1_addr_1" [fft.cpp:121]   --->   Operation 111 'load' 'Stage7_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%W_real_load_8 = load i9 %W_real_addr_8" [fft.cpp:113]   --->   Operation 112 'load' 'W_real_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%W_imag_load_8 = load i9 %W_imag_addr_8" [fft.cpp:114]   --->   Operation 113 'load' 'W_imag_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 114 [1/2] (3.25ns)   --->   "%Stage7_R_2_load_1 = load i8 %Stage7_R_2_addr_1" [fft.cpp:120]   --->   Operation 114 'load' 'Stage7_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%Stage7_I_2_load_1 = load i8 %Stage7_I_2_addr_1" [fft.cpp:121]   --->   Operation 115 'load' 'Stage7_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 116 [1/2] (3.25ns)   --->   "%W_real_load_9 = load i9 %W_real_addr_9" [fft.cpp:113]   --->   Operation 116 'load' 'W_real_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%W_imag_load_9 = load i9 %W_imag_addr_9" [fft.cpp:114]   --->   Operation 117 'load' 'W_imag_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 118 [1/2] (3.25ns)   --->   "%Stage7_R_3_load_1 = load i8 %Stage7_R_3_addr_1" [fft.cpp:120]   --->   Operation 118 'load' 'Stage7_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%Stage7_I_3_load_1 = load i8 %Stage7_I_3_addr_1" [fft.cpp:121]   --->   Operation 119 'load' 'Stage7_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 120 [4/4] (5.70ns)   --->   "%mul22_i6 = fmul i32 %Stage7_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 120 'fmul' 'mul22_i6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [4/4] (5.70ns)   --->   "%mul23_i7 = fmul i32 %Stage7_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 121 'fmul' 'mul23_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [4/4] (5.70ns)   --->   "%mul24_i6 = fmul i32 %Stage7_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 122 'fmul' 'mul24_i6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [4/4] (5.70ns)   --->   "%mul25_i7 = fmul i32 %Stage7_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 123 'fmul' 'mul25_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [4/4] (5.70ns)   --->   "%mul22_i6_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_real_load_7" [fft.cpp:123]   --->   Operation 124 'fmul' 'mul22_i6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [4/4] (5.70ns)   --->   "%mul23_i7_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_imag_load_7" [fft.cpp:123]   --->   Operation 125 'fmul' 'mul23_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [4/4] (5.70ns)   --->   "%mul24_i6_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_real_load_7" [fft.cpp:124]   --->   Operation 126 'fmul' 'mul24_i6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [4/4] (5.70ns)   --->   "%mul25_i7_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_imag_load_7" [fft.cpp:124]   --->   Operation 127 'fmul' 'mul25_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [4/4] (5.70ns)   --->   "%mul22_i6_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_real_load_8" [fft.cpp:123]   --->   Operation 128 'fmul' 'mul22_i6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [4/4] (5.70ns)   --->   "%mul23_i7_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_imag_load_8" [fft.cpp:123]   --->   Operation 129 'fmul' 'mul23_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [4/4] (5.70ns)   --->   "%mul24_i6_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_real_load_8" [fft.cpp:124]   --->   Operation 130 'fmul' 'mul24_i6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [4/4] (5.70ns)   --->   "%mul25_i7_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_imag_load_8" [fft.cpp:124]   --->   Operation 131 'fmul' 'mul25_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [4/4] (5.70ns)   --->   "%mul22_i6_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_real_load_9" [fft.cpp:123]   --->   Operation 132 'fmul' 'mul22_i6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [4/4] (5.70ns)   --->   "%mul23_i7_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_imag_load_9" [fft.cpp:123]   --->   Operation 133 'fmul' 'mul23_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [4/4] (5.70ns)   --->   "%mul24_i6_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_real_load_9" [fft.cpp:124]   --->   Operation 134 'fmul' 'mul24_i6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (5.70ns)   --->   "%mul25_i7_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_imag_load_9" [fft.cpp:124]   --->   Operation 135 'fmul' 'mul25_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 136 [3/4] (5.70ns)   --->   "%mul22_i6 = fmul i32 %Stage7_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 136 'fmul' 'mul22_i6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [3/4] (5.70ns)   --->   "%mul23_i7 = fmul i32 %Stage7_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 137 'fmul' 'mul23_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [3/4] (5.70ns)   --->   "%mul24_i6 = fmul i32 %Stage7_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 138 'fmul' 'mul24_i6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [3/4] (5.70ns)   --->   "%mul25_i7 = fmul i32 %Stage7_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 139 'fmul' 'mul25_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [3/4] (5.70ns)   --->   "%mul22_i6_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_real_load_7" [fft.cpp:123]   --->   Operation 140 'fmul' 'mul22_i6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [3/4] (5.70ns)   --->   "%mul23_i7_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_imag_load_7" [fft.cpp:123]   --->   Operation 141 'fmul' 'mul23_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [3/4] (5.70ns)   --->   "%mul24_i6_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_real_load_7" [fft.cpp:124]   --->   Operation 142 'fmul' 'mul24_i6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [3/4] (5.70ns)   --->   "%mul25_i7_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_imag_load_7" [fft.cpp:124]   --->   Operation 143 'fmul' 'mul25_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [3/4] (5.70ns)   --->   "%mul22_i6_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_real_load_8" [fft.cpp:123]   --->   Operation 144 'fmul' 'mul22_i6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [3/4] (5.70ns)   --->   "%mul23_i7_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_imag_load_8" [fft.cpp:123]   --->   Operation 145 'fmul' 'mul23_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [3/4] (5.70ns)   --->   "%mul24_i6_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_real_load_8" [fft.cpp:124]   --->   Operation 146 'fmul' 'mul24_i6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [3/4] (5.70ns)   --->   "%mul25_i7_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_imag_load_8" [fft.cpp:124]   --->   Operation 147 'fmul' 'mul25_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [3/4] (5.70ns)   --->   "%mul22_i6_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_real_load_9" [fft.cpp:123]   --->   Operation 148 'fmul' 'mul22_i6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [3/4] (5.70ns)   --->   "%mul23_i7_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_imag_load_9" [fft.cpp:123]   --->   Operation 149 'fmul' 'mul23_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [3/4] (5.70ns)   --->   "%mul24_i6_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_real_load_9" [fft.cpp:124]   --->   Operation 150 'fmul' 'mul24_i6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [3/4] (5.70ns)   --->   "%mul25_i7_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_imag_load_9" [fft.cpp:124]   --->   Operation 151 'fmul' 'mul25_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 152 [2/4] (5.70ns)   --->   "%mul22_i6 = fmul i32 %Stage7_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 152 'fmul' 'mul22_i6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [2/4] (5.70ns)   --->   "%mul23_i7 = fmul i32 %Stage7_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 153 'fmul' 'mul23_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [2/4] (5.70ns)   --->   "%mul24_i6 = fmul i32 %Stage7_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 154 'fmul' 'mul24_i6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [2/4] (5.70ns)   --->   "%mul25_i7 = fmul i32 %Stage7_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 155 'fmul' 'mul25_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [2/4] (5.70ns)   --->   "%mul22_i6_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_real_load_7" [fft.cpp:123]   --->   Operation 156 'fmul' 'mul22_i6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [2/4] (5.70ns)   --->   "%mul23_i7_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_imag_load_7" [fft.cpp:123]   --->   Operation 157 'fmul' 'mul23_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [2/4] (5.70ns)   --->   "%mul24_i6_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_real_load_7" [fft.cpp:124]   --->   Operation 158 'fmul' 'mul24_i6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [2/4] (5.70ns)   --->   "%mul25_i7_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_imag_load_7" [fft.cpp:124]   --->   Operation 159 'fmul' 'mul25_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [2/4] (5.70ns)   --->   "%mul22_i6_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_real_load_8" [fft.cpp:123]   --->   Operation 160 'fmul' 'mul22_i6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [2/4] (5.70ns)   --->   "%mul23_i7_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_imag_load_8" [fft.cpp:123]   --->   Operation 161 'fmul' 'mul23_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [2/4] (5.70ns)   --->   "%mul24_i6_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_real_load_8" [fft.cpp:124]   --->   Operation 162 'fmul' 'mul24_i6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [2/4] (5.70ns)   --->   "%mul25_i7_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_imag_load_8" [fft.cpp:124]   --->   Operation 163 'fmul' 'mul25_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [2/4] (5.70ns)   --->   "%mul22_i6_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_real_load_9" [fft.cpp:123]   --->   Operation 164 'fmul' 'mul22_i6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [2/4] (5.70ns)   --->   "%mul23_i7_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_imag_load_9" [fft.cpp:123]   --->   Operation 165 'fmul' 'mul23_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [2/4] (5.70ns)   --->   "%mul24_i6_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_real_load_9" [fft.cpp:124]   --->   Operation 166 'fmul' 'mul24_i6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [2/4] (5.70ns)   --->   "%mul25_i7_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_imag_load_9" [fft.cpp:124]   --->   Operation 167 'fmul' 'mul25_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 168 [1/4] (5.70ns)   --->   "%mul22_i6 = fmul i32 %Stage7_R_load_1, i32 %W_real_load" [fft.cpp:123]   --->   Operation 168 'fmul' 'mul22_i6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/4] (5.70ns)   --->   "%mul23_i7 = fmul i32 %Stage7_I_load_1, i32 %W_imag_load" [fft.cpp:123]   --->   Operation 169 'fmul' 'mul23_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/4] (5.70ns)   --->   "%mul24_i6 = fmul i32 %Stage7_I_load_1, i32 %W_real_load" [fft.cpp:124]   --->   Operation 170 'fmul' 'mul24_i6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/4] (5.70ns)   --->   "%mul25_i7 = fmul i32 %Stage7_R_load_1, i32 %W_imag_load" [fft.cpp:124]   --->   Operation 171 'fmul' 'mul25_i7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/4] (5.70ns)   --->   "%mul22_i6_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_real_load_7" [fft.cpp:123]   --->   Operation 172 'fmul' 'mul22_i6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/4] (5.70ns)   --->   "%mul23_i7_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_imag_load_7" [fft.cpp:123]   --->   Operation 173 'fmul' 'mul23_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/4] (5.70ns)   --->   "%mul24_i6_1 = fmul i32 %Stage7_I_1_load_1, i32 %W_real_load_7" [fft.cpp:124]   --->   Operation 174 'fmul' 'mul24_i6_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/4] (5.70ns)   --->   "%mul25_i7_1 = fmul i32 %Stage7_R_1_load_1, i32 %W_imag_load_7" [fft.cpp:124]   --->   Operation 175 'fmul' 'mul25_i7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/4] (5.70ns)   --->   "%mul22_i6_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_real_load_8" [fft.cpp:123]   --->   Operation 176 'fmul' 'mul22_i6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/4] (5.70ns)   --->   "%mul23_i7_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_imag_load_8" [fft.cpp:123]   --->   Operation 177 'fmul' 'mul23_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/4] (5.70ns)   --->   "%mul24_i6_2 = fmul i32 %Stage7_I_2_load_1, i32 %W_real_load_8" [fft.cpp:124]   --->   Operation 178 'fmul' 'mul24_i6_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/4] (5.70ns)   --->   "%mul25_i7_2 = fmul i32 %Stage7_R_2_load_1, i32 %W_imag_load_8" [fft.cpp:124]   --->   Operation 179 'fmul' 'mul25_i7_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/4] (5.70ns)   --->   "%mul22_i6_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_real_load_9" [fft.cpp:123]   --->   Operation 180 'fmul' 'mul22_i6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/4] (5.70ns)   --->   "%mul23_i7_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_imag_load_9" [fft.cpp:123]   --->   Operation 181 'fmul' 'mul23_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/4] (5.70ns)   --->   "%mul24_i6_3 = fmul i32 %Stage7_I_3_load_1, i32 %W_real_load_9" [fft.cpp:124]   --->   Operation 182 'fmul' 'mul24_i6_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/4] (5.70ns)   --->   "%mul25_i7_3 = fmul i32 %Stage7_R_3_load_1, i32 %W_imag_load_9" [fft.cpp:124]   --->   Operation 183 'fmul' 'mul25_i7_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 184 [5/5] (7.25ns)   --->   "%t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7" [fft.cpp:123]   --->   Operation 184 'fsub' 't_R_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [5/5] (7.25ns)   --->   "%t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7" [fft.cpp:124]   --->   Operation 185 'fadd' 't_I_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [5/5] (7.25ns)   --->   "%t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1" [fft.cpp:123]   --->   Operation 186 'fsub' 't_R_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [5/5] (7.25ns)   --->   "%t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1" [fft.cpp:124]   --->   Operation 187 'fadd' 't_I_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [5/5] (7.25ns)   --->   "%t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2" [fft.cpp:123]   --->   Operation 188 'fsub' 't_R_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [5/5] (7.25ns)   --->   "%t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2" [fft.cpp:124]   --->   Operation 189 'fadd' 't_I_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [5/5] (7.25ns)   --->   "%t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3" [fft.cpp:123]   --->   Operation 190 'fsub' 't_R_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [5/5] (7.25ns)   --->   "%t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3" [fft.cpp:124]   --->   Operation 191 'fadd' 't_I_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 192 [4/5] (7.25ns)   --->   "%t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7" [fft.cpp:123]   --->   Operation 192 'fsub' 't_R_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [4/5] (7.25ns)   --->   "%t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7" [fft.cpp:124]   --->   Operation 193 'fadd' 't_I_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [4/5] (7.25ns)   --->   "%t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1" [fft.cpp:123]   --->   Operation 194 'fsub' 't_R_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [4/5] (7.25ns)   --->   "%t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1" [fft.cpp:124]   --->   Operation 195 'fadd' 't_I_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [4/5] (7.25ns)   --->   "%t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2" [fft.cpp:123]   --->   Operation 196 'fsub' 't_R_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [4/5] (7.25ns)   --->   "%t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2" [fft.cpp:124]   --->   Operation 197 'fadd' 't_I_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [4/5] (7.25ns)   --->   "%t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3" [fft.cpp:123]   --->   Operation 198 'fsub' 't_R_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [4/5] (7.25ns)   --->   "%t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3" [fft.cpp:124]   --->   Operation 199 'fadd' 't_I_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 200 [3/5] (7.25ns)   --->   "%t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7" [fft.cpp:123]   --->   Operation 200 'fsub' 't_R_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [3/5] (7.25ns)   --->   "%t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7" [fft.cpp:124]   --->   Operation 201 'fadd' 't_I_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [3/5] (7.25ns)   --->   "%t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1" [fft.cpp:123]   --->   Operation 202 'fsub' 't_R_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [3/5] (7.25ns)   --->   "%t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1" [fft.cpp:124]   --->   Operation 203 'fadd' 't_I_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [3/5] (7.25ns)   --->   "%t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2" [fft.cpp:123]   --->   Operation 204 'fsub' 't_R_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [3/5] (7.25ns)   --->   "%t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2" [fft.cpp:124]   --->   Operation 205 'fadd' 't_I_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [3/5] (7.25ns)   --->   "%t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3" [fft.cpp:123]   --->   Operation 206 'fsub' 't_R_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [3/5] (7.25ns)   --->   "%t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3" [fft.cpp:124]   --->   Operation 207 'fadd' 't_I_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %lshr_ln118_s" [fft.cpp:118]   --->   Operation 208 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%Stage7_R_addr = getelementptr i32 %Stage7_R, i64 0, i64 %zext_ln118" [fft.cpp:118]   --->   Operation 209 'getelementptr' 'Stage7_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [2/2] (3.25ns)   --->   "%Stage7_R_load = load i8 %Stage7_R_addr" [fft.cpp:118]   --->   Operation 210 'load' 'Stage7_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%Stage7_I_addr = getelementptr i32 %Stage7_I, i64 0, i64 %zext_ln118" [fft.cpp:119]   --->   Operation 211 'getelementptr' 'Stage7_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [2/2] (3.25ns)   --->   "%Stage7_I_load = load i8 %Stage7_I_addr" [fft.cpp:119]   --->   Operation 212 'load' 'Stage7_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 213 [2/5] (7.25ns)   --->   "%t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7" [fft.cpp:123]   --->   Operation 213 'fsub' 't_R_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [2/5] (7.25ns)   --->   "%t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7" [fft.cpp:124]   --->   Operation 214 'fadd' 't_I_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln118_8 = zext i8 %lshr_ln118_5" [fft.cpp:118]   --->   Operation 215 'zext' 'zext_ln118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%Stage7_R_1_addr = getelementptr i32 %Stage7_R_1, i64 0, i64 %zext_ln118_8" [fft.cpp:118]   --->   Operation 216 'getelementptr' 'Stage7_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [2/2] (3.25ns)   --->   "%Stage7_R_1_load = load i8 %Stage7_R_1_addr" [fft.cpp:118]   --->   Operation 217 'load' 'Stage7_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%Stage7_I_1_addr = getelementptr i32 %Stage7_I_1, i64 0, i64 %zext_ln118_8" [fft.cpp:119]   --->   Operation 218 'getelementptr' 'Stage7_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [2/2] (3.25ns)   --->   "%Stage7_I_1_load = load i8 %Stage7_I_1_addr" [fft.cpp:119]   --->   Operation 219 'load' 'Stage7_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 220 [2/5] (7.25ns)   --->   "%t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1" [fft.cpp:123]   --->   Operation 220 'fsub' 't_R_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [2/5] (7.25ns)   --->   "%t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1" [fft.cpp:124]   --->   Operation 221 'fadd' 't_I_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln118_9 = zext i8 %lshr_ln118_6" [fft.cpp:118]   --->   Operation 222 'zext' 'zext_ln118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%Stage7_R_2_addr = getelementptr i32 %Stage7_R_2, i64 0, i64 %zext_ln118_9" [fft.cpp:118]   --->   Operation 223 'getelementptr' 'Stage7_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [2/2] (3.25ns)   --->   "%Stage7_R_2_load = load i8 %Stage7_R_2_addr" [fft.cpp:118]   --->   Operation 224 'load' 'Stage7_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%Stage7_I_2_addr = getelementptr i32 %Stage7_I_2, i64 0, i64 %zext_ln118_9" [fft.cpp:119]   --->   Operation 225 'getelementptr' 'Stage7_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [2/2] (3.25ns)   --->   "%Stage7_I_2_load = load i8 %Stage7_I_2_addr" [fft.cpp:119]   --->   Operation 226 'load' 'Stage7_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 227 [2/5] (7.25ns)   --->   "%t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2" [fft.cpp:123]   --->   Operation 227 'fsub' 't_R_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [2/5] (7.25ns)   --->   "%t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2" [fft.cpp:124]   --->   Operation 228 'fadd' 't_I_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i8 %lshr_ln118_7" [fft.cpp:118]   --->   Operation 229 'zext' 'zext_ln118_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%Stage7_R_3_addr = getelementptr i32 %Stage7_R_3, i64 0, i64 %zext_ln118_10" [fft.cpp:118]   --->   Operation 230 'getelementptr' 'Stage7_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [2/2] (3.25ns)   --->   "%Stage7_R_3_load = load i8 %Stage7_R_3_addr" [fft.cpp:118]   --->   Operation 231 'load' 'Stage7_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%Stage7_I_3_addr = getelementptr i32 %Stage7_I_3, i64 0, i64 %zext_ln118_10" [fft.cpp:119]   --->   Operation 232 'getelementptr' 'Stage7_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [2/2] (3.25ns)   --->   "%Stage7_I_3_load = load i8 %Stage7_I_3_addr" [fft.cpp:119]   --->   Operation 233 'load' 'Stage7_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 234 [2/5] (7.25ns)   --->   "%t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3" [fft.cpp:123]   --->   Operation 234 'fsub' 't_R_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [2/5] (7.25ns)   --->   "%t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3" [fft.cpp:124]   --->   Operation 235 'fadd' 't_I_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 236 [1/2] (3.25ns)   --->   "%Stage7_R_load = load i8 %Stage7_R_addr" [fft.cpp:118]   --->   Operation 236 'load' 'Stage7_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 237 [1/2] (3.25ns)   --->   "%Stage7_I_load = load i8 %Stage7_I_addr" [fft.cpp:119]   --->   Operation 237 'load' 'Stage7_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 238 [1/5] (7.25ns)   --->   "%t_R_7 = fsub i32 %mul22_i6, i32 %mul23_i7" [fft.cpp:123]   --->   Operation 238 'fsub' 't_R_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/5] (7.25ns)   --->   "%t_I_7 = fadd i32 %mul24_i6, i32 %mul25_i7" [fft.cpp:124]   --->   Operation 239 'fadd' 't_I_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/2] (3.25ns)   --->   "%Stage7_R_1_load = load i8 %Stage7_R_1_addr" [fft.cpp:118]   --->   Operation 240 'load' 'Stage7_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 241 [1/2] (3.25ns)   --->   "%Stage7_I_1_load = load i8 %Stage7_I_1_addr" [fft.cpp:119]   --->   Operation 241 'load' 'Stage7_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 242 [1/5] (7.25ns)   --->   "%t_R_7_1 = fsub i32 %mul22_i6_1, i32 %mul23_i7_1" [fft.cpp:123]   --->   Operation 242 'fsub' 't_R_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/5] (7.25ns)   --->   "%t_I_7_1 = fadd i32 %mul24_i6_1, i32 %mul25_i7_1" [fft.cpp:124]   --->   Operation 243 'fadd' 't_I_7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/2] (3.25ns)   --->   "%Stage7_R_2_load = load i8 %Stage7_R_2_addr" [fft.cpp:118]   --->   Operation 244 'load' 'Stage7_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 245 [1/2] (3.25ns)   --->   "%Stage7_I_2_load = load i8 %Stage7_I_2_addr" [fft.cpp:119]   --->   Operation 245 'load' 'Stage7_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 246 [1/5] (7.25ns)   --->   "%t_R_7_2 = fsub i32 %mul22_i6_2, i32 %mul23_i7_2" [fft.cpp:123]   --->   Operation 246 'fsub' 't_R_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/5] (7.25ns)   --->   "%t_I_7_2 = fadd i32 %mul24_i6_2, i32 %mul25_i7_2" [fft.cpp:124]   --->   Operation 247 'fadd' 't_I_7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/2] (3.25ns)   --->   "%Stage7_R_3_load = load i8 %Stage7_R_3_addr" [fft.cpp:118]   --->   Operation 248 'load' 'Stage7_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 249 [1/2] (3.25ns)   --->   "%Stage7_I_3_load = load i8 %Stage7_I_3_addr" [fft.cpp:119]   --->   Operation 249 'load' 'Stage7_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 250 [1/5] (7.25ns)   --->   "%t_R_7_3 = fsub i32 %mul22_i6_3, i32 %mul23_i7_3" [fft.cpp:123]   --->   Operation 250 'fsub' 't_R_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/5] (7.25ns)   --->   "%t_I_7_3 = fadd i32 %mul24_i6_3, i32 %mul25_i7_3" [fft.cpp:124]   --->   Operation 251 'fadd' 't_I_7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 252 [5/5] (7.25ns)   --->   "%sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:126]   --->   Operation 252 'fsub' 'sub27_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [5/5] (7.25ns)   --->   "%sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:127]   --->   Operation 253 'fsub' 'sub30_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [5/5] (7.25ns)   --->   "%add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:128]   --->   Operation 254 'fadd' 'add33_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [5/5] (7.25ns)   --->   "%add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:129]   --->   Operation 255 'fadd' 'add36_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [5/5] (7.25ns)   --->   "%sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:126]   --->   Operation 256 'fsub' 'sub27_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [5/5] (7.25ns)   --->   "%sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:127]   --->   Operation 257 'fsub' 'sub30_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [5/5] (7.25ns)   --->   "%add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:128]   --->   Operation 258 'fadd' 'add33_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [5/5] (7.25ns)   --->   "%add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:129]   --->   Operation 259 'fadd' 'add36_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [5/5] (7.25ns)   --->   "%sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:126]   --->   Operation 260 'fsub' 'sub27_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [5/5] (7.25ns)   --->   "%sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:127]   --->   Operation 261 'fsub' 'sub30_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [5/5] (7.25ns)   --->   "%add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:128]   --->   Operation 262 'fadd' 'add33_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [5/5] (7.25ns)   --->   "%add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:129]   --->   Operation 263 'fadd' 'add36_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [5/5] (7.25ns)   --->   "%sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:126]   --->   Operation 264 'fsub' 'sub27_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [5/5] (7.25ns)   --->   "%sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:127]   --->   Operation 265 'fsub' 'sub30_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [5/5] (7.25ns)   --->   "%add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:128]   --->   Operation 266 'fadd' 'add33_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [5/5] (7.25ns)   --->   "%add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:129]   --->   Operation 267 'fadd' 'add36_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 268 [4/5] (7.25ns)   --->   "%sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:126]   --->   Operation 268 'fsub' 'sub27_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [4/5] (7.25ns)   --->   "%sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:127]   --->   Operation 269 'fsub' 'sub30_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [4/5] (7.25ns)   --->   "%add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:128]   --->   Operation 270 'fadd' 'add33_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [4/5] (7.25ns)   --->   "%add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:129]   --->   Operation 271 'fadd' 'add36_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [4/5] (7.25ns)   --->   "%sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:126]   --->   Operation 272 'fsub' 'sub27_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 273 [4/5] (7.25ns)   --->   "%sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:127]   --->   Operation 273 'fsub' 'sub30_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [4/5] (7.25ns)   --->   "%add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:128]   --->   Operation 274 'fadd' 'add33_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [4/5] (7.25ns)   --->   "%add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:129]   --->   Operation 275 'fadd' 'add36_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 276 [4/5] (7.25ns)   --->   "%sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:126]   --->   Operation 276 'fsub' 'sub27_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 277 [4/5] (7.25ns)   --->   "%sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:127]   --->   Operation 277 'fsub' 'sub30_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [4/5] (7.25ns)   --->   "%add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:128]   --->   Operation 278 'fadd' 'add33_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [4/5] (7.25ns)   --->   "%add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:129]   --->   Operation 279 'fadd' 'add36_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [4/5] (7.25ns)   --->   "%sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:126]   --->   Operation 280 'fsub' 'sub27_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [4/5] (7.25ns)   --->   "%sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:127]   --->   Operation 281 'fsub' 'sub30_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [4/5] (7.25ns)   --->   "%add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:128]   --->   Operation 282 'fadd' 'add33_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [4/5] (7.25ns)   --->   "%add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:129]   --->   Operation 283 'fadd' 'add36_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 284 [3/5] (7.25ns)   --->   "%sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:126]   --->   Operation 284 'fsub' 'sub27_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [3/5] (7.25ns)   --->   "%sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:127]   --->   Operation 285 'fsub' 'sub30_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [3/5] (7.25ns)   --->   "%add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:128]   --->   Operation 286 'fadd' 'add33_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [3/5] (7.25ns)   --->   "%add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:129]   --->   Operation 287 'fadd' 'add36_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [3/5] (7.25ns)   --->   "%sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:126]   --->   Operation 288 'fsub' 'sub27_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [3/5] (7.25ns)   --->   "%sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:127]   --->   Operation 289 'fsub' 'sub30_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [3/5] (7.25ns)   --->   "%add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:128]   --->   Operation 290 'fadd' 'add33_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [3/5] (7.25ns)   --->   "%add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:129]   --->   Operation 291 'fadd' 'add36_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 292 [3/5] (7.25ns)   --->   "%sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:126]   --->   Operation 292 'fsub' 'sub27_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [3/5] (7.25ns)   --->   "%sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:127]   --->   Operation 293 'fsub' 'sub30_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [3/5] (7.25ns)   --->   "%add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:128]   --->   Operation 294 'fadd' 'add33_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [3/5] (7.25ns)   --->   "%add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:129]   --->   Operation 295 'fadd' 'add36_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [3/5] (7.25ns)   --->   "%sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:126]   --->   Operation 296 'fsub' 'sub27_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [3/5] (7.25ns)   --->   "%sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:127]   --->   Operation 297 'fsub' 'sub30_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [3/5] (7.25ns)   --->   "%add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:128]   --->   Operation 298 'fadd' 'add33_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [3/5] (7.25ns)   --->   "%add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:129]   --->   Operation 299 'fadd' 'add36_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 300 [2/5] (7.25ns)   --->   "%sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:126]   --->   Operation 300 'fsub' 'sub27_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [2/5] (7.25ns)   --->   "%sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:127]   --->   Operation 301 'fsub' 'sub30_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [2/5] (7.25ns)   --->   "%add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:128]   --->   Operation 302 'fadd' 'add33_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [2/5] (7.25ns)   --->   "%add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:129]   --->   Operation 303 'fadd' 'add36_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [2/5] (7.25ns)   --->   "%sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:126]   --->   Operation 304 'fsub' 'sub27_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [2/5] (7.25ns)   --->   "%sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:127]   --->   Operation 305 'fsub' 'sub30_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 306 [2/5] (7.25ns)   --->   "%add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:128]   --->   Operation 306 'fadd' 'add33_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 307 [2/5] (7.25ns)   --->   "%add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:129]   --->   Operation 307 'fadd' 'add36_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 308 [2/5] (7.25ns)   --->   "%sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:126]   --->   Operation 308 'fsub' 'sub27_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [2/5] (7.25ns)   --->   "%sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:127]   --->   Operation 309 'fsub' 'sub30_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [2/5] (7.25ns)   --->   "%add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:128]   --->   Operation 310 'fadd' 'add33_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [2/5] (7.25ns)   --->   "%add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:129]   --->   Operation 311 'fadd' 'add36_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [2/5] (7.25ns)   --->   "%sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:126]   --->   Operation 312 'fsub' 'sub27_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [2/5] (7.25ns)   --->   "%sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:127]   --->   Operation 313 'fsub' 'sub30_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [2/5] (7.25ns)   --->   "%add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:128]   --->   Operation 314 'fadd' 'add33_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [2/5] (7.25ns)   --->   "%add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:129]   --->   Operation 315 'fadd' 'add36_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 316 [1/5] (7.25ns)   --->   "%sub27_i7 = fsub i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:126]   --->   Operation 316 'fsub' 'sub27_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [1/5] (7.25ns)   --->   "%sub30_i7 = fsub i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:127]   --->   Operation 317 'fsub' 'sub30_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [1/5] (7.25ns)   --->   "%add33_i7 = fadd i32 %Stage7_R_load, i32 %t_R_7" [fft.cpp:128]   --->   Operation 318 'fadd' 'add33_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [1/5] (7.25ns)   --->   "%add36_i7 = fadd i32 %Stage7_I_load, i32 %t_I_7" [fft.cpp:129]   --->   Operation 319 'fadd' 'add36_i7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [1/5] (7.25ns)   --->   "%sub27_i7_1 = fsub i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:126]   --->   Operation 320 'fsub' 'sub27_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/5] (7.25ns)   --->   "%sub30_i7_1 = fsub i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:127]   --->   Operation 321 'fsub' 'sub30_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/5] (7.25ns)   --->   "%add33_i7_1 = fadd i32 %Stage7_R_1_load, i32 %t_R_7_1" [fft.cpp:128]   --->   Operation 322 'fadd' 'add33_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [1/5] (7.25ns)   --->   "%add36_i7_1 = fadd i32 %Stage7_I_1_load, i32 %t_I_7_1" [fft.cpp:129]   --->   Operation 323 'fadd' 'add36_i7_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [1/5] (7.25ns)   --->   "%sub27_i7_2 = fsub i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:126]   --->   Operation 324 'fsub' 'sub27_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/5] (7.25ns)   --->   "%sub30_i7_2 = fsub i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:127]   --->   Operation 325 'fsub' 'sub30_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [1/5] (7.25ns)   --->   "%add33_i7_2 = fadd i32 %Stage7_R_2_load, i32 %t_R_7_2" [fft.cpp:128]   --->   Operation 326 'fadd' 'add33_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [1/5] (7.25ns)   --->   "%add36_i7_2 = fadd i32 %Stage7_I_2_load, i32 %t_I_7_2" [fft.cpp:129]   --->   Operation 327 'fadd' 'add36_i7_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [1/5] (7.25ns)   --->   "%sub27_i7_3 = fsub i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:126]   --->   Operation 328 'fsub' 'sub27_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/5] (7.25ns)   --->   "%sub30_i7_3 = fsub i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:127]   --->   Operation 329 'fsub' 'sub30_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [1/5] (7.25ns)   --->   "%add33_i7_3 = fadd i32 %Stage7_R_3_load, i32 %t_R_7_3" [fft.cpp:128]   --->   Operation 330 'fadd' 'add33_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [1/5] (7.25ns)   --->   "%add36_i7_3 = fadd i32 %Stage7_I_3_load, i32 %t_I_7_3" [fft.cpp:129]   --->   Operation 331 'fadd' 'add36_i7_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%Stage8_R_addr = getelementptr i32 %Stage8_R, i64 0, i64 %zext_ln120" [fft.cpp:126]   --->   Operation 332 'getelementptr' 'Stage8_R_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i7, i8 %Stage8_R_addr" [fft.cpp:126]   --->   Operation 333 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%Stage8_I_addr = getelementptr i32 %Stage8_I, i64 0, i64 %zext_ln120" [fft.cpp:127]   --->   Operation 334 'getelementptr' 'Stage8_I_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i7, i8 %Stage8_I_addr" [fft.cpp:127]   --->   Operation 335 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%Stage8_R_1_addr = getelementptr i32 %Stage8_R_1, i64 0, i64 %zext_ln120_5" [fft.cpp:126]   --->   Operation 336 'getelementptr' 'Stage8_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i7_1, i8 %Stage8_R_1_addr" [fft.cpp:126]   --->   Operation 337 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%Stage8_I_1_addr = getelementptr i32 %Stage8_I_1, i64 0, i64 %zext_ln120_5" [fft.cpp:127]   --->   Operation 338 'getelementptr' 'Stage8_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i7_1, i8 %Stage8_I_1_addr" [fft.cpp:127]   --->   Operation 339 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%Stage8_R_2_addr = getelementptr i32 %Stage8_R_2, i64 0, i64 %zext_ln120_6" [fft.cpp:126]   --->   Operation 340 'getelementptr' 'Stage8_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 341 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i7_2, i8 %Stage8_R_2_addr" [fft.cpp:126]   --->   Operation 341 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 342 [1/1] (0.00ns)   --->   "%Stage8_I_2_addr = getelementptr i32 %Stage8_I_2, i64 0, i64 %zext_ln120_6" [fft.cpp:127]   --->   Operation 342 'getelementptr' 'Stage8_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i7_2, i8 %Stage8_I_2_addr" [fft.cpp:127]   --->   Operation 343 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%Stage8_R_3_addr = getelementptr i32 %Stage8_R_3, i64 0, i64 %zext_ln120_7" [fft.cpp:126]   --->   Operation 344 'getelementptr' 'Stage8_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sub27_i7_3, i8 %Stage8_R_3_addr" [fft.cpp:126]   --->   Operation 345 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%Stage8_I_3_addr = getelementptr i32 %Stage8_I_3, i64 0, i64 %zext_ln120_7" [fft.cpp:127]   --->   Operation 346 'getelementptr' 'Stage8_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (3.25ns)   --->   "%store_ln127 = store i32 %sub30_i7_3, i8 %Stage8_I_3_addr" [fft.cpp:127]   --->   Operation 347 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 367 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fft.cpp:111]   --->   Operation 348 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fft.cpp:109]   --->   Operation 349 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%Stage8_R_addr_1 = getelementptr i32 %Stage8_R, i64 0, i64 %zext_ln118" [fft.cpp:128]   --->   Operation 350 'getelementptr' 'Stage8_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i7, i8 %Stage8_R_addr_1" [fft.cpp:128]   --->   Operation 351 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 352 [1/1] (0.00ns)   --->   "%Stage8_I_addr_1 = getelementptr i32 %Stage8_I, i64 0, i64 %zext_ln118" [fft.cpp:129]   --->   Operation 352 'getelementptr' 'Stage8_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 353 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i7, i8 %Stage8_I_addr_1" [fft.cpp:129]   --->   Operation 353 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%Stage8_R_1_addr_1 = getelementptr i32 %Stage8_R_1, i64 0, i64 %zext_ln118_8" [fft.cpp:128]   --->   Operation 354 'getelementptr' 'Stage8_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i7_1, i8 %Stage8_R_1_addr_1" [fft.cpp:128]   --->   Operation 355 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%Stage8_I_1_addr_1 = getelementptr i32 %Stage8_I_1, i64 0, i64 %zext_ln118_8" [fft.cpp:129]   --->   Operation 356 'getelementptr' 'Stage8_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i7_1, i8 %Stage8_I_1_addr_1" [fft.cpp:129]   --->   Operation 357 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 358 [1/1] (0.00ns)   --->   "%Stage8_R_2_addr_1 = getelementptr i32 %Stage8_R_2, i64 0, i64 %zext_ln118_9" [fft.cpp:128]   --->   Operation 358 'getelementptr' 'Stage8_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i7_2, i8 %Stage8_R_2_addr_1" [fft.cpp:128]   --->   Operation 359 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 360 [1/1] (0.00ns)   --->   "%Stage8_I_2_addr_1 = getelementptr i32 %Stage8_I_2, i64 0, i64 %zext_ln118_9" [fft.cpp:129]   --->   Operation 360 'getelementptr' 'Stage8_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 361 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i7_2, i8 %Stage8_I_2_addr_1" [fft.cpp:129]   --->   Operation 361 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%Stage8_R_3_addr_1 = getelementptr i32 %Stage8_R_3, i64 0, i64 %zext_ln118_10" [fft.cpp:128]   --->   Operation 362 'getelementptr' 'Stage8_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 363 [1/1] (3.25ns)   --->   "%store_ln128 = store i32 %add33_i7_3, i8 %Stage8_R_3_addr_1" [fft.cpp:128]   --->   Operation 363 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 364 [1/1] (0.00ns)   --->   "%Stage8_I_3_addr_1 = getelementptr i32 %Stage8_I_3, i64 0, i64 %zext_ln118_10" [fft.cpp:129]   --->   Operation 364 'getelementptr' 'Stage8_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 365 [1/1] (3.25ns)   --->   "%store_ln129 = store i32 %add36_i7_3, i8 %Stage8_I_3_addr_1" [fft.cpp:129]   --->   Operation 365 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc.i278.0" [fft.cpp:109]   --->   Operation 366 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Stage8_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage8_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage8_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage8_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage8_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage8_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage8_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage8_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage7_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage7_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage7_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage7_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage7_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage7_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage7_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage7_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_14_0             (alloca           ) [ 0100000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
i_14_0_load        (load             ) [ 0000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000]
icmp_ln109         (icmp             ) [ 0111111111111111110]
br_ln109           (br               ) [ 0000000000000000000]
empty_32           (trunc            ) [ 0000000000000000000]
empty_33           (trunc            ) [ 0000000000000000000]
shl_ln113_s        (bitconcatenate   ) [ 0000000000000000000]
zext_ln113         (zext             ) [ 0000000000000000000]
W_real_addr        (getelementptr    ) [ 0110000000000000000]
W_imag_addr        (getelementptr    ) [ 0110000000000000000]
tmp_s              (partselect       ) [ 0000000000000000000]
and_ln115_5        (bitconcatenate   ) [ 0000000000000000000]
zext_ln115         (zext             ) [ 0000000000000000000]
add_ln115          (add              ) [ 0000000000000000000]
add_ln116          (add              ) [ 0000000000000000000]
lshr_ln118_s       (partselect       ) [ 0111111111100000000]
lshr_ln120_s       (partselect       ) [ 0000000000000000000]
zext_ln120         (zext             ) [ 0111111111111111110]
Stage7_R_addr_1    (getelementptr    ) [ 0110000000000000000]
Stage7_I_addr_1    (getelementptr    ) [ 0110000000000000000]
or_ln109           (or               ) [ 0000000000000000000]
zext_ln109         (zext             ) [ 0000000000000000000]
or_ln109_9         (or               ) [ 0000000000000000000]
shl_ln113_4        (bitconcatenate   ) [ 0000000000000000000]
zext_ln113_7       (zext             ) [ 0000000000000000000]
W_real_addr_7      (getelementptr    ) [ 0110000000000000000]
W_imag_addr_7      (getelementptr    ) [ 0110000000000000000]
add_ln115_5        (add              ) [ 0000000000000000000]
add_ln116_4        (add              ) [ 0000000000000000000]
lshr_ln118_5       (partselect       ) [ 0111111111100000000]
lshr_ln120_4       (partselect       ) [ 0000000000000000000]
zext_ln120_5       (zext             ) [ 0111111111111111110]
Stage7_R_1_addr_1  (getelementptr    ) [ 0110000000000000000]
Stage7_I_1_addr_1  (getelementptr    ) [ 0110000000000000000]
or_ln109_10        (or               ) [ 0000000000000000000]
zext_ln109_4       (zext             ) [ 0000000000000000000]
or_ln109_11        (or               ) [ 0000000000000000000]
shl_ln113_5        (bitconcatenate   ) [ 0000000000000000000]
zext_ln113_8       (zext             ) [ 0000000000000000000]
W_real_addr_8      (getelementptr    ) [ 0110000000000000000]
W_imag_addr_8      (getelementptr    ) [ 0110000000000000000]
add_ln115_6        (add              ) [ 0000000000000000000]
add_ln116_5        (add              ) [ 0000000000000000000]
lshr_ln118_6       (partselect       ) [ 0111111111100000000]
lshr_ln120_5       (partselect       ) [ 0000000000000000000]
zext_ln120_6       (zext             ) [ 0111111111111111110]
Stage7_R_2_addr_1  (getelementptr    ) [ 0110000000000000000]
Stage7_I_2_addr_1  (getelementptr    ) [ 0110000000000000000]
or_ln109_12        (or               ) [ 0000000000000000000]
zext_ln109_5       (zext             ) [ 0000000000000000000]
or_ln109_13        (or               ) [ 0000000000000000000]
shl_ln113_6        (bitconcatenate   ) [ 0000000000000000000]
zext_ln113_9       (zext             ) [ 0000000000000000000]
W_real_addr_9      (getelementptr    ) [ 0110000000000000000]
W_imag_addr_9      (getelementptr    ) [ 0110000000000000000]
add_ln115_7        (add              ) [ 0000000000000000000]
add_ln116_6        (add              ) [ 0000000000000000000]
lshr_ln118_7       (partselect       ) [ 0111111111100000000]
lshr_ln120_6       (partselect       ) [ 0000000000000000000]
zext_ln120_7       (zext             ) [ 0111111111111111110]
Stage7_R_3_addr_1  (getelementptr    ) [ 0110000000000000000]
Stage7_I_3_addr_1  (getelementptr    ) [ 0110000000000000000]
add_ln109          (add              ) [ 0000000000000000000]
store_ln109        (store            ) [ 0000000000000000000]
W_real_load        (load             ) [ 0101111000000000000]
W_imag_load        (load             ) [ 0101111000000000000]
Stage7_R_load_1    (load             ) [ 0101111000000000000]
Stage7_I_load_1    (load             ) [ 0101111000000000000]
W_real_load_7      (load             ) [ 0101111000000000000]
W_imag_load_7      (load             ) [ 0101111000000000000]
Stage7_R_1_load_1  (load             ) [ 0101111000000000000]
Stage7_I_1_load_1  (load             ) [ 0101111000000000000]
W_real_load_8      (load             ) [ 0101111000000000000]
W_imag_load_8      (load             ) [ 0101111000000000000]
Stage7_R_2_load_1  (load             ) [ 0101111000000000000]
Stage7_I_2_load_1  (load             ) [ 0101111000000000000]
W_real_load_9      (load             ) [ 0101111000000000000]
W_imag_load_9      (load             ) [ 0101111000000000000]
Stage7_R_3_load_1  (load             ) [ 0101111000000000000]
Stage7_I_3_load_1  (load             ) [ 0101111000000000000]
mul22_i6           (fmul             ) [ 0100000111110000000]
mul23_i7           (fmul             ) [ 0100000111110000000]
mul24_i6           (fmul             ) [ 0100000111110000000]
mul25_i7           (fmul             ) [ 0100000111110000000]
mul22_i6_1         (fmul             ) [ 0100000111110000000]
mul23_i7_1         (fmul             ) [ 0100000111110000000]
mul24_i6_1         (fmul             ) [ 0100000111110000000]
mul25_i7_1         (fmul             ) [ 0100000111110000000]
mul22_i6_2         (fmul             ) [ 0100000111110000000]
mul23_i7_2         (fmul             ) [ 0100000111110000000]
mul24_i6_2         (fmul             ) [ 0100000111110000000]
mul25_i7_2         (fmul             ) [ 0100000111110000000]
mul22_i6_3         (fmul             ) [ 0100000111110000000]
mul23_i7_3         (fmul             ) [ 0100000111110000000]
mul24_i6_3         (fmul             ) [ 0100000111110000000]
mul25_i7_3         (fmul             ) [ 0100000111110000000]
zext_ln118         (zext             ) [ 0100000000011111111]
Stage7_R_addr      (getelementptr    ) [ 0100000000010000000]
Stage7_I_addr      (getelementptr    ) [ 0100000000010000000]
zext_ln118_8       (zext             ) [ 0100000000011111111]
Stage7_R_1_addr    (getelementptr    ) [ 0100000000010000000]
Stage7_I_1_addr    (getelementptr    ) [ 0100000000010000000]
zext_ln118_9       (zext             ) [ 0100000000011111111]
Stage7_R_2_addr    (getelementptr    ) [ 0100000000010000000]
Stage7_I_2_addr    (getelementptr    ) [ 0100000000010000000]
zext_ln118_10      (zext             ) [ 0100000000011111111]
Stage7_R_3_addr    (getelementptr    ) [ 0100000000010000000]
Stage7_I_3_addr    (getelementptr    ) [ 0100000000010000000]
Stage7_R_load      (load             ) [ 0100000000001111100]
Stage7_I_load      (load             ) [ 0100000000001111100]
t_R_7              (fsub             ) [ 0100000000001111100]
t_I_7              (fadd             ) [ 0100000000001111100]
Stage7_R_1_load    (load             ) [ 0100000000001111100]
Stage7_I_1_load    (load             ) [ 0100000000001111100]
t_R_7_1            (fsub             ) [ 0100000000001111100]
t_I_7_1            (fadd             ) [ 0100000000001111100]
Stage7_R_2_load    (load             ) [ 0100000000001111100]
Stage7_I_2_load    (load             ) [ 0100000000001111100]
t_R_7_2            (fsub             ) [ 0100000000001111100]
t_I_7_2            (fadd             ) [ 0100000000001111100]
Stage7_R_3_load    (load             ) [ 0100000000001111100]
Stage7_I_3_load    (load             ) [ 0100000000001111100]
t_R_7_3            (fsub             ) [ 0100000000001111100]
t_I_7_3            (fadd             ) [ 0100000000001111100]
sub27_i7           (fsub             ) [ 0100000000000000010]
sub30_i7           (fsub             ) [ 0100000000000000010]
add33_i7           (fadd             ) [ 0100000000000000011]
add36_i7           (fadd             ) [ 0100000000000000011]
sub27_i7_1         (fsub             ) [ 0100000000000000010]
sub30_i7_1         (fsub             ) [ 0100000000000000010]
add33_i7_1         (fadd             ) [ 0100000000000000011]
add36_i7_1         (fadd             ) [ 0100000000000000011]
sub27_i7_2         (fsub             ) [ 0100000000000000010]
sub30_i7_2         (fsub             ) [ 0100000000000000010]
add33_i7_2         (fadd             ) [ 0100000000000000011]
add36_i7_2         (fadd             ) [ 0100000000000000011]
sub27_i7_3         (fsub             ) [ 0100000000000000010]
sub30_i7_3         (fsub             ) [ 0100000000000000010]
add33_i7_3         (fadd             ) [ 0100000000000000011]
add36_i7_3         (fadd             ) [ 0100000000000000011]
Stage8_R_addr      (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage8_I_addr      (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage8_R_1_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage8_I_1_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage8_R_2_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage8_I_2_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
Stage8_R_3_addr    (getelementptr    ) [ 0000000000000000000]
store_ln126        (store            ) [ 0000000000000000000]
Stage8_I_3_addr    (getelementptr    ) [ 0000000000000000000]
store_ln127        (store            ) [ 0000000000000000000]
specpipeline_ln111 (specpipeline     ) [ 0000000000000000000]
specloopname_ln109 (specloopname     ) [ 0000000000000000000]
Stage8_R_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage8_I_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage8_R_1_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage8_I_1_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage8_R_2_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage8_I_2_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
Stage8_R_3_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln128        (store            ) [ 0000000000000000000]
Stage8_I_3_addr_1  (getelementptr    ) [ 0000000000000000000]
store_ln129        (store            ) [ 0000000000000000000]
br_ln109           (br               ) [ 0000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Stage8_I_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Stage8_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Stage8_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Stage8_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Stage8_R_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Stage8_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Stage8_R_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Stage8_R">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage8_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Stage7_R">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage7_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Stage7_I">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage7_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Stage7_R_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage7_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Stage7_I_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage7_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Stage7_R_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage7_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Stage7_I_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage7_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Stage7_R_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage7_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Stage7_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage7_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_14_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="W_real_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="0"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="8" bw="9" slack="0"/>
<pin id="117" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="12" bw="9" slack="2147483647"/>
<pin id="121" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
<pin id="115" dir="1" index="7" bw="32" slack="1"/>
<pin id="119" dir="1" index="11" bw="32" slack="1"/>
<pin id="123" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real_load/1 W_real_load_7/1 W_real_load_8/1 W_real_load_9/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="W_imag_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="32" slack="0"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="8" bw="9" slack="0"/>
<pin id="142" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="12" bw="9" slack="2147483647"/>
<pin id="146" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="1"/>
<pin id="140" dir="1" index="7" bw="32" slack="1"/>
<pin id="144" dir="1" index="11" bw="32" slack="1"/>
<pin id="148" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag_load/1 W_imag_load_7/1 W_imag_load_8/1 W_imag_load_9/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Stage7_R_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_R_addr_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="162" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="1"/>
<pin id="165" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage7_R_load_1/1 Stage7_R_load/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="Stage7_I_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_I_addr_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="1"/>
<pin id="182" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage7_I_load_1/1 Stage7_I_load/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="W_real_addr_7_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_7/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="W_imag_addr_7_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="9" slack="0"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_7/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="Stage7_R_1_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_R_1_addr_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="1"/>
<pin id="215" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage7_R_1_load_1/1 Stage7_R_1_load/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="Stage7_I_1_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_I_1_addr_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="0"/>
<pin id="229" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="230" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="1"/>
<pin id="232" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage7_I_1_load_1/1 Stage7_I_1_load/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="W_real_addr_8_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_8/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="W_imag_addr_8_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_8/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="Stage7_R_2_addr_1_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_R_2_addr_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="0"/>
<pin id="262" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="1"/>
<pin id="265" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage7_R_2_load_1/1 Stage7_R_2_load/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="Stage7_I_2_addr_1_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_I_2_addr_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="0"/>
<pin id="279" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="1"/>
<pin id="282" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage7_I_2_load_1/1 Stage7_I_2_load/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="W_real_addr_9_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="9" slack="0"/>
<pin id="288" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_9/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="W_imag_addr_9_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="9" slack="0"/>
<pin id="296" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_9/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="Stage7_R_3_addr_1_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_R_3_addr_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="0"/>
<pin id="312" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="1"/>
<pin id="315" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage7_R_3_load_1/1 Stage7_R_3_load/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="Stage7_I_3_addr_1_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_I_3_addr_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="0"/>
<pin id="329" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="330" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="1"/>
<pin id="332" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage7_I_3_load_1/1 Stage7_I_3_load/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="Stage7_R_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_R_addr/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="Stage7_I_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_I_addr/10 "/>
</bind>
</comp>

<comp id="350" class="1004" name="Stage7_R_1_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_R_1_addr/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="Stage7_I_1_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_I_1_addr/10 "/>
</bind>
</comp>

<comp id="366" class="1004" name="Stage7_R_2_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_R_2_addr/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="Stage7_I_2_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_I_2_addr/10 "/>
</bind>
</comp>

<comp id="382" class="1004" name="Stage7_R_3_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_R_3_addr/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="Stage7_I_3_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="8" slack="0"/>
<pin id="394" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage7_I_3_addr/10 "/>
</bind>
</comp>

<comp id="398" class="1004" name="Stage8_R_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="16"/>
<pin id="402" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_addr/17 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="2"/>
<pin id="408" dir="0" index="2" bw="0" slack="0"/>
<pin id="410" dir="0" index="4" bw="8" slack="1"/>
<pin id="411" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="413" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="415" class="1004" name="Stage8_I_addr_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="8" slack="16"/>
<pin id="419" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_addr/17 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="2"/>
<pin id="425" dir="0" index="2" bw="0" slack="0"/>
<pin id="427" dir="0" index="4" bw="8" slack="1"/>
<pin id="428" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="430" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="432" class="1004" name="Stage8_R_1_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="16"/>
<pin id="436" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_1_addr/17 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="2"/>
<pin id="442" dir="0" index="2" bw="0" slack="0"/>
<pin id="444" dir="0" index="4" bw="8" slack="1"/>
<pin id="445" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="447" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="449" class="1004" name="Stage8_I_1_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="8" slack="16"/>
<pin id="453" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_1_addr/17 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="2"/>
<pin id="459" dir="0" index="2" bw="0" slack="0"/>
<pin id="461" dir="0" index="4" bw="8" slack="1"/>
<pin id="462" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="464" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="466" class="1004" name="Stage8_R_2_addr_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="8" slack="16"/>
<pin id="470" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_2_addr/17 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="2"/>
<pin id="476" dir="0" index="2" bw="0" slack="0"/>
<pin id="478" dir="0" index="4" bw="8" slack="1"/>
<pin id="479" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="481" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="483" class="1004" name="Stage8_I_2_addr_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="8" slack="16"/>
<pin id="487" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_2_addr/17 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_access_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="2"/>
<pin id="493" dir="0" index="2" bw="0" slack="0"/>
<pin id="495" dir="0" index="4" bw="8" slack="1"/>
<pin id="496" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="498" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="500" class="1004" name="Stage8_R_3_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="8" slack="16"/>
<pin id="504" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_3_addr/17 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="2"/>
<pin id="510" dir="0" index="2" bw="0" slack="0"/>
<pin id="512" dir="0" index="4" bw="8" slack="1"/>
<pin id="513" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="515" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/17 store_ln128/18 "/>
</bind>
</comp>

<comp id="517" class="1004" name="Stage8_I_3_addr_gep_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="8" slack="16"/>
<pin id="521" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_3_addr/17 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="2"/>
<pin id="527" dir="0" index="2" bw="0" slack="0"/>
<pin id="529" dir="0" index="4" bw="8" slack="1"/>
<pin id="530" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="532" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/17 store_ln129/18 "/>
</bind>
</comp>

<comp id="534" class="1004" name="Stage8_R_addr_1_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="8" slack="8"/>
<pin id="538" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_addr_1/18 "/>
</bind>
</comp>

<comp id="542" class="1004" name="Stage8_I_addr_1_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="8"/>
<pin id="546" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_addr_1/18 "/>
</bind>
</comp>

<comp id="550" class="1004" name="Stage8_R_1_addr_1_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="8"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_1_addr_1/18 "/>
</bind>
</comp>

<comp id="558" class="1004" name="Stage8_I_1_addr_1_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="8" slack="8"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_1_addr_1/18 "/>
</bind>
</comp>

<comp id="566" class="1004" name="Stage8_R_2_addr_1_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="8"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_2_addr_1/18 "/>
</bind>
</comp>

<comp id="574" class="1004" name="Stage8_I_2_addr_1_gep_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="8" slack="8"/>
<pin id="578" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_2_addr_1/18 "/>
</bind>
</comp>

<comp id="582" class="1004" name="Stage8_R_3_addr_1_gep_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="8" slack="8"/>
<pin id="586" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_R_3_addr_1/18 "/>
</bind>
</comp>

<comp id="590" class="1004" name="Stage8_I_3_addr_1_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="8" slack="8"/>
<pin id="594" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage8_I_3_addr_1/18 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_7/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_7/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="1"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_7_1/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_7_1/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_7_2/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_7_2/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_7_3/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_7_3/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="0" index="1" bw="32" slack="1"/>
<pin id="633" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i7/12 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i7/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i7/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i7/12 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="32" slack="1"/>
<pin id="649" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i7_1/12 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="32" slack="1"/>
<pin id="653" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i7_1/12 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i7_1/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="0" index="1" bw="32" slack="1"/>
<pin id="661" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i7_1/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i7_2/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="0" index="1" bw="32" slack="1"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i7_2/12 "/>
</bind>
</comp>

<comp id="670" class="1004" name="grp_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="0" index="1" bw="32" slack="1"/>
<pin id="673" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i7_2/12 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i7_2/12 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="32" slack="1"/>
<pin id="681" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i7_3/12 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="0" index="1" bw="32" slack="1"/>
<pin id="685" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i7_3/12 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="0" index="1" bw="32" slack="1"/>
<pin id="689" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i7_3/12 "/>
</bind>
</comp>

<comp id="690" class="1004" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="0" index="1" bw="32" slack="1"/>
<pin id="693" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i7_3/12 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="0" index="1" bw="32" slack="1"/>
<pin id="697" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i6/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="0" index="1" bw="32" slack="1"/>
<pin id="701" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i7/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="0" index="1" bw="32" slack="1"/>
<pin id="705" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i6/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="0" index="1" bw="32" slack="1"/>
<pin id="709" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i7/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i6_1/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="0" index="1" bw="32" slack="1"/>
<pin id="717" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i7_1/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="1"/>
<pin id="721" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i6_1/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="0" index="1" bw="32" slack="1"/>
<pin id="725" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i7_1/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="0" index="1" bw="32" slack="1"/>
<pin id="729" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i6_2/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="0" index="1" bw="32" slack="1"/>
<pin id="733" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i7_2/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="0" index="1" bw="32" slack="1"/>
<pin id="737" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i6_2/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="1"/>
<pin id="741" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i7_2/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="0" index="1" bw="32" slack="1"/>
<pin id="745" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i6_3/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="grp_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="0" index="1" bw="32" slack="1"/>
<pin id="749" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i7_3/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="0" index="1" bw="32" slack="1"/>
<pin id="753" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i6_3/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="grp_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="0" index="1" bw="32" slack="1"/>
<pin id="757" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i7_3/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln0_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="10" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="763" class="1004" name="i_14_0_load_load_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="0"/>
<pin id="765" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14_0_load/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_ln109_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="0"/>
<pin id="768" dir="0" index="1" bw="10" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="empty_32_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="empty_33_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="0"/>
<pin id="778" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="shl_ln113_s_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="9" slack="0"/>
<pin id="782" dir="0" index="1" bw="7" slack="0"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_s/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln113_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="9" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_s_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="10" slack="0"/>
<pin id="797" dir="0" index="2" bw="4" slack="0"/>
<pin id="798" dir="0" index="3" bw="5" slack="0"/>
<pin id="799" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="and_ln115_5_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="9" slack="0"/>
<pin id="806" dir="0" index="1" bw="2" slack="0"/>
<pin id="807" dir="0" index="2" bw="1" slack="0"/>
<pin id="808" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln115_5/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln115_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="9" slack="0"/>
<pin id="814" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/1 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln115_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="9" slack="0"/>
<pin id="818" dir="0" index="1" bw="10" slack="0"/>
<pin id="819" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="822" class="1004" name="add_ln116_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="0" index="1" bw="9" slack="0"/>
<pin id="825" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="828" class="1004" name="lshr_ln118_s_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="10" slack="0"/>
<pin id="831" dir="0" index="2" bw="3" slack="0"/>
<pin id="832" dir="0" index="3" bw="5" slack="0"/>
<pin id="833" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_s/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="lshr_ln120_s_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="10" slack="0"/>
<pin id="841" dir="0" index="2" bw="3" slack="0"/>
<pin id="842" dir="0" index="3" bw="5" slack="0"/>
<pin id="843" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_s/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln120_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="or_ln109_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="9" slack="0"/>
<pin id="856" dir="0" index="1" bw="9" slack="0"/>
<pin id="857" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="zext_ln109_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="9" slack="0"/>
<pin id="862" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="or_ln109_9_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="0"/>
<pin id="866" dir="0" index="1" bw="7" slack="0"/>
<pin id="867" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_9/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="shl_ln113_4_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="9" slack="0"/>
<pin id="872" dir="0" index="1" bw="7" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_4/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln113_7_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="0"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_7/1 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln115_5_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="0"/>
<pin id="886" dir="0" index="1" bw="9" slack="0"/>
<pin id="887" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_5/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln116_4_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="0"/>
<pin id="892" dir="0" index="1" bw="9" slack="0"/>
<pin id="893" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_4/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="lshr_ln118_5_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="10" slack="0"/>
<pin id="899" dir="0" index="2" bw="3" slack="0"/>
<pin id="900" dir="0" index="3" bw="5" slack="0"/>
<pin id="901" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_5/1 "/>
</bind>
</comp>

<comp id="906" class="1004" name="lshr_ln120_4_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="10" slack="0"/>
<pin id="909" dir="0" index="2" bw="3" slack="0"/>
<pin id="910" dir="0" index="3" bw="5" slack="0"/>
<pin id="911" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_4/1 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln120_5_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_5/1 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_ln109_10_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="9" slack="0"/>
<pin id="924" dir="0" index="1" bw="9" slack="0"/>
<pin id="925" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_10/1 "/>
</bind>
</comp>

<comp id="928" class="1004" name="zext_ln109_4_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="9" slack="0"/>
<pin id="930" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_4/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="or_ln109_11_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="7" slack="0"/>
<pin id="934" dir="0" index="1" bw="7" slack="0"/>
<pin id="935" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_11/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="shl_ln113_5_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="9" slack="0"/>
<pin id="940" dir="0" index="1" bw="7" slack="0"/>
<pin id="941" dir="0" index="2" bw="1" slack="0"/>
<pin id="942" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_5/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln113_8_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="9" slack="0"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_8/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="add_ln115_6_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="9" slack="0"/>
<pin id="954" dir="0" index="1" bw="9" slack="0"/>
<pin id="955" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_6/1 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln116_5_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="10" slack="0"/>
<pin id="960" dir="0" index="1" bw="9" slack="0"/>
<pin id="961" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_5/1 "/>
</bind>
</comp>

<comp id="964" class="1004" name="lshr_ln118_6_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="0" index="1" bw="10" slack="0"/>
<pin id="967" dir="0" index="2" bw="3" slack="0"/>
<pin id="968" dir="0" index="3" bw="5" slack="0"/>
<pin id="969" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_6/1 "/>
</bind>
</comp>

<comp id="974" class="1004" name="lshr_ln120_5_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="10" slack="0"/>
<pin id="977" dir="0" index="2" bw="3" slack="0"/>
<pin id="978" dir="0" index="3" bw="5" slack="0"/>
<pin id="979" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_5/1 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln120_6_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_6/1 "/>
</bind>
</comp>

<comp id="990" class="1004" name="or_ln109_12_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="9" slack="0"/>
<pin id="992" dir="0" index="1" bw="9" slack="0"/>
<pin id="993" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_12/1 "/>
</bind>
</comp>

<comp id="996" class="1004" name="zext_ln109_5_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="9" slack="0"/>
<pin id="998" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_5/1 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="or_ln109_13_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="7" slack="0"/>
<pin id="1002" dir="0" index="1" bw="7" slack="0"/>
<pin id="1003" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109_13/1 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="shl_ln113_6_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="9" slack="0"/>
<pin id="1008" dir="0" index="1" bw="7" slack="0"/>
<pin id="1009" dir="0" index="2" bw="1" slack="0"/>
<pin id="1010" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln113_6/1 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="zext_ln113_9_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="0"/>
<pin id="1016" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_9/1 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="add_ln115_7_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="9" slack="0"/>
<pin id="1022" dir="0" index="1" bw="9" slack="0"/>
<pin id="1023" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_7/1 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="add_ln116_6_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="10" slack="0"/>
<pin id="1028" dir="0" index="1" bw="9" slack="0"/>
<pin id="1029" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_6/1 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="lshr_ln118_7_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="0" index="1" bw="10" slack="0"/>
<pin id="1035" dir="0" index="2" bw="3" slack="0"/>
<pin id="1036" dir="0" index="3" bw="5" slack="0"/>
<pin id="1037" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln118_7/1 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="lshr_ln120_6_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="10" slack="0"/>
<pin id="1045" dir="0" index="2" bw="3" slack="0"/>
<pin id="1046" dir="0" index="3" bw="5" slack="0"/>
<pin id="1047" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln120_6/1 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="zext_ln120_7_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_7/1 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="add_ln109_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="10" slack="0"/>
<pin id="1060" dir="0" index="1" bw="4" slack="0"/>
<pin id="1061" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="store_ln109_store_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="10" slack="0"/>
<pin id="1066" dir="0" index="1" bw="10" slack="0"/>
<pin id="1067" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="zext_ln118_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="9"/>
<pin id="1071" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/10 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln118_8_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="9"/>
<pin id="1076" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_8/10 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="zext_ln118_9_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="9"/>
<pin id="1081" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_9/10 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="zext_ln118_10_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="9"/>
<pin id="1086" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_10/10 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="i_14_0_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="10" slack="0"/>
<pin id="1091" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_14_0 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="icmp_ln109_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="16"/>
<pin id="1098" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="W_real_addr_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="9" slack="1"/>
<pin id="1102" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="1105" class="1005" name="W_imag_addr_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="9" slack="1"/>
<pin id="1107" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="1110" class="1005" name="lshr_ln118_s_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="9"/>
<pin id="1112" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_s "/>
</bind>
</comp>

<comp id="1115" class="1005" name="zext_ln120_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="64" slack="16"/>
<pin id="1117" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="Stage7_R_addr_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="1"/>
<pin id="1123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_addr_1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="Stage7_I_addr_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="1"/>
<pin id="1128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_addr_1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="W_real_addr_7_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="9" slack="1"/>
<pin id="1133" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_7 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="W_imag_addr_7_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="1"/>
<pin id="1138" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_7 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="lshr_ln118_5_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="9"/>
<pin id="1143" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_5 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="zext_ln120_5_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="64" slack="16"/>
<pin id="1148" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_5 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="Stage7_R_1_addr_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="1"/>
<pin id="1154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_1_addr_1 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="Stage7_I_1_addr_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="1"/>
<pin id="1159" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_1_addr_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="W_real_addr_8_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="9" slack="1"/>
<pin id="1164" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_8 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="W_imag_addr_8_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="9" slack="1"/>
<pin id="1169" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_8 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="lshr_ln118_6_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="9"/>
<pin id="1174" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_6 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="zext_ln120_6_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="64" slack="16"/>
<pin id="1179" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_6 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="Stage7_R_2_addr_1_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="1"/>
<pin id="1185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_2_addr_1 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="Stage7_I_2_addr_1_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="1"/>
<pin id="1190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_2_addr_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="W_real_addr_9_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="9" slack="1"/>
<pin id="1195" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_9 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="W_imag_addr_9_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="9" slack="1"/>
<pin id="1200" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_9 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="lshr_ln118_7_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="9"/>
<pin id="1205" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln118_7 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="zext_ln120_7_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="64" slack="16"/>
<pin id="1210" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln120_7 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="Stage7_R_3_addr_1_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="8" slack="1"/>
<pin id="1216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_3_addr_1 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="Stage7_I_3_addr_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="1"/>
<pin id="1221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_3_addr_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="W_real_load_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load "/>
</bind>
</comp>

<comp id="1230" class="1005" name="W_imag_load_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="1"/>
<pin id="1232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load "/>
</bind>
</comp>

<comp id="1236" class="1005" name="Stage7_R_load_1_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_load_1 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="Stage7_I_load_1_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="1"/>
<pin id="1244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_load_1 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="W_real_load_7_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_7 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="W_imag_load_7_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_7 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="Stage7_R_1_load_1_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_1_load_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="Stage7_I_1_load_1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_1_load_1 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="W_real_load_8_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="1"/>
<pin id="1274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_8 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="W_imag_load_8_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_8 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="Stage7_R_2_load_1_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_2_load_1 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="Stage7_I_2_load_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_2_load_1 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="W_real_load_9_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real_load_9 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="W_imag_load_9_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="1"/>
<pin id="1304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_load_9 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="Stage7_R_3_load_1_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_3_load_1 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="Stage7_I_3_load_1_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_3_load_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="mul22_i6_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="1"/>
<pin id="1322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i6 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="mul23_i7_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="1"/>
<pin id="1327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i7 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="mul24_i6_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="1"/>
<pin id="1332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i6 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="mul25_i7_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="1"/>
<pin id="1337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i7 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="mul22_i6_1_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i6_1 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="mul23_i7_1_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i7_1 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="mul24_i6_1_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i6_1 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="mul25_i7_1_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="1"/>
<pin id="1357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i7_1 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="mul22_i6_2_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i6_2 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="mul23_i7_2_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="1"/>
<pin id="1367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i7_2 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="mul24_i6_2_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="1"/>
<pin id="1372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i6_2 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="mul25_i7_2_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i7_2 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="mul22_i6_3_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul22_i6_3 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="mul23_i7_3_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i7_3 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="mul24_i6_3_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul24_i6_3 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="mul25_i7_3_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="1"/>
<pin id="1397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i7_3 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="zext_ln118_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="64" slack="8"/>
<pin id="1402" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="Stage7_R_addr_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="1"/>
<pin id="1408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_addr "/>
</bind>
</comp>

<comp id="1411" class="1005" name="Stage7_I_addr_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="8" slack="1"/>
<pin id="1413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_addr "/>
</bind>
</comp>

<comp id="1416" class="1005" name="zext_ln118_8_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="64" slack="8"/>
<pin id="1418" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118_8 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="Stage7_R_1_addr_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="8" slack="1"/>
<pin id="1424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_1_addr "/>
</bind>
</comp>

<comp id="1427" class="1005" name="Stage7_I_1_addr_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="8" slack="1"/>
<pin id="1429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_1_addr "/>
</bind>
</comp>

<comp id="1432" class="1005" name="zext_ln118_9_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="64" slack="8"/>
<pin id="1434" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118_9 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="Stage7_R_2_addr_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="1"/>
<pin id="1440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_2_addr "/>
</bind>
</comp>

<comp id="1443" class="1005" name="Stage7_I_2_addr_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="8" slack="1"/>
<pin id="1445" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_2_addr "/>
</bind>
</comp>

<comp id="1448" class="1005" name="zext_ln118_10_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="64" slack="8"/>
<pin id="1450" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln118_10 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="Stage7_R_3_addr_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="8" slack="1"/>
<pin id="1456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_3_addr "/>
</bind>
</comp>

<comp id="1459" class="1005" name="Stage7_I_3_addr_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="8" slack="1"/>
<pin id="1461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_3_addr "/>
</bind>
</comp>

<comp id="1464" class="1005" name="Stage7_R_load_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_load "/>
</bind>
</comp>

<comp id="1470" class="1005" name="Stage7_I_load_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="1"/>
<pin id="1472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_load "/>
</bind>
</comp>

<comp id="1476" class="1005" name="t_R_7_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="1"/>
<pin id="1478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_7 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="t_I_7_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="32" slack="1"/>
<pin id="1484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_7 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="Stage7_R_1_load_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="32" slack="1"/>
<pin id="1490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_1_load "/>
</bind>
</comp>

<comp id="1494" class="1005" name="Stage7_I_1_load_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="1"/>
<pin id="1496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_1_load "/>
</bind>
</comp>

<comp id="1500" class="1005" name="t_R_7_1_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="32" slack="1"/>
<pin id="1502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_7_1 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="t_I_7_1_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_7_1 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="Stage7_R_2_load_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="32" slack="1"/>
<pin id="1514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_2_load "/>
</bind>
</comp>

<comp id="1518" class="1005" name="Stage7_I_2_load_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="1"/>
<pin id="1520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_2_load "/>
</bind>
</comp>

<comp id="1524" class="1005" name="t_R_7_2_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="1"/>
<pin id="1526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_7_2 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="t_I_7_2_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="1"/>
<pin id="1532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_7_2 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="Stage7_R_3_load_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="1"/>
<pin id="1538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_R_3_load "/>
</bind>
</comp>

<comp id="1542" class="1005" name="Stage7_I_3_load_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="1"/>
<pin id="1544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage7_I_3_load "/>
</bind>
</comp>

<comp id="1548" class="1005" name="t_R_7_3_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="1"/>
<pin id="1550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_7_3 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="t_I_7_3_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="32" slack="1"/>
<pin id="1556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_7_3 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="sub27_i7_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="32" slack="1"/>
<pin id="1562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i7 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="sub30_i7_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="32" slack="1"/>
<pin id="1567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i7 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="add33_i7_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="2"/>
<pin id="1572" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i7 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="add36_i7_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="32" slack="2"/>
<pin id="1577" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i7 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="sub27_i7_1_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="32" slack="1"/>
<pin id="1582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i7_1 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="sub30_i7_1_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="32" slack="1"/>
<pin id="1587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i7_1 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="add33_i7_1_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="32" slack="2"/>
<pin id="1592" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i7_1 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="add36_i7_1_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="2"/>
<pin id="1597" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i7_1 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="sub27_i7_2_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="1"/>
<pin id="1602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i7_2 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="sub30_i7_2_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="1"/>
<pin id="1607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i7_2 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="add33_i7_2_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="2"/>
<pin id="1612" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i7_2 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="add36_i7_2_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="32" slack="2"/>
<pin id="1617" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i7_2 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="sub27_i7_3_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="32" slack="1"/>
<pin id="1622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i7_3 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="sub30_i7_3_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="1"/>
<pin id="1627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i7_3 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="add33_i7_3_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="2"/>
<pin id="1632" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add33_i7_3 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="add36_i7_3_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="2"/>
<pin id="1637" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add36_i7_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="124"><net_src comp="100" pin="3"/><net_sink comp="107" pin=8"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="149"><net_src comp="125" pin="3"/><net_sink comp="132" pin=8"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="150" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="183"><net_src comp="167" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="107" pin=5"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="132" pin=5"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="200" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="233"><net_src comp="217" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="266"><net_src comp="250" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="283"><net_src comp="267" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="316"><net_src comp="300" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="333"><net_src comp="317" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="339"><net_src comp="16" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="347"><net_src comp="18" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="355"><net_src comp="20" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="363"><net_src comp="22" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="50" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="382" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="390" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="403"><net_src comp="14" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="414"><net_src comp="398" pin="3"/><net_sink comp="405" pin=2"/></net>

<net id="420"><net_src comp="6" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="431"><net_src comp="415" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="437"><net_src comp="12" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="448"><net_src comp="432" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="454"><net_src comp="4" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="465"><net_src comp="449" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="471"><net_src comp="10" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="482"><net_src comp="466" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="488"><net_src comp="2" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="50" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="499"><net_src comp="483" pin="3"/><net_sink comp="490" pin=2"/></net>

<net id="505"><net_src comp="8" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="50" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="516"><net_src comp="500" pin="3"/><net_sink comp="507" pin=2"/></net>

<net id="522"><net_src comp="0" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="50" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="533"><net_src comp="517" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="539"><net_src comp="14" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="50" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="534" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="547"><net_src comp="6" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="50" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="542" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="555"><net_src comp="12" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="550" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="563"><net_src comp="4" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="50" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="558" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="571"><net_src comp="10" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="50" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="566" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="579"><net_src comp="2" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="50" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="574" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="587"><net_src comp="8" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="50" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="582" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="595"><net_src comp="0" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="50" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="590" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="762"><net_src comp="38" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="44" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="763" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="763" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="46" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="776" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="48" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="780" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="800"><net_src comp="52" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="763" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="54" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="56" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="809"><net_src comp="58" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="794" pin="4"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="60" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="804" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="763" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="62" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="834"><net_src comp="64" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="816" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="66" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="68" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="844"><net_src comp="64" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="822" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="66" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="847"><net_src comp="68" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="851"><net_src comp="838" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="858"><net_src comp="772" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="70" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="776" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="72" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="46" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="864" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="48" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="870" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="888"><net_src comp="812" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="860" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="884" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="62" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="902"><net_src comp="64" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="884" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="66" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="905"><net_src comp="68" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="912"><net_src comp="64" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="890" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="66" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="68" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="919"><net_src comp="906" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="926"><net_src comp="772" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="74" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="776" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="76" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="943"><net_src comp="46" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="932" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="48" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="938" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="956"><net_src comp="812" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="928" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="62" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="970"><net_src comp="64" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="952" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="972"><net_src comp="66" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="973"><net_src comp="68" pin="0"/><net_sink comp="964" pin=3"/></net>

<net id="980"><net_src comp="64" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="958" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="66" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="983"><net_src comp="68" pin="0"/><net_sink comp="974" pin=3"/></net>

<net id="987"><net_src comp="974" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="994"><net_src comp="772" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="78" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="999"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="776" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="80" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1011"><net_src comp="46" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="48" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1017"><net_src comp="1006" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1024"><net_src comp="812" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="996" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="62" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1038"><net_src comp="64" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="1020" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1040"><net_src comp="66" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1041"><net_src comp="68" pin="0"/><net_sink comp="1032" pin=3"/></net>

<net id="1048"><net_src comp="64" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="1026" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1050"><net_src comp="66" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1051"><net_src comp="68" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1055"><net_src comp="1042" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1062"><net_src comp="763" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="82" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1072"><net_src comp="1069" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1077"><net_src comp="1074" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1082"><net_src comp="1079" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1087"><net_src comp="1084" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1092"><net_src comp="96" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1099"><net_src comp="766" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="100" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="107" pin=8"/></net>

<net id="1108"><net_src comp="125" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="1113"><net_src comp="828" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1118"><net_src comp="848" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1124"><net_src comp="150" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1129"><net_src comp="167" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1134"><net_src comp="184" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="107" pin=5"/></net>

<net id="1139"><net_src comp="192" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="1144"><net_src comp="896" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1149"><net_src comp="916" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1155"><net_src comp="200" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1160"><net_src comp="217" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1165"><net_src comp="234" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="1170"><net_src comp="242" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="1175"><net_src comp="964" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1180"><net_src comp="984" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1186"><net_src comp="250" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1191"><net_src comp="267" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1196"><net_src comp="284" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="1201"><net_src comp="292" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1206"><net_src comp="1032" pin="4"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1211"><net_src comp="1052" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1217"><net_src comp="300" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1222"><net_src comp="317" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1227"><net_src comp="107" pin="15"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1233"><net_src comp="132" pin="15"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1239"><net_src comp="157" pin="7"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1245"><net_src comp="174" pin="7"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1251"><net_src comp="107" pin="11"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1257"><net_src comp="132" pin="11"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1263"><net_src comp="207" pin="7"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1269"><net_src comp="224" pin="7"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1275"><net_src comp="107" pin="7"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1281"><net_src comp="132" pin="7"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1287"><net_src comp="257" pin="7"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1293"><net_src comp="274" pin="7"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1299"><net_src comp="107" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1305"><net_src comp="132" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1311"><net_src comp="307" pin="7"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1317"><net_src comp="324" pin="7"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1323"><net_src comp="694" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1328"><net_src comp="698" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1333"><net_src comp="702" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1338"><net_src comp="706" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1343"><net_src comp="710" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1348"><net_src comp="714" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1353"><net_src comp="718" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1358"><net_src comp="722" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1363"><net_src comp="726" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1368"><net_src comp="730" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1373"><net_src comp="734" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1378"><net_src comp="738" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1383"><net_src comp="742" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1388"><net_src comp="746" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1393"><net_src comp="750" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1398"><net_src comp="754" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1403"><net_src comp="1069" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1409"><net_src comp="334" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1414"><net_src comp="342" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1419"><net_src comp="1074" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1425"><net_src comp="350" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1430"><net_src comp="358" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1435"><net_src comp="1079" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1441"><net_src comp="366" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1446"><net_src comp="374" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1451"><net_src comp="1084" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1457"><net_src comp="382" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1462"><net_src comp="390" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1467"><net_src comp="157" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1473"><net_src comp="174" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1479"><net_src comp="598" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1485"><net_src comp="602" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1491"><net_src comp="207" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1497"><net_src comp="224" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1503"><net_src comp="606" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1509"><net_src comp="610" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1511"><net_src comp="1506" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1515"><net_src comp="257" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1517"><net_src comp="1512" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1521"><net_src comp="274" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1523"><net_src comp="1518" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1527"><net_src comp="614" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1529"><net_src comp="1524" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1533"><net_src comp="618" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1535"><net_src comp="1530" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1539"><net_src comp="307" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1541"><net_src comp="1536" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1545"><net_src comp="324" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1551"><net_src comp="622" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1557"><net_src comp="626" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1563"><net_src comp="630" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="405" pin=4"/></net>

<net id="1568"><net_src comp="634" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="1573"><net_src comp="638" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1578"><net_src comp="642" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1583"><net_src comp="646" pin="2"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="439" pin=4"/></net>

<net id="1588"><net_src comp="650" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="456" pin=4"/></net>

<net id="1593"><net_src comp="654" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1598"><net_src comp="658" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1603"><net_src comp="662" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="473" pin=4"/></net>

<net id="1608"><net_src comp="666" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="490" pin=4"/></net>

<net id="1613"><net_src comp="670" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1618"><net_src comp="674" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1623"><net_src comp="678" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="507" pin=4"/></net>

<net id="1628"><net_src comp="682" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="524" pin=4"/></net>

<net id="1633"><net_src comp="686" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1638"><net_src comp="690" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="524" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Stage8_I_3 | {17 18 }
	Port: Stage8_I_2 | {17 18 }
	Port: Stage8_I_1 | {17 18 }
	Port: Stage8_I | {17 18 }
	Port: Stage8_R_3 | {17 18 }
	Port: Stage8_R_2 | {17 18 }
	Port: Stage8_R_1 | {17 18 }
	Port: Stage8_R | {17 18 }
	Port: W_real | {}
	Port: W_imag | {}
 - Input state : 
	Port: fft_exec_Pipeline_DFT_Loop15 : Stage7_R | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop15 : Stage7_I | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop15 : Stage7_R_1 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop15 : Stage7_I_1 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop15 : Stage7_R_2 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop15 : Stage7_I_2 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop15 : Stage7_R_3 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop15 : Stage7_I_3 | {1 2 10 11 }
	Port: fft_exec_Pipeline_DFT_Loop15 : W_real | {1 2 }
	Port: fft_exec_Pipeline_DFT_Loop15 : W_imag | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_14_0_load : 1
		icmp_ln109 : 2
		br_ln109 : 3
		empty_32 : 2
		empty_33 : 2
		shl_ln113_s : 3
		zext_ln113 : 4
		W_real_addr : 5
		W_real_load : 6
		W_imag_addr : 5
		W_imag_load : 6
		tmp_s : 2
		and_ln115_5 : 3
		zext_ln115 : 4
		add_ln115 : 5
		add_ln116 : 6
		lshr_ln118_s : 6
		lshr_ln120_s : 7
		zext_ln120 : 8
		Stage7_R_addr_1 : 9
		Stage7_R_load_1 : 10
		Stage7_I_addr_1 : 9
		Stage7_I_load_1 : 10
		or_ln109 : 3
		zext_ln109 : 3
		or_ln109_9 : 3
		shl_ln113_4 : 3
		zext_ln113_7 : 4
		W_real_addr_7 : 5
		W_real_load_7 : 6
		W_imag_addr_7 : 5
		W_imag_load_7 : 6
		add_ln115_5 : 5
		add_ln116_4 : 6
		lshr_ln118_5 : 6
		lshr_ln120_4 : 7
		zext_ln120_5 : 8
		Stage7_R_1_addr_1 : 9
		Stage7_R_1_load_1 : 10
		Stage7_I_1_addr_1 : 9
		Stage7_I_1_load_1 : 10
		or_ln109_10 : 3
		zext_ln109_4 : 3
		or_ln109_11 : 3
		shl_ln113_5 : 3
		zext_ln113_8 : 4
		W_real_addr_8 : 5
		W_real_load_8 : 6
		W_imag_addr_8 : 5
		W_imag_load_8 : 6
		add_ln115_6 : 5
		add_ln116_5 : 6
		lshr_ln118_6 : 6
		lshr_ln120_5 : 7
		zext_ln120_6 : 8
		Stage7_R_2_addr_1 : 9
		Stage7_R_2_load_1 : 10
		Stage7_I_2_addr_1 : 9
		Stage7_I_2_load_1 : 10
		or_ln109_12 : 3
		zext_ln109_5 : 3
		or_ln109_13 : 3
		shl_ln113_6 : 3
		zext_ln113_9 : 4
		W_real_addr_9 : 5
		W_real_load_9 : 6
		W_imag_addr_9 : 5
		W_imag_load_9 : 6
		add_ln115_7 : 5
		add_ln116_6 : 6
		lshr_ln118_7 : 6
		lshr_ln120_6 : 7
		zext_ln120_7 : 8
		Stage7_R_3_addr_1 : 9
		Stage7_R_3_load_1 : 10
		Stage7_I_3_addr_1 : 9
		Stage7_I_3_load_1 : 10
		add_ln109 : 2
		store_ln109 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		Stage7_R_addr : 1
		Stage7_R_load : 2
		Stage7_I_addr : 1
		Stage7_I_load : 2
		Stage7_R_1_addr : 1
		Stage7_R_1_load : 2
		Stage7_I_1_addr : 1
		Stage7_I_1_load : 2
		Stage7_R_2_addr : 1
		Stage7_R_2_load : 2
		Stage7_I_2_addr : 1
		Stage7_I_2_load : 2
		Stage7_R_3_addr : 1
		Stage7_R_3_load : 2
		Stage7_I_3_addr : 1
		Stage7_I_3_load : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln126 : 1
		store_ln127 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln126 : 1
		store_ln127 : 1
		store_ln126 : 1
		store_ln127 : 1
	State 18
		store_ln128 : 1
		store_ln129 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln128 : 1
		store_ln129 : 1
		store_ln128 : 1
		store_ln129 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_598      |    2    |   205   |   390   |
|          |       grp_fu_602      |    2    |   205   |   390   |
|          |       grp_fu_606      |    2    |   205   |   390   |
|          |       grp_fu_610      |    2    |   205   |   390   |
|          |       grp_fu_614      |    2    |   205   |   390   |
|          |       grp_fu_618      |    2    |   205   |   390   |
|          |       grp_fu_622      |    2    |   205   |   390   |
|          |       grp_fu_626      |    2    |   205   |   390   |
|          |       grp_fu_630      |    2    |   205   |   390   |
|          |       grp_fu_634      |    2    |   205   |   390   |
|          |       grp_fu_638      |    2    |   205   |   390   |
|   fadd   |       grp_fu_642      |    2    |   205   |   390   |
|          |       grp_fu_646      |    2    |   205   |   390   |
|          |       grp_fu_650      |    2    |   205   |   390   |
|          |       grp_fu_654      |    2    |   205   |   390   |
|          |       grp_fu_658      |    2    |   205   |   390   |
|          |       grp_fu_662      |    2    |   205   |   390   |
|          |       grp_fu_666      |    2    |   205   |   390   |
|          |       grp_fu_670      |    2    |   205   |   390   |
|          |       grp_fu_674      |    2    |   205   |   390   |
|          |       grp_fu_678      |    2    |   205   |   390   |
|          |       grp_fu_682      |    2    |   205   |   390   |
|          |       grp_fu_686      |    2    |   205   |   390   |
|          |       grp_fu_690      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_694      |    3    |   143   |   321   |
|          |       grp_fu_698      |    3    |   143   |   321   |
|          |       grp_fu_702      |    3    |   143   |   321   |
|          |       grp_fu_706      |    3    |   143   |   321   |
|          |       grp_fu_710      |    3    |   143   |   321   |
|          |       grp_fu_714      |    3    |   143   |   321   |
|          |       grp_fu_718      |    3    |   143   |   321   |
|   fmul   |       grp_fu_722      |    3    |   143   |   321   |
|          |       grp_fu_726      |    3    |   143   |   321   |
|          |       grp_fu_730      |    3    |   143   |   321   |
|          |       grp_fu_734      |    3    |   143   |   321   |
|          |       grp_fu_738      |    3    |   143   |   321   |
|          |       grp_fu_742      |    3    |   143   |   321   |
|          |       grp_fu_746      |    3    |   143   |   321   |
|          |       grp_fu_750      |    3    |   143   |   321   |
|          |       grp_fu_754      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln115_fu_816   |    0    |    0    |    13   |
|          |    add_ln116_fu_822   |    0    |    0    |    13   |
|          |   add_ln115_5_fu_884  |    0    |    0    |    14   |
|          |   add_ln116_4_fu_890  |    0    |    0    |    13   |
|    add   |   add_ln115_6_fu_952  |    0    |    0    |    14   |
|          |   add_ln116_5_fu_958  |    0    |    0    |    13   |
|          |  add_ln115_7_fu_1020  |    0    |    0    |    14   |
|          |  add_ln116_6_fu_1026  |    0    |    0    |    13   |
|          |   add_ln109_fu_1058   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln109_fu_766   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|   trunc  |    empty_32_fu_772    |    0    |    0    |    0    |
|          |    empty_33_fu_776    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   shl_ln113_s_fu_780  |    0    |    0    |    0    |
|          |   and_ln115_5_fu_804  |    0    |    0    |    0    |
|bitconcatenate|   shl_ln113_4_fu_870  |    0    |    0    |    0    |
|          |   shl_ln113_5_fu_938  |    0    |    0    |    0    |
|          |  shl_ln113_6_fu_1006  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln113_fu_788   |    0    |    0    |    0    |
|          |   zext_ln115_fu_812   |    0    |    0    |    0    |
|          |   zext_ln120_fu_848   |    0    |    0    |    0    |
|          |   zext_ln109_fu_860   |    0    |    0    |    0    |
|          |  zext_ln113_7_fu_878  |    0    |    0    |    0    |
|          |  zext_ln120_5_fu_916  |    0    |    0    |    0    |
|          |  zext_ln109_4_fu_928  |    0    |    0    |    0    |
|   zext   |  zext_ln113_8_fu_946  |    0    |    0    |    0    |
|          |  zext_ln120_6_fu_984  |    0    |    0    |    0    |
|          |  zext_ln109_5_fu_996  |    0    |    0    |    0    |
|          |  zext_ln113_9_fu_1014 |    0    |    0    |    0    |
|          |  zext_ln120_7_fu_1052 |    0    |    0    |    0    |
|          |   zext_ln118_fu_1069  |    0    |    0    |    0    |
|          |  zext_ln118_8_fu_1074 |    0    |    0    |    0    |
|          |  zext_ln118_9_fu_1079 |    0    |    0    |    0    |
|          | zext_ln118_10_fu_1084 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_794     |    0    |    0    |    0    |
|          |  lshr_ln118_s_fu_828  |    0    |    0    |    0    |
|          |  lshr_ln120_s_fu_838  |    0    |    0    |    0    |
|          |  lshr_ln118_5_fu_896  |    0    |    0    |    0    |
|partselect|  lshr_ln120_4_fu_906  |    0    |    0    |    0    |
|          |  lshr_ln118_6_fu_964  |    0    |    0    |    0    |
|          |  lshr_ln120_5_fu_974  |    0    |    0    |    0    |
|          |  lshr_ln118_7_fu_1032 |    0    |    0    |    0    |
|          |  lshr_ln120_6_fu_1042 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln109_fu_854    |    0    |    0    |    0    |
|          |   or_ln109_9_fu_864   |    0    |    0    |    0    |
|    or    |   or_ln109_10_fu_922  |    0    |    0    |    0    |
|          |   or_ln109_11_fu_932  |    0    |    0    |    0    |
|          |   or_ln109_12_fu_990  |    0    |    0    |    0    |
|          |  or_ln109_13_fu_1000  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    96   |   7208  |  14627  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|Stage7_I_1_addr_1_reg_1157|    8   |
| Stage7_I_1_addr_reg_1427 |    8   |
|Stage7_I_1_load_1_reg_1266|   32   |
| Stage7_I_1_load_reg_1494 |   32   |
|Stage7_I_2_addr_1_reg_1188|    8   |
| Stage7_I_2_addr_reg_1443 |    8   |
|Stage7_I_2_load_1_reg_1290|   32   |
| Stage7_I_2_load_reg_1518 |   32   |
|Stage7_I_3_addr_1_reg_1219|    8   |
| Stage7_I_3_addr_reg_1459 |    8   |
|Stage7_I_3_load_1_reg_1314|   32   |
| Stage7_I_3_load_reg_1542 |   32   |
| Stage7_I_addr_1_reg_1126 |    8   |
|  Stage7_I_addr_reg_1411  |    8   |
| Stage7_I_load_1_reg_1242 |   32   |
|  Stage7_I_load_reg_1470  |   32   |
|Stage7_R_1_addr_1_reg_1152|    8   |
| Stage7_R_1_addr_reg_1422 |    8   |
|Stage7_R_1_load_1_reg_1260|   32   |
| Stage7_R_1_load_reg_1488 |   32   |
|Stage7_R_2_addr_1_reg_1183|    8   |
| Stage7_R_2_addr_reg_1438 |    8   |
|Stage7_R_2_load_1_reg_1284|   32   |
| Stage7_R_2_load_reg_1512 |   32   |
|Stage7_R_3_addr_1_reg_1214|    8   |
| Stage7_R_3_addr_reg_1454 |    8   |
|Stage7_R_3_load_1_reg_1308|   32   |
| Stage7_R_3_load_reg_1536 |   32   |
| Stage7_R_addr_1_reg_1121 |    8   |
|  Stage7_R_addr_reg_1406  |    8   |
| Stage7_R_load_1_reg_1236 |   32   |
|  Stage7_R_load_reg_1464  |   32   |
|  W_imag_addr_7_reg_1136  |    9   |
|  W_imag_addr_8_reg_1167  |    9   |
|  W_imag_addr_9_reg_1198  |    9   |
|   W_imag_addr_reg_1105   |    9   |
|  W_imag_load_7_reg_1254  |   32   |
|  W_imag_load_8_reg_1278  |   32   |
|  W_imag_load_9_reg_1302  |   32   |
|   W_imag_load_reg_1230   |   32   |
|  W_real_addr_7_reg_1131  |    9   |
|  W_real_addr_8_reg_1162  |    9   |
|  W_real_addr_9_reg_1193  |    9   |
|   W_real_addr_reg_1100   |    9   |
|  W_real_load_7_reg_1248  |   32   |
|  W_real_load_8_reg_1272  |   32   |
|  W_real_load_9_reg_1296  |   32   |
|   W_real_load_reg_1224   |   32   |
|    add33_i7_1_reg_1590   |   32   |
|    add33_i7_2_reg_1610   |   32   |
|    add33_i7_3_reg_1630   |   32   |
|     add33_i7_reg_1570    |   32   |
|    add36_i7_1_reg_1595   |   32   |
|    add36_i7_2_reg_1615   |   32   |
|    add36_i7_3_reg_1635   |   32   |
|     add36_i7_reg_1575    |   32   |
|      i_14_0_reg_1089     |   10   |
|    icmp_ln109_reg_1096   |    1   |
|   lshr_ln118_5_reg_1141  |    8   |
|   lshr_ln118_6_reg_1172  |    8   |
|   lshr_ln118_7_reg_1203  |    8   |
|   lshr_ln118_s_reg_1110  |    8   |
|    mul22_i6_1_reg_1340   |   32   |
|    mul22_i6_2_reg_1360   |   32   |
|    mul22_i6_3_reg_1380   |   32   |
|     mul22_i6_reg_1320    |   32   |
|    mul23_i7_1_reg_1345   |   32   |
|    mul23_i7_2_reg_1365   |   32   |
|    mul23_i7_3_reg_1385   |   32   |
|     mul23_i7_reg_1325    |   32   |
|    mul24_i6_1_reg_1350   |   32   |
|    mul24_i6_2_reg_1370   |   32   |
|    mul24_i6_3_reg_1390   |   32   |
|     mul24_i6_reg_1330    |   32   |
|    mul25_i7_1_reg_1355   |   32   |
|    mul25_i7_2_reg_1375   |   32   |
|    mul25_i7_3_reg_1395   |   32   |
|     mul25_i7_reg_1335    |   32   |
|    sub27_i7_1_reg_1580   |   32   |
|    sub27_i7_2_reg_1600   |   32   |
|    sub27_i7_3_reg_1620   |   32   |
|     sub27_i7_reg_1560    |   32   |
|    sub30_i7_1_reg_1585   |   32   |
|    sub30_i7_2_reg_1605   |   32   |
|    sub30_i7_3_reg_1625   |   32   |
|     sub30_i7_reg_1565    |   32   |
|     t_I_7_1_reg_1506     |   32   |
|     t_I_7_2_reg_1530     |   32   |
|     t_I_7_3_reg_1554     |   32   |
|      t_I_7_reg_1482      |   32   |
|     t_R_7_1_reg_1500     |   32   |
|     t_R_7_2_reg_1524     |   32   |
|     t_R_7_3_reg_1548     |   32   |
|      t_R_7_reg_1476      |   32   |
|  zext_ln118_10_reg_1448  |   64   |
|   zext_ln118_8_reg_1416  |   64   |
|   zext_ln118_9_reg_1432  |   64   |
|    zext_ln118_reg_1400   |   64   |
|   zext_ln120_5_reg_1146  |   64   |
|   zext_ln120_6_reg_1177  |   64   |
|   zext_ln120_7_reg_1208  |   64   |
|    zext_ln120_reg_1115   |   64   |
+--------------------------+--------+
|           Total          |  2803  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_107 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_107 |  p8  |   2  |   9  |   18   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_132 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_132 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_132 |  p8  |   2  |   9  |   18   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_157 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_174 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_207 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_207 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_224 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_224 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_257 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_257 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_274 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_307 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_307 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_324 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_324 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   328  ||  38.112 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   96   |    -   |  7208  |  14627 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   216  |
|  Register |    -   |    -   |  2803  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |   38   |  10011 |  14843 |
+-----------+--------+--------+--------+--------+
