
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119419                       # Number of seconds simulated
sim_ticks                                119418666900                       # Number of ticks simulated
final_tick                               684717098727                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172465                       # Simulator instruction rate (inst/s)
host_op_rate                                   215802                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2153029                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341412                       # Number of bytes of host memory used
host_seconds                                 55465.42                       # Real time elapsed on the host
sim_insts                                  9565853852                       # Number of instructions simulated
sim_ops                                   11969564869                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2223872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2180352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3240448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1224832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1554816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3671680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3666304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3645568                       # Number of bytes read from this memory
system.physmem.bytes_read::total             21447552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5720064                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5720064                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17034                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        25316                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9569                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        12147                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        28685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        28643                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        28481                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                167559                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           44688                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                44688                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18622482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18258050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27135188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10256621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        43946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13019874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        39659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     30746282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        41803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     30701264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     30527623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               179599660                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38587                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        43946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        39659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        41803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             332276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47899245                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47899245                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47899245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18622482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18258050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27135188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10256621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        43946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13019874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        39659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     30746282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        41803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     30701264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     30527623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              227498905                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               286375701                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21805006                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19462397                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739967                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14446562                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14204413                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310671                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52210                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230323550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123903047                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21805006                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15515084                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27610763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5719418                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3288604                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13938511                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1708124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265192591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237581828     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4200822      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133219      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4155993      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1335172      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3837868      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          608593      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989939      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10349157      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265192591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076141                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432659                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228020165                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5644977                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27555944                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22219                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3949282                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064468                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20362                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138621318                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3949282                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228282710                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3289689                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1543087                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27307494                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       820325                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138425247                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106123                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       633670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181436489                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627446301                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627446301                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034304                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34402159                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18595                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9407                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1880201                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24948152                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26116                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926887                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137716067                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128914269                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82142                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24945144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51149946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265192591                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486116                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.099042                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208704649     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17769932      6.70%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18887894      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10980789      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5677891      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1420072      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678585      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39484      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265192591                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215282     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87222     23.23%     80.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        73012     19.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101101303     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012932      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22758855     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031989      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128914269                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450158                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375516                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523478787                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162680219                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125630443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129289785                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101231                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5110087                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          357                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100306                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3949282                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2312600                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101741                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137734831                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24948152                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066250                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9403                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45896                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2121                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          357                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171992                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       672382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1844374                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127284067                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22438574                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1630202                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  104                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26470374                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19336018                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031800                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444465                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125658844                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125630443                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76011374                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165676289                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.438691                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458795                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615984                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25123980                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18533                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1729135                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261243309                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431077                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301246                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219281792     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500919      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10571033      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3354095      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5532819      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1080271      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       686308      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       628341      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3607731      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261243309                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615984                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838061                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267930                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436178                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3607731                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395375165                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279432360                       # The number of ROB writes
system.switch_cpus0.timesIdled                5127099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21183110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615984                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.863757                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.863757                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349192                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349192                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591589190                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163709695                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147171826                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18514                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               286375701                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23410062                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19199496                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2295239                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9569837                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9132493                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2396047                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       101794                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    223204970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             133052450                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23410062                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11528540                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29267891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6537766                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6846855                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13755582                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2277524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    263526945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       234259054     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3173629      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3683158      1.40%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2013649      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2310620      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1272434      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          864010      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2266182      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13684209      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    263526945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081746                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464608                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       221389002                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8697846                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29018892                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       235244                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4185957                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3799109                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        21272                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162445155                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       104808                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4185957                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       221747279                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3209152                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4484563                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28910463                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       989527                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162344686                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          238                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        253918                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       460658                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    225614191                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    755892895                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    755892895                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    192408937                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33205238                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42121                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23367                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2638405                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15501042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8436223                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       221414                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1873599                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162096459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153085447                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       214656                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20432896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47364453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4399                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    263526945                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580910                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270374                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    199041555     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25923891      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13930921      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9657450      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8439718      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4311789      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1047174      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       669073      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       505374      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    263526945                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          39784     11.90%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        145917     43.63%     55.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148748     44.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128148767     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2393963      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18737      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14148015      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8375965      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153085447                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534562                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             334449                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    570246944                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182572994                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150527521                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153419896                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       384169                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2753227                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          978                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1453                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       189284                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9368                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4185957                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2643633                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       168881                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162138778                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15501042                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8436223                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23311                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        118029                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1453                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1325767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1293777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2619544                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150814902                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13281860                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2270545                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  130                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21655617                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21100915                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8373757                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526633                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150529934                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150527521                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89467562                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        234441775                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525630                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381620                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112987001                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138620993                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23519228                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37790                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2308315                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    259340988                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.353783                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    202720327     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26260935     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11003520      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6600739      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4581286      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2950723      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1539646      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1236330      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2447482      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    259340988                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112987001                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138620993                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20994751                       # Number of memory references committed
system.switch_cpus1.commit.loads             12747812                       # Number of loads committed
system.switch_cpus1.commit.membars              18854                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19840258                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124971065                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2820233                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2447482                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           419032973                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          328466501                       # The number of ROB writes
system.switch_cpus1.timesIdled                3422794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22848756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112987001                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138620993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112987001                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.534590                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.534590                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394541                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394541                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       680253992                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208922415                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      151560700                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37756                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus2.numCycles               286375701                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23273459                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19030478                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2273409                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9804750                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9205305                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2396714                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       101238                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    226180282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132001444                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23273459                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11602019                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27677397                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6573440                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3893557                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13903027                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2292183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    262001289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.966578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       234323892     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1498472      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2372829      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3770340      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1570316      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1765275      0.67%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1858631      0.71%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1222935      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13618599      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    262001289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081269                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.460938                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       224149778                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5940214                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27591345                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        70401                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4249549                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3818764                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          482                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161227944                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3185                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4249549                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       224474290                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1906923                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3081934                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27341729                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       946862                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     161143675                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        22915                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        278309                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       356814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        33526                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    223725202                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    749605105                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    749605105                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    191344671                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32380531                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41019                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22518                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2884774                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15367331                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8259982                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       249602                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1871794                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         160943333                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        41133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152465048                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       187154                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20203373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     44727067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3823                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    262001289                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581925                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273516                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    197702702     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25808084      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14120622      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9617270      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8991151      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2595762      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2010644      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       683800      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       471254      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    262001289                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35477     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        110217     38.74%     51.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       138844     48.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127724447     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2407324      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18497      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14093656      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8221124      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152465048                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532395                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             284538                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001866                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    567403077                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181189503                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    150025862                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152749586                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       462339                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2739843                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          385                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1700                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       233145                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         9527                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4249549                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1300061                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       137156                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    160984622                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        16272                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15367331                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8259982                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22496                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        101212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1700                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1332934                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1291050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2623984                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150305172                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13259120                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2159876                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  156                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21478240                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21153583                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8219120                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524853                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             150027023                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            150025862                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87715119                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229119896                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523878                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382835                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    112391454                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    137761131                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23223716                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37310                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2321789                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    257751740                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534472                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388045                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    201819551     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27087722     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10550282      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5677386      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4258895      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2373727      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1463825      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1309294      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3211058      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    257751740                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    112391454                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     137761131                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20654325                       # Number of memory references committed
system.switch_cpus2.commit.loads             12627488                       # Number of loads committed
system.switch_cpus2.commit.membars              18614                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19774589                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        124133008                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2798253                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3211058                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           415524775                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          326219484                       # The number of ROB writes
system.switch_cpus2.timesIdled                3642419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               24374412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          112391454                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            137761131                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    112391454                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.548020                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.548020                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392462                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392462                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       677826531                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207969017                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      150375634                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37276                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus3.numCycles               286375701                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25992614                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     21642963                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2364487                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9988450                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9521105                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2794839                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       109941                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    226286210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             142642027                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25992614                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12315944                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29728536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6567921                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7373380                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         14050598                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2260405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    267570061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.654990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.030261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       237841525     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1824700      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2301878      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3658336      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1530512      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1972601      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2302666      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1051626      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15086217      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    267570061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090764                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498094                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       224954882                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8832632                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         29586073                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        15322                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4181147                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3954635                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          790                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     174313971                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3465                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4181147                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       225184719                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         729729                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      7462180                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29371752                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       640524                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     173239739                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         92014                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       447129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    241940996                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    805623568                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    805623568                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    202633251                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39307744                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42074                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21999                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2253781                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16205098                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8488036                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       100441                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1980497                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         169147969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        42224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        162360838                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       162101                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20379482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     41336032                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1732                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    267570061                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.606797                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327315                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    198750566     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     31372238     11.72%     86.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12886058      4.82%     90.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7183232      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9719497      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2996106      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2952015      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1586612      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       123737      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    267570061                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1120374     79.25%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149319     10.56%     89.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       144116     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    136766749     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2223762      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        20074      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14889761      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8460492      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     162360838                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.566950                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1413810                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008708                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    593867648                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    189570570                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    158143411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     163774648                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       121633                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3019130                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          903                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       114868                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4181147                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         553890                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        70142                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    169190198                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       130928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16205098                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8488036                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21999                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         61127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           72                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          903                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1402763                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1323295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2726058                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    159537847                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14649881                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2822991                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23109474                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        22556374                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8459593                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.557093                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             158144006                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            158143411                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94758432                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        254439541                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552224                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372420                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    117913697                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    145294071                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23896822                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        40492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2384529                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    263388914                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.551633                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372242                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    201908662     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     31153357     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11305710      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5643813      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5151039      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2170033      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2142382      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1022102      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2891816      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    263388914                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    117913697                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     145294071                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21559136                       # Number of memory references committed
system.switch_cpus3.commit.loads             13185968                       # Number of loads committed
system.switch_cpus3.commit.membars              20200                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          21054098                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        130812397                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2997909                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2891816                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           429687172                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          342562978                       # The number of ROB writes
system.switch_cpus3.timesIdled                3428863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18805640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          117913697                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            145294071                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    117913697                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.428689                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.428689                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.411745                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.411745                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       717932484                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      220938704                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      161280870                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         40458                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus4.numCycles               286375701                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        23701568                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19394266                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2308720                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9801752                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         9332785                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2447107                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect       105204                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    228037025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             132545856                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           23701568                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11779892                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27668732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        6306018                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5029662                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         13949098                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2311050                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    264702662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.957739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       237033930     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1292868      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2050261      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2771653      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2855066      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2414319      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1358839      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2002083      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12923643      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    264702662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082764                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462839                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       225716133                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7370234                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27619113                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        30344                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3966837                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3900649                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     162634637                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2015                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3966837                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       226337852                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1552294                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4397019                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27035306                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1413351                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     162576251                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          180                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        193509                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       615927                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    226827902                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    756362568                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    756362568                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    196681128                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30146760                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        40187                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20857                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          4201851                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     15211050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      8247543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        97194                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1922512                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         162374816                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        40333                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        154184399                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        21104                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17968349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43048471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1345                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    264702662                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582481                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273439                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    199491615     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     26789325     10.12%     85.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13572337      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     10264383      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8069448      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3265494      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2040218      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1068055      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       141787      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    264702662                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          29177     11.37%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         94536     36.85%     48.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       132818     51.77%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    129672095     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2305933      1.50%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        19330      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13965320      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      8221721      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     154184399                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538399                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             256531                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    573349095                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    180384117                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    151891766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     154440930                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       317407                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2434411                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          622                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       119774                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3966837                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1232707                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       136429                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    162415306                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        65621                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     15211050                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      8247543                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20856                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        115217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          622                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1342379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1299724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2642103                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    152077897                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13146312                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2106502                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  157                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21367726                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        21609160                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           8221414                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531043                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             151892024                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            151891766                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         87195385                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        234965032                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530393                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371099                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    114653078                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    141078553                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21336769                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        38988                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2338001                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    260735825                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541079                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.390437                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    202894218     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     28655595     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10833897      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5169164      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4340248      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2494739      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      2191908      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       986911      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3169145      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    260735825                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    114653078                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     141078553                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20904404                       # Number of memory references committed
system.switch_cpus4.commit.loads             12776639                       # Number of loads committed
system.switch_cpus4.commit.membars              19451                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          20344028                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        127109679                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2905066                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3169145                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           419981222                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          328797560                       # The number of ROB writes
system.switch_cpus4.timesIdled                3450824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               21673039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          114653078                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            141078553                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    114653078                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.497759                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.497759                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400359                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400359                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       684471442                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      211572805                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      150774641                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         38954                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus5.numCycles               286375701                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22320043                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     20138337                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1171894                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8675228                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7990683                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1236658                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        52021                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    236791780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             140463703                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22320043                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9227341                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27784733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3663317                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5402316                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         13592520                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1178368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    272440897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.604886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.932772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       244656164     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          994250      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2028629      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          854694      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4621183      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         4109133      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          801464      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1662051      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12713329      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    272440897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077940                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490488                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       235516837                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6691400                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27683651                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        87391                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2461613                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1960948                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          455                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     164720202                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2440                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2461613                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       235751353                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4742068                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1207391                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27549546                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       728921                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     164635863                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          112                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        309659                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       264837                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         5239                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    193272714                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    775509195                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    775509195                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171654597                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        21618105                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        19117                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         9644                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1841305                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     38872078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     19669059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       179324                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       955358                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         164315360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        19177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        158113793                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        80264                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     12485758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     29778582                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    272440897                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580360                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.377881                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    216293756     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     16781711      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13810563      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5967257      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7560313      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      7333326      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      4161347      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       327771      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       204853      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    272440897                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         400170     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       3123295     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        90427      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     99174318     62.72%     62.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1379931      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         9470      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     37924018     23.99%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     19626056     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     158113793                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552120                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3613892                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022856                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    592362639                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    176824326                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    156769546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     161727685                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       285316                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1478851                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          653                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         4040                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       117100                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        14009                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2461613                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        4334334                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       203552                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    164334624                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     38872078                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     19669059                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         9647                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        139143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           96                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         4040                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       685988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       688060                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1374048                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    157008109                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     37795454                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1105684                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            57419792                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20572418                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          19624338                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548259                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             156774407                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            156769546                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         84659990                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        166736709                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547426                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507747                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    127412811                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    149732313                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     14618102                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        19090                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1197860                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    269979284                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554607                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378376                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    215712792     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     19779544      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9286501      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      9190817      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2497982      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5     10699280      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       798552      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       582852      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1430964      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    269979284                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    127412811                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     149732313                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              56945179                       # Number of memory references committed
system.switch_cpus5.commit.loads             37393220                       # Number of loads committed
system.switch_cpus5.commit.membars               9530                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19772458                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        133148585                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1450342                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1430964                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           432898345                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          331162715                       # The number of ROB writes
system.switch_cpus5.timesIdled                5197929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               13934804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          127412811                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            149732313                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    127412811                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.247621                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.247621                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.444915                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.444915                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       776263501                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      182037478                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      196202824                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         19060                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus6.numCycles               286375386                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22330967                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     20148727                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1170126                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8418411                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7987781                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1237129                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        51729                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    236800346                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             140551003                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22330967                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9224910                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27796291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3665583                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5423987                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         13592014                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1176627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    272486860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.933270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       244690569     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          993436      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2026449      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          854023      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4625297      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         4107546      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          800675      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1664880      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12723985      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    272486860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077978                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490793                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       235522383                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6716003                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27695461                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        87226                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2465782                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1961636                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     164822430                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2396                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2465782                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       235758159                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4766709                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1206973                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         27560006                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       729226                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     164738235                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          115                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        309175                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       266126                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         3517                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    193386176                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    775994637                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    775994637                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    171723422                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        21662672                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        19138                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         9660                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1849007                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     38885065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     19676388                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       179583                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       952421                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         164417601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        19197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        158176569                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        80593                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     12534621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     29980681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           99                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    272486860                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580492                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378166                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    216336111     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     16772081      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13805756      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5968521      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7568845      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      7339218      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      4163510      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       327661      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       205157      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    272486860                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         400566     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       3124618     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        90335      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     99215856     62.72%     62.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1381548      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         9474      0.01%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     37935592     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     19634099     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     158176569                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552340                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3615519                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022857                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    592536110                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    176975441                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    156830517                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     161792088                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       284956                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1477394                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          643                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         4028                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       116840                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        14011                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2465782                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        4359866                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       203538                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    164436891                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1541                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     38885065                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     19676388                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         9663                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        139324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           83                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         4028                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       684125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       688840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1372965                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    157069142                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     37807181                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1107427                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   93                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            57439741                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20578618                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          19632560                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548473                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             156835418                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            156830517                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         84687631                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        166819785                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.547640                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507659                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    127463237                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    149791762                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     14660472                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        19098                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1195966                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    270021078                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554741                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378564                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    215736351     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     19784489      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9287900      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      9197249      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2497945      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5     10703297      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       798498      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       582319      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1433030      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    270021078                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    127463237                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     149791762                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              56967198                       # Number of memory references committed
system.switch_cpus6.commit.loads             37407659                       # Number of loads committed
system.switch_cpus6.commit.membars               9534                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19780329                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        133201500                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1450950                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1433030                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           433039892                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          331370595                       # The number of ROB writes
system.switch_cpus6.timesIdled                5196347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               13888526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          127463237                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            149791762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    127463237                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.246729                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.246729                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445091                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445091                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       776550193                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      182105495                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      196309415                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         19068                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus7.numCycles               286375701                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22315258                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     20133680                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1174173                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8901152                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7999666                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1236320                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        52169                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    236838565                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             140421133                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22315258                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9235986                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27780411                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3663128                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5418268                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13596822                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1180763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    272496690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.604582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.932221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       244716279     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          995245      0.37%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2029472      0.74%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          851575      0.31%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4623200      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         4110394      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          805302      0.30%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1660664      0.61%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12704559      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    272496690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077923                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.490339                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       235563408                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6707541                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27679494                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        87250                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2458992                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1960595                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     164671273                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2447                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2458992                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       235797665                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4755991                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1209666                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27545110                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       729261                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     164586703                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          139                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        309160                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       265032                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         6028                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    193214535                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    775275587                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    775275587                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171625644                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        21588879                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        19139                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         9668                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1843590                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     38867253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     19668655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       179907                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       953605                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         164268896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        19199                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        158100180                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        79844                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     12441305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     29593994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    272496690                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580191                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.377610                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    216338474     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     16797594      6.16%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13815403      5.07%     90.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5964397      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7555960      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      7331718      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      4160709      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       327575      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       204860      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    272496690                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         400002     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       3122834     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        90433      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     99166478     62.72%     62.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1378642      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         9468      0.01%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     37920383     23.99%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     19625209     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     158100180                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552073                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3613269                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022854                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    592390163                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    176733427                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    156757497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     161713449                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       286812                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1478608                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          673                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         4034                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       119163                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        14002                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2458992                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        4346931                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       203058                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    164288196                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     38867253                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     19668655                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         9671                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        138902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          111                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         4034                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       689622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       686811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1376433                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    156994439                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     37792831                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1105741                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  101                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            57416188                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20570837                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          19623357                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548211                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             156762354                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            156757497                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         84651509                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        166705027                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547384                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507792                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    127392995                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    149708767                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     14595290                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        19086                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1200299                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    270037698                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554400                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378080                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    215775303     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     19778273      7.32%     87.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9288910      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      9188256      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2498910      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5     10697842      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       798336      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       581904      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1429964      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    270037698                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    127392995                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     149708767                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              56938130                       # Number of memory references committed
system.switch_cpus7.commit.loads             37388638                       # Number of loads committed
system.switch_cpus7.commit.membars               9528                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19769239                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        133127579                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1450034                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1429964                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           432911401                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          331067371                       # The number of ROB writes
system.switch_cpus7.timesIdled                5200459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               13879011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          127392995                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            149708767                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    127392995                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.247971                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.247971                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444846                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444846                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       776212242                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      182023713                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      196158577                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         19056                       # number of misc regfile writes
system.l2.replacements                         167573                       # number of replacements
system.l2.tagsinuse                      32765.166863                       # Cycle average of tags in use
system.l2.total_refs                          2432633                       # Total number of references to valid blocks.
system.l2.sampled_refs                         200338                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.142644                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           151.302953                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.804525                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2592.735934                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.640177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2647.812272                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.258090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3437.439896                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.244150                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1447.762348                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.106428                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1887.225795                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      5.672740                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4370.435012                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      5.575831                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   4359.292066                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      5.448660                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   4377.772308                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            879.872594                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            959.161592                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1053.226204                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            622.331363                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            728.763254                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1055.672229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1062.867654                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1083.742787                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004617                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.079124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.080805                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000191                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.104902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000191                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.044182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000217                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.057594                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000173                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.133375                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000170                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.133035                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.133599                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.026852                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.029271                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.032142                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.018992                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.022240                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.032217                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.032436                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.033073                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999914                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        44969                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46338                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        56745                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        31799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        34415                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        62878                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        62962                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        63079                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  403196                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           139814                       # number of Writeback hits
system.l2.Writeback_hits::total                139814                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1092                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        45053                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46512                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        56897                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        32043                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        34583                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        62968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        63052                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        63169                       # number of demand (read+write) hits
system.l2.demand_hits::total                   404288                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        45053                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46512                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        56897                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        32043                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        34583                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        62968                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        63052                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        63169                       # number of overall hits
system.l2.overall_hits::total                  404288                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17374                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        17033                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        25316                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9551                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        12147                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        28685                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        28643                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        28481                       # number of ReadReq misses
system.l2.ReadReq_misses::total                167540                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17374                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        17034                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        25316                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9569                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        12147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        28685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        28643                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        28481                       # number of demand (read+write) misses
system.l2.demand_misses::total                 167559                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17374                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        17034                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        25316                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9569                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        12147                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        28685                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        28643                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        28481                       # number of overall misses
system.l2.overall_misses::total                167559                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5794132                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2903345389                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6186162                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2889487244                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6430906                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   4264189797                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      7151342                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1620579844                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6702185                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2042705872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5828208                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   4785317792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6281277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4784941443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6045594                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   4751487531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     28092474718                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       161312                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      3159249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3320561                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5794132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2903345389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6186162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2889648556                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6430906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   4264189797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      7151342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1623739093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6702185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2042705872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5828208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   4785317792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6281277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4784941443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6045594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   4751487531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28095795279                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5794132                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2903345389                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6186162                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2889648556                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6430906                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   4264189797                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      7151342                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1623739093                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6702185                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2042705872                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5828208                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   4785317792                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6281277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4784941443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6045594                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   4751487531                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28095795279                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        63371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        82061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        41350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        46562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        91563                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        91605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        91560                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              570736                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       139814                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            139814                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1111                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        63546                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        82213                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        41612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        46730                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        91653                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        91695                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        91650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               571847                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        63546                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        82213                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        41612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        46730                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        91653                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        91695                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        91650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              571847                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.278684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.268782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.308502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.936170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.230979                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.260878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.313282                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.312679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.311064                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.293551                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.005714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.068702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017102                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.278309                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.268058                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.307932                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.936170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.229958                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.259940                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.312974                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.312373                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.310758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293014                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.278309                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.268058                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.307932                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.936170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.229958                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.259940                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.312974                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.312373                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.310758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293014                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 160948.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167108.632957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 162793.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169640.535666                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 169234.368421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168438.528875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 162530.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 169676.457334                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 163467.926829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 168165.462419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 157519.135135                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 166823.001290                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 161058.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 167054.479035                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 163394.432432                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 166830.080791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167676.224890                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       161312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 175513.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 174766.368421                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 160948.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167108.632957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 162793.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169640.046730                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 169234.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168438.528875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 162530.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 169687.437872                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 163467.926829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 168165.462419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 157519.135135                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 166823.001290                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 161058.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 167054.479035                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 163394.432432                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 166830.080791                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167677.028861                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 160948.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167108.632957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 162793.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169640.046730                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 169234.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168438.528875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 162530.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 169687.437872                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 163467.926829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 168165.462419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 157519.135135                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 166823.001290                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 161058.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 167054.479035                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 163394.432432                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 166830.080791                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167677.028861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                44689                       # number of writebacks
system.l2.writebacks::total                     44689                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17374                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        17033                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        25316                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        12147                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        28685                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        28643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        28481                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           167540                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        17034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        25316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        12147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        28685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        28643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        28481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            167559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        17034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        25316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        12147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        28685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        28643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        28481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           167559                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3699573                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1891024574                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3976206                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1897339718                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4218866                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2789709455                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4588737                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1064334632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4314305                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1335239159                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3673799                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   3115091593                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4012467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   3117298224                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3891583                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   3093301966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  18335714857                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       102623                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      2111559                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2214182                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3699573                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1891024574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3976206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1897442341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4218866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2789709455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4588737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1066446191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4314305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1335239159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3673799                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   3115091593                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4012467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   3117298224                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3891583                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   3093301966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18337929039                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3699573                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1891024574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3976206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1897442341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4218866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2789709455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4588737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1066446191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4314305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1335239159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3673799                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   3115091593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4012467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   3117298224                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3891583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   3093301966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18337929039                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.268782                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.308502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.230979                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.260878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.313282                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.312679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.311064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.293551                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.068702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017102                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.278309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.268058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.307932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.936170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.229958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.259940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.312974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.312373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.310758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.293014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.278309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.268058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.307932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.936170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.229958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.259940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.312974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.312373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.310758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293014                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102765.916667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108842.211005                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       104637                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111391.987201                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 111022.789474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110195.506992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 104289.477273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 111436.983771                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 105226.951220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 109923.368651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 99291.864865                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 108596.534530                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 102883.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 108832.811647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 105177.918919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 108609.317299                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109440.819249                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       102623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 117308.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116535.894737                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 102765.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108842.211005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       104637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111391.472408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 111022.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 110195.506992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 104289.477273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 111448.029157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 105226.951220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 109923.368651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 99291.864865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 108596.534530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 102883.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 108832.811647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 105177.918919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 108609.317299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109441.623780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 102765.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108842.211005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       104637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111391.472408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 111022.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 110195.506992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 104289.477273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 111448.029157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 105226.951220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 109923.368651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 99291.864865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 108596.534530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 102883.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 108832.811647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 105177.918919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 108609.317299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109441.623780                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               559.840218                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013970736                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1797820.453901                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    35.610534                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   524.229684                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.057068                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.840112                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897180                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13938467                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13938467                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13938467                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13938467                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13938467                       # number of overall hits
system.cpu0.icache.overall_hits::total       13938467                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7336667                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7336667                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7336667                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7336667                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7336667                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7336667                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13938511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13938511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13938511                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13938511                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13938511                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13938511                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 166742.431818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166742.431818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 166742.431818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166742.431818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 166742.431818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166742.431818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6228149                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6228149                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6228149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6228149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6228149                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6228149                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168328.351351                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168328.351351                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168328.351351                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168328.351351                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168328.351351                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168328.351351                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62427                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243202808                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62683                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3879.884626                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.106842                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.893158                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.781667                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.218333                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20493412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20493412                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9315                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9315                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9257                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9257                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24440224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24440224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24440224                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24440224                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       212025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       212025                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       212436                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        212436                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       212436                       # number of overall misses
system.cpu0.dcache.overall_misses::total       212436                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23081553095                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23081553095                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35800062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35800062                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23117353157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23117353157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23117353157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23117353157                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20705437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20705437                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24652660                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24652660                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24652660                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24652660                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010240                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010240                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008617                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008617                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008617                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008617                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108862.412899                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108862.412899                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87104.773723                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87104.773723                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108820.318388                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108820.318388                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108820.318388                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108820.318388                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8151                       # number of writebacks
system.cpu0.dcache.writebacks::total             8151                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       149682                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       149682                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150009                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150009                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150009                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150009                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62343                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62343                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62427                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62427                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6057878509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6057878509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5567244                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5567244                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6063445753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6063445753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6063445753                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6063445753                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97170.147555                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97170.147555                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66276.714286                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66276.714286                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97128.578227                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97128.578227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97128.578227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97128.578227                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.868881                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088423362                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2089104.341651                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.868881                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059085                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831521                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13755535                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13755535                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13755535                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13755535                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13755535                       # number of overall hits
system.cpu1.icache.overall_hits::total       13755535                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7627525                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7627525                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7627525                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7627525                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7627525                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7627525                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13755582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13755582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13755582                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13755582                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13755582                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13755582                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162287.765957                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162287.765957                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162287.765957                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162287.765957                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162287.765957                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162287.765957                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6598244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6598244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6598244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6598244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6598244                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6598244                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169185.743590                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169185.743590                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169185.743590                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169185.743590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169185.743590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169185.743590                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 63546                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186292342                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 63802                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2919.851133                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.255281                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.744719                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915060                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084940                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9697552                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9697552                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8202720                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8202720                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19934                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19934                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18878                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18878                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17900272                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17900272                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17900272                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17900272                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       216099                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       216099                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3916                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3916                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       220015                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        220015                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       220015                       # number of overall misses
system.cpu1.dcache.overall_misses::total       220015                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26635545793                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26635545793                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    491642014                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    491642014                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27127187807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27127187807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27127187807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27127187807                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9913651                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9913651                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8206636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8206636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18878                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18878                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18120287                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18120287                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18120287                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18120287                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021798                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000477                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012142                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123256.219571                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123256.219571                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 125546.990296                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125546.990296                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123296.992510                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123296.992510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123296.992510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123296.992510                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       110724                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       110724                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24538                       # number of writebacks
system.cpu1.dcache.writebacks::total            24538                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       152728                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       152728                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3741                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3741                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       156469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       156469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       156469                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       156469                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        63371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63371                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          175                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        63546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        63546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        63546                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        63546                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6138949234                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6138949234                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     11641254                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     11641254                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6150590488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6150590488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6150590488                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6150590488                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003507                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003507                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003507                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003507                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96873.163340                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96873.163340                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66521.451429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66521.451429                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 96789.577440                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96789.577440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 96789.577440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96789.577440                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               528.025405                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1093089450                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2066331.663516                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.025405                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060938                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.846195                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13902973                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13902973                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13902973                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13902973                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13902973                       # number of overall hits
system.cpu2.icache.overall_hits::total       13902973                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9021759                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9021759                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9021759                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9021759                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9021759                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9021759                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13903027                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13903027                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13903027                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13903027                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13903027                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13903027                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 167069.611111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 167069.611111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 167069.611111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 167069.611111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 167069.611111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 167069.611111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6909190                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6909190                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6909190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6909190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6909190                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6909190                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 177158.717949                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 177158.717949                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 177158.717949                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 177158.717949                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 177158.717949                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 177158.717949                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 82213                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               194787634                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 82469                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2361.949751                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.379759                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.620241                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915546                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084454                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9638784                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9638784                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7988264                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7988264                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22282                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22282                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18638                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18638                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17627048                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17627048                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17627048                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17627048                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       209094                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       209094                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          915                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          915                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       210009                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        210009                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       210009                       # number of overall misses
system.cpu2.dcache.overall_misses::total       210009                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  24017278674                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  24017278674                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     77588207                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     77588207                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  24094866881                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  24094866881                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  24094866881                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  24094866881                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9847878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9847878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7989179                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7989179                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18638                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18638                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17837057                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17837057                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17837057                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17837057                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021232                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021232                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011774                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011774                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011774                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011774                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114863.547849                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114863.547849                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84795.854645                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84795.854645                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114732.544229                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114732.544229                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114732.544229                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114732.544229                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13059                       # number of writebacks
system.cpu2.dcache.writebacks::total            13059                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       127033                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       127033                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          763                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       127796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       127796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       127796                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       127796                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        82061                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        82061                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          152                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        82213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        82213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        82213                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        82213                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8275902780                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8275902780                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9961089                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9961089                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8285863869                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8285863869                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8285863869                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8285863869                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008333                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008333                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004609                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004609                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004609                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004609                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100850.620636                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100850.620636                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65533.480263                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65533.480263                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100785.324328                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100785.324328                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100785.324328                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100785.324328                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               497.462729                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1090174553                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2171662.456175                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.462729                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068049                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.797216                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14050539                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14050539                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14050539                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14050539                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14050539                       # number of overall hits
system.cpu3.icache.overall_hits::total       14050539                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total           59                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9879748                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9879748                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9879748                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9879748                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9879748                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9879748                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14050598                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14050598                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14050598                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14050598                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14050598                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14050598                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 167453.355932                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 167453.355932                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 167453.355932                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 167453.355932                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 167453.355932                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 167453.355932                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           47                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           47                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           47                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7829087                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7829087                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7829087                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7829087                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7829087                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7829087                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166576.319149                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166576.319149                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166576.319149                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166576.319149                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166576.319149                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166576.319149                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 41612                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               177944889                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 41868                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4250.140656                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.463446                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.536554                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911967                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088033                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     11222281                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11222281                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8329390                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8329390                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        21672                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        21672                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        20229                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        20229                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     19551671                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        19551671                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     19551671                       # number of overall hits
system.cpu3.dcache.overall_hits::total       19551671                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       106523                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       106523                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2638                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2638                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       109161                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        109161                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       109161                       # number of overall misses
system.cpu3.dcache.overall_misses::total       109161                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10808257573                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10808257573                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    187703172                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    187703172                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10995960745                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10995960745                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10995960745                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10995960745                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11328804                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11328804                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8332028                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8332028                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        21672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        21672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        20229                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        20229                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     19660832                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     19660832                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     19660832                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     19660832                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009403                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009403                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000317                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000317                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005552                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005552                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005552                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005552                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101464.074172                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101464.074172                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 71153.590599                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 71153.590599                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 100731.586785                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100731.586785                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 100731.586785                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100731.586785                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       246798                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 61699.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9420                       # number of writebacks
system.cpu3.dcache.writebacks::total             9420                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        65173                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        65173                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2376                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2376                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        67549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        67549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        67549                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        67549                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        41350                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        41350                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          262                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        41612                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        41612                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        41612                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        41612                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3810015669                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3810015669                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     21306707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     21306707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3831322376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3831322376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3831322376                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3831322376                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002116                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002116                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92140.644958                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92140.644958                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 81323.309160                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 81323.309160                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92072.536191                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92072.536191                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92072.536191                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92072.536191                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.000874                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1087084582                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2098618.884170                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.000874                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067309                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828527                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13949045                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13949045                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13949045                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13949045                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13949045                       # number of overall hits
system.cpu4.icache.overall_hits::total       13949045                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           53                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           53                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           53                       # number of overall misses
system.cpu4.icache.overall_misses::total           53                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8772018                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8772018                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8772018                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8772018                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8772018                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8772018                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13949098                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13949098                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13949098                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13949098                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13949098                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13949098                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165509.773585                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165509.773585                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165509.773585                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165509.773585                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165509.773585                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165509.773585                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7286733                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7286733                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7286733                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7286733                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7286733                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7286733                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169458.906977                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169458.906977                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169458.906977                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169458.906977                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169458.906977                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169458.906977                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 46730                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               179930757                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 46986                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3829.454667                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.497339                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.502661                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912099                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087901                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9610302                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9610302                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8089402                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8089402                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        20707                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        20707                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        19477                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        19477                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17699704                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17699704                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17699704                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17699704                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       149572                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       149572                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          979                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          979                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       150551                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        150551                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       150551                       # number of overall misses
system.cpu4.dcache.overall_misses::total       150551                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  17454437378                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  17454437378                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     82941926                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     82941926                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  17537379304                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  17537379304                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  17537379304                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  17537379304                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9759874                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9759874                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8090381                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8090381                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        20707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        20707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        19477                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        19477                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17850255                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17850255                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17850255                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17850255                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015325                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015325                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000121                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008434                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008434                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008434                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008434                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 116695.888121                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 116695.888121                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84721.068437                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84721.068437                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 116487.962910                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 116487.962910                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 116487.962910                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 116487.962910                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10111                       # number of writebacks
system.cpu4.dcache.writebacks::total            10111                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       103010                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       103010                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          811                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          811                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       103821                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       103821                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       103821                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       103821                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        46562                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        46562                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          168                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          168                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        46730                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        46730                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        46730                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        46730                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4435009133                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4435009133                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10958275                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10958275                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4445967408                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4445967408                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4445967408                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4445967408                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95249.541106                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95249.541106                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65227.827381                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65227.827381                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 95141.609416                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 95141.609416                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 95141.609416                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 95141.609416                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               577.703219                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1121119789                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1929638.191050                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    36.678002                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.025218                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.058779                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867028                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.925806                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13592471                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13592471                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13592471                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13592471                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13592471                       # number of overall hits
system.cpu5.icache.overall_hits::total       13592471                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7997246                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7997246                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7997246                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7997246                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7997246                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7997246                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13592520                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13592520                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13592520                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13592520                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13592520                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13592520                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 163209.102041                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 163209.102041                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 163209.102041                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 163209.102041                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 163209.102041                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 163209.102041                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6434492                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6434492                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6434492                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6434492                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6434492                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6434492                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 169328.736842                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 169328.736842                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 169328.736842                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 169328.736842                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 169328.736842                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 169328.736842                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 91653                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               490428557                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 91909                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5336.023208                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.916416                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.083584                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437174                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562826                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     35671766                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       35671766                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     19532318                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      19532318                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         9537                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         9537                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         9530                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         9530                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     55204084                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        55204084                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     55204084                       # number of overall hits
system.cpu5.dcache.overall_hits::total       55204084                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       321219                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       321219                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          298                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          298                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       321517                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        321517                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       321517                       # number of overall misses
system.cpu5.dcache.overall_misses::total       321517                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  36362811156                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  36362811156                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     26388742                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     26388742                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  36389199898                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  36389199898                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  36389199898                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  36389199898                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     35992985                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     35992985                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     19532616                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     19532616                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         9537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         9537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         9530                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         9530                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     55525601                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     55525601                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     55525601                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     55525601                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008924                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008924                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005790                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005790                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005790                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005790                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 113202.553884                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113202.553884                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 88552.825503                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 88552.825503                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113179.707132                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113179.707132                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113179.707132                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113179.707132                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        25777                       # number of writebacks
system.cpu5.dcache.writebacks::total            25777                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       229656                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       229656                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          208                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          208                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       229864                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       229864                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       229864                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       229864                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        91563                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        91563                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           90                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        91653                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        91653                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        91653                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        91653                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   9419079095                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9419079095                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      6484744                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      6484744                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   9425563839                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9425563839                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   9425563839                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9425563839                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001651                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001651                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 102869.926663                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 102869.926663                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72052.711111                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72052.711111                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 102839.665248                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 102839.665248                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 102839.665248                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 102839.665248                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               578.791472                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1121119280                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1923017.632933                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.652315                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.139156                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061943                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.865608                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.927550                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13591962                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13591962                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13591962                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13591962                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13591962                       # number of overall hits
system.cpu6.icache.overall_hits::total       13591962                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8812696                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8812696                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8812696                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8812696                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8812696                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8812696                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13592014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13592014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13592014                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13592014                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13592014                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13592014                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 169474.923077                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 169474.923077                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 169474.923077                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 169474.923077                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 169474.923077                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 169474.923077                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6941021                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6941021                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6941021                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6941021                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6941021                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6941021                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 173525.525000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 173525.525000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 173525.525000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 173525.525000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 173525.525000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 173525.525000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 91694                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               490447043                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 91950                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5333.844948                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.916445                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.083555                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437174                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562826                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     35682667                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       35682667                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     19539890                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      19539890                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         9546                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         9546                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         9534                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         9534                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     55222557                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        55222557                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     55222557                       # number of overall hits
system.cpu6.dcache.overall_hits::total       55222557                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       321738                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       321738                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          298                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          298                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       322036                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        322036                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       322036                       # number of overall misses
system.cpu6.dcache.overall_misses::total       322036                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  36428433315                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  36428433315                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     26567244                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     26567244                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  36455000559                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  36455000559                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  36455000559                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  36455000559                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     36004405                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     36004405                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     19540188                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     19540188                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         9546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         9546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         9534                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         9534                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     55544593                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     55544593                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     55544593                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     55544593                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008936                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008936                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005798                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005798                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005798                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005798                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113223.906766                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113223.906766                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 89151.825503                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 89151.825503                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113201.631367                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113201.631367                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113201.631367                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113201.631367                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        24943                       # number of writebacks
system.cpu6.dcache.writebacks::total            24943                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       230133                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       230133                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          208                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          208                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       230341                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       230341                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       230341                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       230341                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        91605                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        91605                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           90                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        91695                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        91695                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        91695                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        91695                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9422138885                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9422138885                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      6509535                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      6509535                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9428648420                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9428648420                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9428648420                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9428648420                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001651                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001651                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 102856.163801                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 102856.163801                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72328.166667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72328.166667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 102826.200120                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 102826.200120                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 102826.200120                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 102826.200120                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               578.378307                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1121124091                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1929645.595525                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.319286                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.059021                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059807                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867082                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.926888                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13596773                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13596773                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13596773                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13596773                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13596773                       # number of overall hits
system.cpu7.icache.overall_hits::total       13596773                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8145103                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8145103                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8145103                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8145103                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8145103                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8145103                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13596822                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13596822                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13596822                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13596822                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13596822                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13596822                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 166226.591837                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 166226.591837                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 166226.591837                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 166226.591837                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 166226.591837                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 166226.591837                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6581991                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6581991                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6581991                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6581991                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6581991                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6581991                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 173210.289474                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 173210.289474                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 173210.289474                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 173210.289474                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 173210.289474                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 173210.289474                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 91650                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               490422879                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 91906                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5336.135606                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.916300                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.083700                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437173                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562827                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     35668554                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       35668554                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     19529853                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      19529853                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         9538                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         9538                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         9528                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         9528                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     55198407                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        55198407                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     55198407                       # number of overall hits
system.cpu7.dcache.overall_hits::total       55198407                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       320625                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       320625                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          300                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       320925                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        320925                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       320925                       # number of overall misses
system.cpu7.dcache.overall_misses::total       320925                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  36261527708                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  36261527708                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     26335534                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     26335534                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  36287863242                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  36287863242                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  36287863242                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  36287863242                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     35989179                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     35989179                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     19530153                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     19530153                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         9538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         9538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         9528                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         9528                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     55519332                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     55519332                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     55519332                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     55519332                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008909                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008909                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005780                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005780                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005780                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005780                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113096.382715                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113096.382715                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 87785.113333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 87785.113333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113072.721795                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113072.721795                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113072.721795                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113072.721795                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        23815                       # number of writebacks
system.cpu7.dcache.writebacks::total            23815                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       229065                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       229065                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          210                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          210                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       229275                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       229275                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       229275                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       229275                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        91560                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        91560                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           90                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        91650                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        91650                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        91650                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        91650                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   9393056401                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   9393056401                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      6382970                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6382970                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   9399439371                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   9399439371                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   9399439371                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   9399439371                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001651                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001651                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 102589.082580                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 102589.082580                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 70921.888889                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70921.888889                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 102557.985499                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 102557.985499                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 102557.985499                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 102557.985499                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
