// Seed: 732441811
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  reg id_4;
  reg id_5;
  always
    wait (id_2) begin
      if (1) id_5 <= id_4;
    end
  logic id_6 = (id_6);
endmodule
module module_1 (
    input  integer id_1,
    output logic   id_2
);
  logic id_3, id_4 = 1 | id_3, id_5;
  assign id_4 = id_3 & (id_3);
  logic id_6 = id_4 >= 1;
  assign id_5 = 1;
endmodule
