<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='244' type='llvm::MachineInstrBuilder llvm::R600InstrInfo::buildIndirectWrite(llvm::MachineBasicBlock * MBB, MachineBasicBlock::iterator I, unsigned int ValueReg, unsigned int Address, unsigned int OffsetReg) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='241'>/// Build instruction(s) for an indirect register write.
  ///
  /// \returns The instruction that performs the indirect register write</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1060' u='c' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1114' ll='1119' type='llvm::MachineInstrBuilder llvm::R600InstrInfo::buildIndirectWrite(llvm::MachineBasicBlock * MBB, MachineBasicBlock::iterator I, unsigned int ValueReg, unsigned int Address, unsigned int OffsetReg) const'/>
