#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jul  4 14:07:40 2024
# Process ID: 4012154
# Current directory: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_util_vector_logic_2_1_synth_1
# Command line: vivado -log top_block_util_vector_logic_2_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_util_vector_logic_2_1.tcl
# Log file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_util_vector_logic_2_1_synth_1/top_block_util_vector_logic_2_1.vds
# Journal file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_util_vector_logic_2_1_synth_1/vivado.jou
# Running On: e16fpga01, OS: Linux, CPU Frequency: 4500.000 MHz, CPU Physical cores: 32, Host memory: 66513 MB
#-----------------------------------------------------------
source top_block_util_vector_logic_2_1.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_util_vector_logic_2_1
Command: synth_design -top top_block_util_vector_logic_2_1 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4012511
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2148.188 ; gain = 365.727 ; free physical = 597 ; free virtual = 28443
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.464; parent = 1216.401; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3121.809; parent = 2152.160; children = 969.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_2_1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_2_1/synth/top_block_util_vector_logic_2_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_2_1' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_2_1/synth/top_block_util_vector_logic_2_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2219.125 ; gain = 436.664 ; free physical = 1074 ; free virtual = 26703
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.464; parent = 1216.401; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.777; parent = 2219.129; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2233.969 ; gain = 451.508 ; free physical = 785 ; free virtual = 26414
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.464; parent = 1216.401; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3203.621; parent = 2233.973; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2233.969 ; gain = 451.508 ; free physical = 761 ; free virtual = 26390
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.464; parent = 1216.401; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3203.621; parent = 2233.973; children = 969.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.969 ; gain = 0.000 ; free physical = 625 ; free virtual = 26197
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.906 ; gain = 0.000 ; free physical = 1224 ; free virtual = 25880
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.906 ; gain = 0.000 ; free physical = 1231 ; free virtual = 25886
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2306.906 ; gain = 524.445 ; free physical = 916 ; free virtual = 24603
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.464; parent = 1216.401; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.543; parent = 2274.895; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2306.906 ; gain = 524.445 ; free physical = 751 ; free virtual = 24439
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.464; parent = 1216.401; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.543; parent = 2274.895; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2306.906 ; gain = 524.445 ; free physical = 685 ; free virtual = 24366
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.464; parent = 1216.401; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.543; parent = 2274.895; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2306.906 ; gain = 524.445 ; free physical = 671 ; free virtual = 24160
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.464; parent = 1216.401; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.543; parent = 2274.895; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2306.906 ; gain = 524.445 ; free physical = 830 ; free virtual = 23738
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.464; parent = 1216.401; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3244.543; parent = 2274.895; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.430 ; gain = 620.969 ; free physical = 716 ; free virtual = 22853
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.621; parent = 1382.025; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3373.082; parent = 2403.434; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.430 ; gain = 620.969 ; free physical = 749 ; free virtual = 22859
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.628; parent = 1382.032; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3373.082; parent = 2403.434; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2422.461 ; gain = 640.000 ; free physical = 806 ; free virtual = 22919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.771; parent = 1382.177; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3392.113; parent = 2422.465; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.398 ; gain = 645.938 ; free physical = 1078 ; free virtual = 22815
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.864; parent = 1382.177; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3398.051; parent = 2428.402; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.398 ; gain = 645.938 ; free physical = 1088 ; free virtual = 22825
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.864; parent = 1382.177; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3398.051; parent = 2428.402; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.398 ; gain = 645.938 ; free physical = 1145 ; free virtual = 22877
Synthesis current peak Physical Memory [PSS] (MB): peak = 1502.125; parent = 1382.177; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3398.051; parent = 2428.402; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.398 ; gain = 645.938 ; free physical = 1260 ; free virtual = 22996
Synthesis current peak Physical Memory [PSS] (MB): peak = 1502.125; parent = 1382.177; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3398.051; parent = 2428.402; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.398 ; gain = 645.938 ; free physical = 1249 ; free virtual = 22987
Synthesis current peak Physical Memory [PSS] (MB): peak = 1502.125; parent = 1382.177; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3398.051; parent = 2428.402; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.398 ; gain = 645.938 ; free physical = 1176 ; free virtual = 22919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1502.135; parent = 1382.177; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3398.051; parent = 2428.402; children = 969.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.398 ; gain = 645.938 ; free physical = 1125 ; free virtual = 22876
Synthesis current peak Physical Memory [PSS] (MB): peak = 1502.170; parent = 1382.177; children = 243.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3398.051; parent = 2428.402; children = 969.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2428.398 ; gain = 573.000 ; free physical = 1117 ; free virtual = 22867
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2428.406 ; gain = 645.938 ; free physical = 1229 ; free virtual = 22986
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.336 ; gain = 0.000 ; free physical = 1381 ; free virtual = 23143
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.117 ; gain = 0.000 ; free physical = 1436 ; free virtual = 23204
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6db29bab
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2458.117 ; gain = 1164.582 ; free physical = 1550 ; free virtual = 23322
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_util_vector_logic_2_1_synth_1/top_block_util_vector_logic_2_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_block_util_vector_logic_2_1, cache-ID = 608556a1d3ce36d4
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_util_vector_logic_2_1_synth_1/top_block_util_vector_logic_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_util_vector_logic_2_1_utilization_synth.rpt -pb top_block_util_vector_logic_2_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  4 14:08:07 2024...
