# do hw1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:21 on Sep 08,2021
# vlog -work work hw1.vo 
# -- Compiling module hw1
# 
# Top level modules:
# 	hw1
# End time: 19:00:21 on Sep 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:21 on Sep 08,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module hw1_vlg_vec_tst
# 
# Top level modules:
# 	hw1_vlg_vec_tst
# End time: 19:00:22 on Sep 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.hw1_vlg_vec_tst 
# Start time: 19:00:22 on Sep 08,2021
# Loading work.hw1_vlg_vec_tst
# Loading work.hw1
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#23
# ** Note: $finish    : Waveform.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /hw1_vlg_vec_tst
# End time: 19:00:23 on Sep 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
