module MAR(
				input logic Clk,Reset,
				input logic[15:0] data_in,
				output logic[15:0] data_out
);



endmodule
