# fulladder
System Verilog code for full adder

One bit Full adder
![image](https://user-images.githubusercontent.com/105577059/226890010-31b756fd-0218-4ced-9416-c1e8d88a2ea2.png)
