# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim -onfinish stop -gui work.top_tb +notimingchecks
# vsim -onfinish stop -gui work.top_tb "+notimingchecks" 
# Start time: 08:42:20 on Dec 07,2024
# Loading sv_std.std
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
run -all
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(103)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 103
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v failed with 2 errors.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 1 failed with 2 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
add wave -position end sim:/top_tb/CPU/t1/CT/*
run -all
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           0 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(153)
#    Time: 500 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 153
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 100
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'im'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/im File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 27
# ** Error: (vsim-3063) Port 'w_en' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/im File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 27
# ** Error: (vsim-3063) Port 'address' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/im File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 27
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(27): [TFMPC] - Missing connection for port 'rden'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(27): [TFMPC] - Missing connection for port 'wren'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(27): [TFMPC] - Missing connection for port 'rdaddress'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(27): [TFMPC] - Missing connection for port 'wraddress'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 35
# ** Error: (vsim-3063) Port 'w_en' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 35
# ** Error: (vsim-3063) Port 'address' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 35
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(35): [TFMPC] - Missing connection for port 'rden'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(35): [TFMPC] - Missing connection for port 'wren'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(35): [TFMPC] - Missing connection for port 'rdaddress'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(35): [TFMPC] - Missing connection for port 'wraddress'.
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim -onfinish stop -gui +notimingchecks work.top_tb
# vsim -onfinish stop -gui "+notimingchecks" work.top_tb 
# Start time: 08:42:20 on Dec 07,2024
# Loading sv_std.std
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 100
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'im'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/im File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 27
# ** Error: (vsim-3063) Port 'w_en' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/im File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 27
# ** Error: (vsim-3063) Port 'address' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/im File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 27
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(27): [TFMPC] - Missing connection for port 'rden'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(27): [TFMPC] - Missing connection for port 'wren'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(27): [TFMPC] - Missing connection for port 'rdaddress'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(27): [TFMPC] - Missing connection for port 'wraddress'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dm'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 35
# ** Error: (vsim-3063) Port 'w_en' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 35
# ** Error: (vsim-3063) Port 'address' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/dm File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v Line: 35
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(35): [TFMPC] - Missing connection for port 'rden'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(35): [TFMPC] - Missing connection for port 'wren'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(35): [TFMPC] - Missing connection for port 'rdaddress'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/CPU.v(35): [TFMPC] - Missing connection for port 'wraddress'.
# Error loading design
# End time: 09:19:45 on Dec 07,2024, Elapsed time: 0:37:25
# Errors: 8, Warnings: 30
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim -onfinish stop -gui +notimingchecks work.top_tb
# vsim -onfinish stop -gui "+notimingchecks" work.top_tb 
# Start time: 09:21:00 on Dec 07,2024
# Loading sv_std.std
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 100
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
run -all
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(103)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 103
# WARNING: No extended dataflow license exists
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 100
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(103)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 103
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 100
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(103)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 103
# Compile of Adder.v was successful.
# Compile of ALU.v failed with 1 errors.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 1 failed with 1 error.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 100
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(103)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 103
add wave -position end sim:/top_tb/CPU/t1/CT/*
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 100
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(103)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 103
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 100
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(100): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(103)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 103
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 103
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(103): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(103)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 103
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 63
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPU'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 28
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(28): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 137
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#136 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 138
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(103)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 103
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 65
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPU'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 28
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(28): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 139
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#138 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 139
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#138 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(105)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 105
add wave -position end sim:/top_tb/CPU/*
add wave -position end sim:/top_tb/CPU/t1/*
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 65
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CPU'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 28
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(28): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 139
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#138 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 139
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#138 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(105)
#    Time: 290115 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 105
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Error: (vsim-3063) Port 'waitomg' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
vsim -onfinish stop -gui +notimingchecks work.top_tb
# vsim -onfinish stop -gui "+notimingchecks" work.top_tb 
# Start time: 09:21:00 on Dec 07,2024
# Loading sv_std.std
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Error: (vsim-3063) Port 'waitomg' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# Error loading design
# End time: 10:31:17 on Dec 07,2024, Elapsed time: 1:10:17
# Errors: 2, Warnings: 9
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim -onfinish stop -gui +notimingchecks work.top_tb
# vsim -onfinish stop -gui "+notimingchecks" work.top_tb 
# Start time: 10:31:36 on Dec 07,2024
# Loading sv_std.std
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Error: (vsim-3063) Port 'waitimg' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 28
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# Error loading design
# End time: 10:31:36 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 6
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim -onfinish stop -gui +notimingchecks work.top_tb
# vsim -onfinish stop -gui "+notimingchecks" work.top_tb 
# Start time: 10:31:54 on Dec 07,2024
# Loading sv_std.std
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(156)
#    Time: 500 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 156
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(156)
#    Time: 500 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 156
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 142
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#140 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#140 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 142
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(157)
#    Time: 500 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 157
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 67
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 142
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#140 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#140 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 142
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(157)
#    Time: 500 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 157
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 70
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
# 
# Done
# 
# DM['h9000] = fffffff0, pass
# DM['h9004] = fffffff8, pass
# DM['h9008] = 00000008, pass
# DM['h900c] = 00000001, pass
# DM['h9010] = 00000001, pass
# DM['h9014] = 78787878, pass
# DM['h9018] = 000091a2, pass
# DM['h901c] = 00000003, pass
# DM['h9020] = fefcfefd, pass
# DM['h9024] = 10305070, pass
# DM['h9028] = cccccccc, pass
# DM['h902c] = ffffffcc, pass
# DM['h9030] = ffffcccc, pass
# DM['h9034] = 000000cc, pass
# DM['h9038] = 0000cccc, pass
# DM['h903c] = 00000d9d, pass
# DM['h9040] = 00000004, pass
# DM['h9044] = 00000003, pass
# DM['h9048] = 000001a6, pass
# DM['h904c] = 00000ec6, pass
# DM['h9050] = 2468b7a8, pass
# DM['h9054] = 5dbf9f00, pass
# DM['h9058] = 00012b38, pass
# DM['h905c] = 0bb417c7, expect = fa2817b7
# DM['h9060] = ff000000, pass
# DM['h9064] = 12345678, pass
# DM['h9068] = 0000f000, pass
# DM['h906c] = 00000f00, pass
# DM['h9070] = 000000f0, pass
# DM['h9074] = 0000000f, pass
# DM['h9078] = 56780000, pass
# DM['h907c] = 78000000, pass
# DM['h9080] = 00005678, pass
# DM['h9084] = 00000078, pass
# DM['h9088] = 12345678, pass
# DM['h908c] = ce780000, pass
# DM['h9090] = fffff000, pass
# DM['h9094] = fffff000, pass
# DM['h9098] = fffff000, pass
# DM['h909c] = fffff000, pass
# DM['h90a0] = fffff000, pass
# DM['h90a4] = fffff000, pass
# DM['h90a8] = 13579d7c, pass
# DM['h90ac] = 13578000, pass
# DM['h90b0] = fffff004, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           1 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(110)
#    Time: 7040 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 110
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 70
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
# 
# Done
# 
# DM['h9000] = fffffff0, pass
# DM['h9004] = fffffff8, pass
# DM['h9008] = 00000008, pass
# DM['h900c] = 00000001, pass
# DM['h9010] = 00000001, pass
# DM['h9014] = 78787878, pass
# DM['h9018] = 000091a2, pass
# DM['h901c] = 00000003, pass
# DM['h9020] = fefcfefd, pass
# DM['h9024] = 10305070, pass
# DM['h9028] = cccccccc, pass
# DM['h902c] = ffffffcc, pass
# DM['h9030] = ffffcccc, pass
# DM['h9034] = 000000cc, pass
# DM['h9038] = 0000cccc, pass
# DM['h903c] = 00000d9d, pass
# DM['h9040] = 00000004, pass
# DM['h9044] = 00000003, pass
# DM['h9048] = 000001a6, pass
# DM['h904c] = 00000ec6, pass
# DM['h9050] = 2468b7a8, pass
# DM['h9054] = 5dbf9f00, pass
# DM['h9058] = 00012b38, pass
# DM['h905c] = 0bb417c7, expect = fa2817b7
# DM['h9060] = ff000000, pass
# DM['h9064] = 12345678, pass
# DM['h9068] = 0000f000, pass
# DM['h906c] = 00000f00, pass
# DM['h9070] = 000000f0, pass
# DM['h9074] = 0000000f, pass
# DM['h9078] = 56780000, pass
# DM['h907c] = 78000000, pass
# DM['h9080] = 00005678, pass
# DM['h9084] = 00000078, pass
# DM['h9088] = 12345678, pass
# DM['h908c] = ce780000, pass
# DM['h9090] = fffff000, pass
# DM['h9094] = fffff000, pass
# DM['h9098] = fffff000, pass
# DM['h909c] = fffff000, pass
# DM['h90a0] = fffff000, pass
# DM['h90a4] = fffff000, pass
# DM['h90a8] = 13579d7c, pass
# DM['h90ac] = 13578000, pass
# DM['h90b0] = fffff004, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           1 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(110)
#    Time: 6960 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 110
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 70
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(110)
#    Time: 290110 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 110
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv failed with 1 errors.
# 22 compiles, 1 failed with 1 error.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 70
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(110)
#    Time: 290190 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 110
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 70
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(160)
#    Time: 500 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 160
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 70
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 28.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'waiting'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(160)
#    Time: 30 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 160
add wave -position 0 sim:/top_tb/CPU/t1/regfile/*
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v failed with 4 errors.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 1 failed with 4 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 70
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
# 
# Done
# 
# DM['h9000] = fffffff0, pass
# DM['h9004] = fffffff8, pass
# DM['h9008] = 00000008, pass
# DM['h900c] = 00000001, pass
# DM['h9010] = 00000001, pass
# DM['h9014] = 78787878, pass
# DM['h9018] = 000091a2, pass
# DM['h901c] = 00000003, pass
# DM['h9020] = fefcfefd, pass
# DM['h9024] = 10305070, pass
# DM['h9028] = cccccccc, pass
# DM['h902c] = ffffffcc, pass
# DM['h9030] = ffffcccc, pass
# DM['h9034] = 000000cc, pass
# DM['h9038] = 0000cccc, pass
# DM['h903c] = 00000d9d, pass
# DM['h9040] = 00000004, pass
# DM['h9044] = 00000003, pass
# DM['h9048] = 000001a6, pass
# DM['h904c] = 00000ec6, pass
# DM['h9050] = 2468b7a8, pass
# DM['h9054] = 5dbf9f00, pass
# DM['h9058] = 00012b38, pass
# DM['h905c] = 0bb417c7, expect = fa2817b7
# DM['h9060] = ff000000, pass
# DM['h9064] = 12345678, pass
# DM['h9068] = 0000f000, pass
# DM['h906c] = 00000f00, pass
# DM['h9070] = 000000f0, pass
# DM['h9074] = 0000000f, pass
# DM['h9078] = 56780000, pass
# DM['h907c] = 78000000, pass
# DM['h9080] = 00005678, pass
# DM['h9084] = 00000078, pass
# DM['h9088] = 12345678, pass
# DM['h908c] = ce780000, pass
# DM['h9090] = fffff000, pass
# DM['h9094] = fffff000, pass
# DM['h9098] = fffff000, pass
# DM['h909c] = fffff000, pass
# DM['h90a0] = fffff000, pass
# DM['h90a4] = fffff000, pass
# DM['h90a8] = 13579d7c, pass
# DM['h90ac] = 13578000, pass
# DM['h90b0] = fffff004, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           1 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(110)
#    Time: 6960 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 110
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 70
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(160)
#    Time: 30 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 160
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 70
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 144
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#143 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 145
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(110)
#    Time: 290110 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 110
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# 
# Done
# 
# DM['h9000] = fffffff0, pass
# DM['h9004] = fffffff8, pass
# DM['h9008] = 00000008, pass
# DM['h900c] = 00000001, pass
# DM['h9010] = 00000001, pass
# DM['h9014] = 78787878, pass
# DM['h9018] = 000091a2, pass
# DM['h901c] = 00000003, pass
# DM['h9020] = fefcfefd, pass
# DM['h9024] = 10305070, pass
# DM['h9028] = cccccccc, pass
# DM['h902c] = ffffffcc, pass
# DM['h9030] = ffffcccc, pass
# DM['h9034] = 000000cc, pass
# DM['h9038] = 0000cccc, pass
# DM['h903c] = 00000d9d, pass
# DM['h9040] = 00000004, pass
# DM['h9044] = 00000003, pass
# DM['h9048] = 000001a6, pass
# DM['h904c] = 00000ec6, pass
# DM['h9050] = 2468b7a8, pass
# DM['h9054] = 5dbf9f00, pass
# DM['h9058] = 00012b38, pass
# DM['h905c] = 0bb417c7, expect = fa2817b7
# DM['h9060] = ff000000, pass
# DM['h9064] = 12345678, pass
# DM['h9068] = 0000f000, pass
# DM['h906c] = 00000f00, pass
# DM['h9070] = 000000f0, pass
# DM['h9074] = 0000000f, pass
# DM['h9078] = 56780000, pass
# DM['h907c] = 78000000, pass
# DM['h9080] = 00005678, pass
# DM['h9084] = 00000078, pass
# DM['h9088] = 12345678, pass
# DM['h908c] = ce780000, pass
# DM['h9090] = fffff000, pass
# DM['h9094] = fffff000, pass
# DM['h9098] = fffff000, pass
# DM['h909c] = fffff000, pass
# DM['h90a0] = fffff000, pass
# DM['h90a4] = fffff000, pass
# DM['h90a8] = 13579d7c, pass
# DM['h90ac] = 13578000, pass
# DM['h90b0] = fffff004, pass
# ****************************
# **                        **
# **  OOPS !!               **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           1 errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 6960 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# 
# Done
# 
# DM['h9000] = fffffff0, pass
# DM['h9004] = fffffff8, pass
# DM['h9008] = 00000008, pass
# DM['h900c] = 00000001, pass
# DM['h9010] = 00000001, pass
# DM['h9014] = 78787878, pass
# DM['h9018] = 000091a2, pass
# DM['h901c] = 00000003, pass
# DM['h9020] = fefcfefd, pass
# DM['h9024] = 10305070, pass
# DM['h9028] = cccccccc, pass
# DM['h902c] = ffffffcc, pass
# DM['h9030] = ffffcccc, pass
# DM['h9034] = 000000cc, pass
# DM['h9038] = 0000cccc, pass
# DM['h903c] = 00000d9d, pass
# DM['h9040] = 00000004, pass
# DM['h9044] = 00000003, pass
# DM['h9048] = 000001a6, pass
# DM['h904c] = 00000ec6, pass
# DM['h9050] = 2468b7a8, pass
# DM['h9054] = 5dbf9f00, pass
# DM['h9058] = 00012b38, pass
# DM['h905c] = fa2817b7, pass
# DM['h9060] = ff000000, pass
# DM['h9064] = 12345678, pass
# DM['h9068] = 0000f000, pass
# DM['h906c] = 00000f00, pass
# DM['h9070] = 000000f0, pass
# DM['h9074] = 0000000f, pass
# DM['h9078] = 56780000, pass
# DM['h907c] = 78000000, pass
# DM['h9080] = 00005678, pass
# DM['h9084] = 00000078, pass
# DM['h9088] = 12345678, pass
# DM['h908c] = ce780000, pass
# DM['h9090] = fffff000, pass
# DM['h9094] = fffff000, pass
# DM['h9098] = fffff000, pass
# DM['h909c] = fffff000, pass
# DM['h90a0] = fffff000, pass
# DM['h90a4] = fffff000, pass
# DM['h90a8] = 13579d7c, pass
# DM['h90ac] = 13578000, pass
# DM['h90b0] = fffff004, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 6960 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# 
# Done
# 
# DM['h9000] = fffffff0, pass
# DM['h9004] = fffffff8, pass
# DM['h9008] = 00000008, pass
# DM['h900c] = 00000001, pass
# DM['h9010] = 00000001, pass
# DM['h9014] = 78787878, pass
# DM['h9018] = 000091a2, pass
# DM['h901c] = 00000003, pass
# DM['h9020] = fefcfefd, pass
# DM['h9024] = 10305070, pass
# DM['h9028] = cccccccc, pass
# DM['h902c] = ffffffcc, pass
# DM['h9030] = ffffcccc, pass
# DM['h9034] = 000000cc, pass
# DM['h9038] = 0000cccc, pass
# DM['h903c] = 00000d9d, pass
# DM['h9040] = 00000004, pass
# DM['h9044] = 00000003, pass
# DM['h9048] = 000001a6, pass
# DM['h904c] = 00000ec6, pass
# DM['h9050] = 2468b7a8, pass
# DM['h9054] = 5dbf9f00, pass
# DM['h9058] = 00012b38, pass
# DM['h905c] = fa2817b7, pass
# DM['h9060] = ff000000, pass
# DM['h9064] = 12345678, pass
# DM['h9068] = 0000f000, pass
# DM['h906c] = 00000f00, pass
# DM['h9070] = 000000f0, pass
# DM['h9074] = 0000000f, pass
# DM['h9078] = 56780000, pass
# DM['h907c] = 78000000, pass
# DM['h9080] = 00005678, pass
# DM['h9084] = 00000078, pass
# DM['h9088] = 12345678, pass
# DM['h908c] = ce780000, pass
# DM['h9090] = fffff000, pass
# DM['h9094] = fffff000, pass
# DM['h9098] = fffff000, pass
# DM['h909c] = fffff000, pass
# DM['h90a0] = fffff000, pass
# DM['h90a4] = fffff000, pass
# DM['h90a8] = 13579d7c, pass
# DM['h90ac] = 13578000, pass
# DM['h90b0] = fffff004, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 6960 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# 
# Done
# 
# DM['h9000] = fffffff0, pass
# DM['h9004] = fffffff8, pass
# DM['h9008] = 00000008, pass
# DM['h900c] = 00000001, pass
# DM['h9010] = 00000001, pass
# DM['h9014] = 78787878, pass
# DM['h9018] = 000091a2, pass
# DM['h901c] = 00000003, pass
# DM['h9020] = fefcfefd, pass
# DM['h9024] = 10305070, pass
# DM['h9028] = cccccccc, pass
# DM['h902c] = ffffffcc, pass
# DM['h9030] = ffffcccc, pass
# DM['h9034] = 000000cc, pass
# DM['h9038] = 0000cccc, pass
# DM['h903c] = 00000d9d, pass
# DM['h9040] = 00000004, pass
# DM['h9044] = 00000003, pass
# DM['h9048] = 000001a6, pass
# DM['h904c] = 00000ec6, pass
# DM['h9050] = 2468b7a8, pass
# DM['h9054] = 5dbf9f00, pass
# DM['h9058] = 00012b38, pass
# DM['h905c] = fa2817b7, pass
# DM['h9060] = ff000000, pass
# DM['h9064] = 12345678, pass
# DM['h9068] = 0000f000, pass
# DM['h906c] = 00000f00, pass
# DM['h9070] = 000000f0, pass
# DM['h9074] = 0000000f, pass
# DM['h9078] = 56780000, pass
# DM['h907c] = 78000000, pass
# DM['h9080] = 00005678, pass
# DM['h9084] = 00000078, pass
# DM['h9088] = 12345678, pass
# DM['h908c] = ce780000, pass
# DM['h9090] = fffff000, pass
# DM['h9094] = fffff000, pass
# DM['h9098] = fffff000, pass
# DM['h909c] = fffff000, pass
# DM['h90a0] = fffff000, pass
# DM['h90a4] = fffff000, pass
# DM['h90a8] = 13579d7c, pass
# DM['h90ac] = 13578000, pass
# DM['h90b0] = fffff004, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 13880 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# ****************************
# **                        **
# **  Time Out !!           **
# **                        **
# **  Simulation Failed !!  **
# **                        **
# ****************************
#        Totally has           x errors
# 
# 
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(156)
#    Time: 500 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 156
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 580190 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v failed with 1 errors.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv failed with 1 errors.
# 22 compiles, 2 failed with 2 errors.
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 290110 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
# Compile of Adder.v was successful.
# Compile of ALU.v was successful.
# Compile of control_E.v was successful.
# Compile of control_M.v was successful.
# Compile of control_W.v was successful.
# Compile of Controller.v was successful.
# Compile of CPU.v was successful.
# Compile of decoder.v was successful.
# Compile of Imme_Ext.v was successful.
# Compile of JB_Unit.v was successful.
# Compile of LD_Filter.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux3.v was successful.
# Compile of Reg_D.v was successful.
# Compile of Reg_E.v was successful.
# Compile of Reg_M.v was successful.
# Compile of Reg_PC.v was successful.
# Compile of Reg_W.v was successful.
# Compile of RegFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of Top.v was successful.
# Compile of top_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.top_tb
# Loading work.CPU
# Loading work.Top
# Loading work.Reg_PC
# Loading work.Reg_D
# Loading work.decoder
# Loading work.Controller
# Loading work.control_E
# Loading work.control_M
# Loading work.control_W
# Loading work.RegFile
# Loading work.Imme_Ext
# Loading work.Mux
# Loading work.Reg_E
# Loading work.Mux3
# Loading work.ALU
# Loading work.JB_Unit
# Loading work.Reg_M
# Loading work.Reg_W
# Loading work.LD_Filter
# Loading work.Adder
# Loading work.SRAM
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 66
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'CT'.  Expected 30, found 29.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/CPU/t1/CT File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v Line: 88
# ** Warning: (vsim-3722) D:/SystemC/piyan-cpu/RV32I/cpu_cache/src/Top.v(88): [TFMPC] - Missing connection for port 'data_ready'.
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpfile' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fsdbDumpvars' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpfile'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 140
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fsdbDumpvars'
#    Time: 0 ps  Iteration: 0  Process: /top_tb/#INITIAL#139 File: D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv Line: 141
# 
# Done
# 
# DM['h9000] = 00000000, pass
# DM['h9004] = 00000001, pass
# DM['h9008] = 00000001, pass
# DM['h900c] = 00000003, pass
# DM['h9010] = 00000003, pass
# DM['h9014] = 00000006, pass
# DM['h9018] = 00000008, pass
# DM['h901c] = 0000000a, pass
# DM['h9020] = 0000000a, pass
# DM['h9024] = 0000000b, pass
# DM['h9028] = 0000000c, pass
# DM['h902c] = 0000000f, pass
# DM['h9030] = 00000010, pass
# DM['h9034] = 00000012, pass
# DM['h9038] = 00000012, pass
# DM['h903c] = 00000017, pass
# DM['h9040] = 00000017, pass
# DM['h9044] = 00000017, pass
# DM['h9048] = 00000018, pass
# DM['h904c] = 0000001b, pass
# DM['h9050] = 0000001e, pass
# DM['h9054] = 00000025, pass
# DM['h9058] = 00000025, pass
# DM['h905c] = 00000026, pass
# DM['h9060] = 00000027, pass
# DM['h9064] = 00000028, pass
# DM['h9068] = 00000028, pass
# DM['h906c] = 00000029, pass
# DM['h9070] = 0000002b, pass
# DM['h9074] = 0000002d, pass
# DM['h9078] = 0000002d, pass
# DM['h907c] = 0000002e, pass
# DM['h9080] = 0000002f, pass
# DM['h9084] = 00000031, pass
# DM['h9088] = ffffffce, pass
# DM['h908c] = ffffffce, pass
# DM['h9090] = ffffffd1, pass
# DM['h9094] = ffffffd1, pass
# DM['h9098] = ffffffd2, pass
# DM['h909c] = ffffffe2, pass
# DM['h90a0] = ffffffe9, pass
# DM['h90a4] = ffffffea, pass
# DM['h90a8] = ffffffeb, pass
# DM['h90ac] = ffffffed, pass
# DM['h90b0] = ffffffef, pass
# DM['h90b4] = fffffff3, pass
# DM['h90b8] = fffffff7, pass
# DM['h90bc] = fffffffa, pass
# DM['h90c0] = fffffffa, pass
# DM['h90c4] = fffffffd, pass
# DM['h90c8] = fffffffe, pass
# DM['h90cc] = ffffffff, pass
# DM['h90d0] = 00000000, pass
# DM['h90d4] = ffffffcf, pass
# DM['h90d8] = ffffffd2, pass
# DM['h90dc] = ffffffd2, pass
# DM['h90e0] = ffffffd4, pass
# DM['h90e4] = ffffffd5, pass
# DM['h90e8] = ffffffd6, pass
# DM['h90ec] = ffffffdb, pass
# DM['h90f0] = ffffffe3, pass
# DM['h90f4] = ffffffe3, pass
# DM['h90f8] = ffffffe8, pass
# DM['h90fc] = ffffffe9, pass
# DM['h9100] = ffffffee, pass
# DM['h9104] = ffffffee, pass
# DM['h9108] = ffffffee, pass
# DM['h910c] = ffffffef, pass
# DM['h9110] = fffffff0, pass
# DM['h9114] = fffffffe, pass
# DM['h9118] = 00000000, pass
# DM['h911c] = 00000000, pass
# DM['h9120] = 00000000, pass
# DM['h9124] = 00000003, pass
# DM['h9128] = 00000009, pass
# DM['h912c] = 0000000f, pass
# DM['h9130] = 00000013, pass
# DM['h9134] = 00000016, pass
# DM['h9138] = 00000017, pass
# DM['h913c] = 00000017, pass
# DM['h9140] = 00000023, pass
# DM['h9144] = 0000002e, pass
# ****************************
# **                        **
# **  Waku Waku !!          **
# **                        **
# **  Simulation PASS !!    **
# **                        **
# ****************************
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv(106)
#    Time: 290110 ps  Iteration: 2  Instance: /top_tb
# Break in Module top_tb at D:/SystemC/piyan-cpu/RV32I/cpu_cache/top_tb.sv line 106
