$date
	Tue Feb 13 11:28:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gatelevel_testbench $end
$var wire 1 ! S $end
$var wire 1 " N2 $end
$var wire 1 # N1 $end
$var wire 1 $ C $end
$var wire 1 % B $end
$var wire 1 & A $end
$scope module GLSG $end
$var reg 1 & x $end
$var reg 1 % y $end
$upscope $end
$scope module HA $end
$var wire 1 & A $end
$var wire 1 % B $end
$var wire 1 $ C $end
$var wire 1 # N1 $end
$var wire 1 " N2 $end
$var wire 1 ! S $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
1#
1"
0!
$end
#2
1!
0"
1'
1%
#4
1(
1!
1"
0'
0#
0%
1&
#6
0!
0(
1$
0"
1%
#8
