

================================================================
== Vivado HLS Report for 'output_result_5'
================================================================
* Date:           Sun Apr 28 15:59:36 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|       2|    no    |
        | + Loop 1.1          |    ?|    ?|         1|          -|          -|       ?|    no    |
        | + Loop 1.2          |    ?|    ?|         ?|          -|          -| 2 ~ 32 |    no    |
        |  ++ Loop 1.2.1      |    ?|    ?|         ?|          -|          -|  1 ~ 8 |    no    |
        |   +++ Loop 1.2.1.1  |    ?|    ?|         2|          1|          1|       ?|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1048|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     276|    -|
|Register         |        -|      -|     581|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     581|    1324|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |base_addr_d1_5_fu_802_p2         |     +    |      0|  0|  39|          32|          17|
    |base_addr_d2_5_fu_887_p2         |     +    |      0|  0|  39|          32|           9|
    |base_addr_fu_611_p2              |     +    |      0|  0|  32|          32|          32|
    |i_fu_817_p2                      |     +    |      0|  0|  38|          31|           1|
    |sum1_i_i_fu_787_p2               |     +    |      0|  0|  40|          33|          33|
    |tm_fu_754_p2                     |     +    |      0|  0|  15|           5|           1|
    |tmp1_i_i_fu_605_p2               |     +    |      0|  0|  32|          32|          32|
    |tr_divS_fu_777_p2                |     +    |      0|  0|  38|          31|           1|
    |p_neg1_i_i_fu_551_p2             |     -    |      0|  0|  39|           1|          32|
    |p_neg2_i_i_fu_479_p2             |     -    |      0|  0|  39|           1|          32|
    |p_neg4_i_i_fu_625_p2             |     -    |      0|  0|  39|           1|          32|
    |p_neg_i_i_fu_689_p2              |     -    |      0|  0|  39|           1|          32|
    |p_neg_t1_i_i_fu_589_p2           |     -    |      0|  0|  39|           1|          32|
    |p_neg_t6_i_i_fu_645_p2           |     -    |      0|  0|  39|           1|          32|
    |p_neg_t_i_i_fu_709_p2            |     -    |      0|  0|  39|           1|          32|
    |tmp_11_i_i_fu_527_p2             |     -    |      0|  0|  39|           6|          32|
    |tmp_15_i_i_fu_566_p2             |     -    |      0|  0|  31|           1|          24|
    |tmp_9_i_i_fu_516_p2              |     -    |      0|  0|  39|          10|          32|
    |tmp_i_i_fu_505_p2                |     -    |      0|  0|  39|          10|          32|
    |ap_block_pp0_stage0_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_324                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_956                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op133_write_state5  |    and   |      0|  0|   2|           1|           1|
    |tmp_10_i_i_fu_521_p2             |   icmp   |      0|  0|  20|          32|           5|
    |tmp_12_i_i_fu_532_p2             |   icmp   |      0|  0|  20|          32|           5|
    |tmp_20_i_i_fu_749_p2             |   icmp   |      0|  0|  20|          32|          32|
    |tmp_22_i_i_fu_772_p2             |   icmp   |      0|  0|  20|          32|          32|
    |tmp_25_i_i_fu_812_p2             |   icmp   |      0|  0|  20|          32|          32|
    |tmp_8_i_i_fu_510_p2              |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |mLoops_fu_538_p3                 |  select  |      0|  0|  32|           1|           5|
    |p_op2_i_i_fu_729_p3              |  select  |      0|  0|  32|           1|          32|
    |p_op_i_i_fu_665_p3               |  select  |      0|  0|  32|           1|          32|
    |tmp_17_i_i_fu_598_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_18_i_i_fu_673_p3             |  select  |      0|  0|  32|           1|           4|
    |tmp_19_i_i_fu_737_p3             |  select  |      0|  0|  32|           1|           4|
    |tmp_76_i_i_fu_572_p3             |  select  |      0|  0|  24|           1|          24|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|1048|         471|         724|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  59|         14|    1|         14|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_85_load_i_i_reg_399  |  85|         17|   16|        272|
    |ap_sig_ioackin_m_axi_outputs_AWREADY          |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_outputs_WREADY           |   9|          2|    1|          2|
    |base_addr_d2_0_i_i_i_reg_366                  |   9|          2|   32|         64|
    |base_addr_d2_reg_345                          |   9|          2|   32|         64|
    |cntl_V_blk_n                                  |   9|          2|    1|          2|
    |i_0_i_i_i_reg_388                             |   9|          2|   31|         62|
    |outputs_blk_n_AW                              |   9|          2|    1|          2|
    |outputs_blk_n_B                               |   9|          2|    1|          2|
    |outputs_blk_n_W                               |   9|          2|    1|          2|
    |outputs_offset_blk_n                          |   9|          2|    1|          2|
    |tm_0_i_i_i_reg_355                            |   9|          2|    5|         10|
    |tr_divS_0_i_i_i_reg_377                       |   9|          2|   31|         62|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 276|         60|  157|        567|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  13|   0|   13|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_85_load_i_i_reg_399  |  16|   0|   16|          0|
    |ap_reg_ioackin_m_axi_outputs_AWREADY          |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_outputs_WREADY           |   1|   0|    1|          0|
    |base_addr_d2_0_i_i_i_reg_366                  |  32|   0|   32|          0|
    |base_addr_d2_5_reg_1087                       |  32|   0|   32|          0|
    |base_addr_d2_reg_345                          |  32|   0|   32|          0|
    |i_0_i_i_i_reg_388                             |  31|   0|   31|          0|
    |mLoops_reg_943                                |  32|   0|   32|          0|
    |outputs_addr_reg_987                          |  32|   0|   32|          0|
    |p_lshr2_i_i_reg_933                           |  31|   0|   31|          0|
    |p_lshr_f2_i_i_reg_938                         |  31|   0|   31|          0|
    |sext_cast_i_i_reg_893                         |  31|   0|   33|          2|
    |tm_0_i_i_i_reg_355                            |   5|   0|    5|          0|
    |tm_reg_967                                    |   5|   0|    5|          0|
    |tmp_101_reg_972                               |   4|   0|    4|          0|
    |tmp_119_reg_901                               |  32|   0|   32|          0|
    |tmp_120_reg_906                               |  32|   0|   32|          0|
    |tmp_121_reg_912                               |  32|   0|   32|          0|
    |tmp_18_i_i_reg_953                            |  32|   0|   32|          0|
    |tmp_19_i_i_reg_958                            |  32|   0|   32|          0|
    |tmp_25_i_i_reg_998                            |   1|   0|    1|          0|
    |tmp_75_i_i_reg_923                            |  24|   0|   24|          0|
    |tmp_97_reg_918                                |   1|   0|    1|          0|
    |tmp_98_reg_928                                |   1|   0|    1|          0|
    |tr_divS_0_i_i_i_reg_377                       |  31|   0|   31|          0|
    |tr_divS_reg_982                               |  31|   0|   31|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 581|   0|  583|          2|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  output_result.5 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  output_result.5 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  output_result.5 | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  output_result.5 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |  output_result.5 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  output_result.5 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  output_result.5 | return value |
|m_axi_outputs_AWVALID     | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWREADY     |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWADDR      | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWID        | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWLEN       | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWSIZE      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWBURST     | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWLOCK      | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWCACHE     | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWPROT      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWQOS       | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWREGION    | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWUSER      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WVALID      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WREADY      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WDATA       | out |   16|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WSTRB       | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WLAST       | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WID         | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WUSER       | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARVALID     | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARREADY     |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARADDR      | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARID        | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARLEN       | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARSIZE      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARBURST     | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARLOCK      | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARCACHE     | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARPROT      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARQOS       | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARREGION    | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARUSER      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RVALID      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RREADY      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RDATA       |  in |   16|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RLAST       |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RID         |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RUSER       |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RRESP       |  in |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BVALID      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BREADY      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BRESP       |  in |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BID         |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BUSER       |  in |    1|    m_axi   |      outputs     |    pointer   |
|outputs_offset_dout       |  in |   31|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_empty_n    |  in |    1|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_read       | out |    1|   ap_fifo  |  outputs_offset  |    pointer   |
|output_buffer_0_dout      |  in |   16|   ap_fifo  |  output_buffer_0 |    pointer   |
|output_buffer_0_empty_n   |  in |    1|   ap_fifo  |  output_buffer_0 |    pointer   |
|output_buffer_0_read      | out |    1|   ap_fifo  |  output_buffer_0 |    pointer   |
|output_buffer_1_dout      |  in |   16|   ap_fifo  |  output_buffer_1 |    pointer   |
|output_buffer_1_empty_n   |  in |    1|   ap_fifo  |  output_buffer_1 |    pointer   |
|output_buffer_1_read      | out |    1|   ap_fifo  |  output_buffer_1 |    pointer   |
|output_buffer_2_dout      |  in |   16|   ap_fifo  |  output_buffer_2 |    pointer   |
|output_buffer_2_empty_n   |  in |    1|   ap_fifo  |  output_buffer_2 |    pointer   |
|output_buffer_2_read      | out |    1|   ap_fifo  |  output_buffer_2 |    pointer   |
|output_buffer_3_dout      |  in |   16|   ap_fifo  |  output_buffer_3 |    pointer   |
|output_buffer_3_empty_n   |  in |    1|   ap_fifo  |  output_buffer_3 |    pointer   |
|output_buffer_3_read      | out |    1|   ap_fifo  |  output_buffer_3 |    pointer   |
|output_buffer_4_dout      |  in |   16|   ap_fifo  |  output_buffer_4 |    pointer   |
|output_buffer_4_empty_n   |  in |    1|   ap_fifo  |  output_buffer_4 |    pointer   |
|output_buffer_4_read      | out |    1|   ap_fifo  |  output_buffer_4 |    pointer   |
|output_buffer_5_dout      |  in |   16|   ap_fifo  |  output_buffer_5 |    pointer   |
|output_buffer_5_empty_n   |  in |    1|   ap_fifo  |  output_buffer_5 |    pointer   |
|output_buffer_5_read      | out |    1|   ap_fifo  |  output_buffer_5 |    pointer   |
|output_buffer_6_dout      |  in |   16|   ap_fifo  |  output_buffer_6 |    pointer   |
|output_buffer_6_empty_n   |  in |    1|   ap_fifo  |  output_buffer_6 |    pointer   |
|output_buffer_6_read      | out |    1|   ap_fifo  |  output_buffer_6 |    pointer   |
|output_buffer_7_dout      |  in |   16|   ap_fifo  |  output_buffer_7 |    pointer   |
|output_buffer_7_empty_n   |  in |    1|   ap_fifo  |  output_buffer_7 |    pointer   |
|output_buffer_7_read      | out |    1|   ap_fifo  |  output_buffer_7 |    pointer   |
|output_buffer_8_dout      |  in |   16|   ap_fifo  |  output_buffer_8 |    pointer   |
|output_buffer_8_empty_n   |  in |    1|   ap_fifo  |  output_buffer_8 |    pointer   |
|output_buffer_8_read      | out |    1|   ap_fifo  |  output_buffer_8 |    pointer   |
|output_buffer_9_dout      |  in |   16|   ap_fifo  |  output_buffer_9 |    pointer   |
|output_buffer_9_empty_n   |  in |    1|   ap_fifo  |  output_buffer_9 |    pointer   |
|output_buffer_9_read      | out |    1|   ap_fifo  |  output_buffer_9 |    pointer   |
|output_buffer_10_dout     |  in |   16|   ap_fifo  | output_buffer_10 |    pointer   |
|output_buffer_10_empty_n  |  in |    1|   ap_fifo  | output_buffer_10 |    pointer   |
|output_buffer_10_read     | out |    1|   ap_fifo  | output_buffer_10 |    pointer   |
|output_buffer_11_dout     |  in |   16|   ap_fifo  | output_buffer_11 |    pointer   |
|output_buffer_11_empty_n  |  in |    1|   ap_fifo  | output_buffer_11 |    pointer   |
|output_buffer_11_read     | out |    1|   ap_fifo  | output_buffer_11 |    pointer   |
|output_buffer_12_dout     |  in |   16|   ap_fifo  | output_buffer_12 |    pointer   |
|output_buffer_12_empty_n  |  in |    1|   ap_fifo  | output_buffer_12 |    pointer   |
|output_buffer_12_read     | out |    1|   ap_fifo  | output_buffer_12 |    pointer   |
|output_buffer_13_dout     |  in |   16|   ap_fifo  | output_buffer_13 |    pointer   |
|output_buffer_13_empty_n  |  in |    1|   ap_fifo  | output_buffer_13 |    pointer   |
|output_buffer_13_read     | out |    1|   ap_fifo  | output_buffer_13 |    pointer   |
|output_buffer_14_dout     |  in |   16|   ap_fifo  | output_buffer_14 |    pointer   |
|output_buffer_14_empty_n  |  in |    1|   ap_fifo  | output_buffer_14 |    pointer   |
|output_buffer_14_read     | out |    1|   ap_fifo  | output_buffer_14 |    pointer   |
|output_buffer_15_dout     |  in |   16|   ap_fifo  | output_buffer_15 |    pointer   |
|output_buffer_15_empty_n  |  in |    1|   ap_fifo  | output_buffer_15 |    pointer   |
|output_buffer_15_read     | out |    1|   ap_fifo  | output_buffer_15 |    pointer   |
|result_buffer_V_dout      |  in |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_buffer_V_empty_n   |  in |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_buffer_V_read      | out |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_c_V_dout           |  in |   32|   ap_fifo  |    result_c_V    |    pointer   |
|result_c_V_empty_n        |  in |    1|   ap_fifo  |    result_c_V    |    pointer   |
|result_c_V_read           | out |    1|   ap_fifo  |    result_c_V    |    pointer   |
|result_r_V_dout           |  in |   32|   ap_fifo  |    result_r_V    |    pointer   |
|result_r_V_empty_n        |  in |    1|   ap_fifo  |    result_r_V    |    pointer   |
|result_r_V_read           | out |    1|   ap_fifo  |    result_r_V    |    pointer   |
|result_m_V_dout           |  in |   32|   ap_fifo  |    result_m_V    |    pointer   |
|result_m_V_empty_n        |  in |    1|   ap_fifo  |    result_m_V    |    pointer   |
|result_m_V_read           | out |    1|   ap_fifo  |    result_m_V    |    pointer   |
|result_n_V_dout           |  in |   32|   ap_fifo  |    result_n_V    |    pointer   |
|result_n_V_empty_n        |  in |    1|   ap_fifo  |    result_n_V    |    pointer   |
|result_n_V_read           | out |    1|   ap_fifo  |    result_n_V    |    pointer   |
|cntl_V_din                | out |    1|   ap_fifo  |      cntl_V      |    pointer   |
|cntl_V_full_n             |  in |    1|   ap_fifo  |      cntl_V      |    pointer   |
|cntl_V_write              | out |    1|   ap_fifo  |      cntl_V      |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp)
	4  / (tmp)
4 --> 
	5  / true
5 --> 
	6  / (tmp_20_i_i)
	2  / (!tmp_20_i_i & tmp_122)
6 --> 
	7  / (tmp_22_i_i)
	5  / (!tmp_22_i_i)
7 --> 
	8  / true
8 --> 
	10  / (!tmp_25_i_i)
	9  / (tmp_25_i_i)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4194304, [7 x i8]* @p_str18, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.83ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_fifo.i31P(i31* %outputs_offset)"   --->   Operation 39 'read' 'outputs_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4194304, [7 x i8]* @p_str18, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_cast_i_i = zext i31 %outputs_offset_read to i33" [mobile_net_hls_v1/conv.hpp:375->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 64 'zext' 'sext_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i" [mobile_net_hls_v1/conv.hpp:375->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i" [mobile_net_hls_v1/conv.hpp:377->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:378->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 67 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %._crit_edge.i.i" [mobile_net_hls_v1/conv.hpp:378->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.83ns)   --->   "%result_c_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_c_V)" [mobile_net_hls_v1/conv.hpp:381->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 69 'nbread' 'result_c_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_119 = extractvalue { i1, i32 } %result_c_V_read, 1" [mobile_net_hls_v1/conv.hpp:381->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 70 'extractvalue' 'tmp_119' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.83ns)   --->   "%result_r_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_r_V)" [mobile_net_hls_v1/conv.hpp:382->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 71 'nbread' 'result_r_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_120 = extractvalue { i1, i32 } %result_r_V_read, 1" [mobile_net_hls_v1/conv.hpp:382->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 72 'extractvalue' 'tmp_120' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.83ns)   --->   "%result_m_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_m_V)" [mobile_net_hls_v1/conv.hpp:383->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 73 'nbread' 'result_m_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_121 = extractvalue { i1, i32 } %result_m_V_read, 1" [mobile_net_hls_v1/conv.hpp:383->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 74 'extractvalue' 'tmp_121' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_120, i32 31)" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 75 'bitselect' 'tmp_97' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_75_i_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_120, i32 1, i32 24)" [mobile_net_hls_v1/conv.hpp:382->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 76 'partselect' 'tmp_75_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_119, i32 31)" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 77 'bitselect' 'tmp_98' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.01ns)   --->   "%p_neg2_i_i = sub i32 0, %tmp_119" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 78 'sub' 'p_neg2_i_i' <Predicate = (tmp)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_lshr2_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg2_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 79 'partselect' 'p_lshr2_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_lshr_f2_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_119, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 80 'partselect' 'p_lshr_f2_i_i' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.48>
ST_4 : Operation 81 [1/1] (1.83ns)   --->   "%empty_n_i7_0_i_i = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:384->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 81 'nbread' 'empty_n_i7_0_i_i' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 82 [1/1] (1.01ns)   --->   "%tmp_i_i = sub nsw i32 512, %tmp_119" [mobile_net_hls_v1/conv.hpp:386->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 82 'sub' 'tmp_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.99ns)   --->   "%tmp_8_i_i = icmp sgt i32 %tmp_i_i, 16" [mobile_net_hls_v1/conv.hpp:386->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 83 'icmp' 'tmp_8_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.01ns)   --->   "%tmp_9_i_i = sub nsw i32 512, %tmp_120" [mobile_net_hls_v1/conv.hpp:387->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 84 'sub' 'tmp_9_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.99ns)   --->   "%tmp_10_i_i = icmp sgt i32 %tmp_9_i_i, 16" [mobile_net_hls_v1/conv.hpp:387->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 85 'icmp' 'tmp_10_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.01ns)   --->   "%tmp_11_i_i = sub nsw i32 32, %tmp_121" [mobile_net_hls_v1/conv.hpp:388->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 86 'sub' 'tmp_11_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.99ns)   --->   "%tmp_12_i_i = icmp sgt i32 %tmp_11_i_i, 16" [mobile_net_hls_v1/conv.hpp:388->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 87 'icmp' 'tmp_12_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.44ns)   --->   "%mLoops = select i1 %tmp_12_i_i, i32 16, i32 %tmp_11_i_i" [mobile_net_hls_v1/conv.hpp:388->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 88 'select' 'mLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_96 = shl i32 %tmp_121, 16" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 89 'shl' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.01ns)   --->   "%p_neg1_i_i = sub i32 0, %tmp_120" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 90 'sub' 'p_neg1_i_i' <Predicate = (tmp_97)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_neg1_i_i, i32 1, i32 24)" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 91 'partselect' 'tmp_14_i_i' <Predicate = (tmp_97)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.93ns)   --->   "%tmp_15_i_i = sub i24 0, %tmp_14_i_i" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 92 'sub' 'tmp_15_i_i' <Predicate = (tmp_97)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.32ns)   --->   "%tmp_76_i_i = select i1 %tmp_97, i24 %tmp_15_i_i, i24 %tmp_75_i_i" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 93 'select' 'tmp_76_i_i' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_16_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_76_i_i, i8 0)" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 94 'bitconcatenate' 'tmp_16_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_77_i_i = zext i31 %p_lshr2_i_i to i32" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 95 'zext' 'tmp_77_i_i' <Predicate = (tmp_98)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.00ns)   --->   "%p_neg_t1_i_i = sub i32 0, %tmp_77_i_i" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 96 'sub' 'p_neg_t1_i_i' <Predicate = (tmp_98)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_78_i_i = zext i31 %p_lshr_f2_i_i to i32" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 97 'zext' 'tmp_78_i_i' <Predicate = (!tmp_98)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.44ns)   --->   "%tmp_17_i_i = select i1 %tmp_98, i32 %p_neg_t1_i_i, i32 %tmp_78_i_i" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 98 'select' 'tmp_17_i_i' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1_i_i = add i32 %tmp_96, %tmp_17_i_i" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 99 'add' 'tmp1_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%base_addr = add i32 %tmp1_i_i, %tmp_16_i_i" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 100 'add' 'base_addr' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_i_i)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_9_i_i, i32 31)" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 101 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.01ns)   --->   "%p_neg4_i_i = sub i32 0, %tmp_9_i_i" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 102 'sub' 'p_neg4_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_lshr5_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg4_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 103 'partselect' 'p_lshr5_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_79_i_i = zext i31 %p_lshr5_i_i to i32" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 104 'zext' 'tmp_79_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.00ns)   --->   "%p_neg_t6_i_i = sub i32 0, %tmp_79_i_i" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 105 'sub' 'p_neg_t6_i_i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_i_i)   --->   "%p_lshr_f7_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_9_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 106 'partselect' 'p_lshr_f7_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_i_i)   --->   "%tmp_80_i_i = zext i31 %p_lshr_f7_i_i to i32" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 107 'zext' 'tmp_80_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_i_i)   --->   "%p_op_i_i = select i1 %tmp_99, i32 %p_neg_t6_i_i, i32 %tmp_80_i_i" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 108 'select' 'p_op_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_18_i_i = select i1 %tmp_10_i_i, i32 8, i32 %p_op_i_i" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 109 'select' 'tmp_18_i_i' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_i_i)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_i_i, i32 31)" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 110 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.01ns)   --->   "%p_neg_i_i = sub i32 0, %tmp_i_i" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 111 'sub' 'p_neg_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%p_lshr_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 112 'partselect' 'p_lshr_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_81_i_i = zext i31 %p_lshr_i_i to i32" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 113 'zext' 'tmp_81_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.00ns)   --->   "%p_neg_t_i_i = sub i32 0, %tmp_81_i_i" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 114 'sub' 'p_neg_t_i_i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_i_i)   --->   "%p_lshr_f_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 115 'partselect' 'p_lshr_f_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_i_i)   --->   "%tmp_82_i_i = zext i31 %p_lshr_f_i_i to i32" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 116 'zext' 'tmp_82_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_i_i)   --->   "%p_op2_i_i = select i1 %tmp_100, i32 %p_neg_t_i_i, i32 %tmp_82_i_i" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 117 'select' 'p_op2_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_19_i_i = select i1 %tmp_8_i_i, i32 8, i32 %p_op2_i_i" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 118 'select' 'tmp_19_i_i' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%base_addr_d2 = phi i32 [ %base_addr, %0 ], [ %base_addr_d1_5, %9 ]"   --->   Operation 120 'phi' 'base_addr_d2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tm_0_i_i_i = phi i5 [ 0, %0 ], [ %tm, %9 ]"   --->   Operation 121 'phi' 'tm_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tm_0_i_cast_i_i = zext i5 %tm_0_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 122 'zext' 'tm_0_i_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.99ns)   --->   "%tmp_20_i_i = icmp slt i32 %tm_0_i_cast_i_i, %mLoops" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 123 'icmp' 'tmp_20_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.78ns)   --->   "%tm = add i5 %tm_0_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 124 'add' 'tm' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_20_i_i, label %2, label %"copy_output_fbuffer2mem<512, 16, 16, 16, 262144, 2>.exit.i.i"" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_21_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str275)" [mobile_net_hls_v1/conv.hpp:342->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 126 'specregionbegin' 'tmp_21_i_i' <Predicate = (tmp_20_i_i)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 32, i32 17, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:343->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 127 'speclooptripcount' <Predicate = (tmp_20_i_i)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i5 %tm_0_i_i_i to i4" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 128 'trunc' 'tmp_101' <Predicate = (tmp_20_i_i)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 129 'br' <Predicate = (tmp_20_i_i)> <Delay = 0.65>
ST_5 : Operation 130 [1/1] (1.83ns)   --->   "%result_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %result_buffer_V)" [mobile_net_hls_v1/conv.hpp:393->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 130 'nbread' 'result_buffer_V_read' <Predicate = (!tmp_20_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_122 = extractvalue { i1, i1 } %result_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:393->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 131 'extractvalue' 'tmp_122' <Predicate = (!tmp_20_i_i)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_122, label %._crit_edge1.i.i, label %.exit" [mobile_net_hls_v1/conv.hpp:395->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 132 'br' <Predicate = (!tmp_20_i_i)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:397->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 133 'write' <Predicate = (!tmp_20_i_i & !tmp_122)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 134 'ret' <Predicate = (!tmp_20_i_i & !tmp_122)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.27>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%base_addr_d2_0_i_i_i = phi i32 [ %base_addr_d2, %2 ], [ %base_addr_d2_5, %8 ]"   --->   Operation 135 'phi' 'base_addr_d2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tr_divS_0_i_i_i = phi i31 [ 0, %2 ], [ %tr_divS, %8 ]"   --->   Operation 136 'phi' 'tr_divS_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tr_divS_0_i_cast_i_i = zext i31 %tr_divS_0_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 137 'zext' 'tr_divS_0_i_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.99ns)   --->   "%tmp_22_i_i = icmp slt i32 %tr_divS_0_i_cast_i_i, %tmp_18_i_i" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 138 'icmp' 'tmp_22_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (1.00ns)   --->   "%tr_divS = add i31 %tr_divS_0_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 139 'add' 'tr_divS' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %tmp_22_i_i, label %4, label %9" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_24_cast_i_i = sext i32 %base_addr_d2_0_i_i_i to i33" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 141 'sext' 'tmp_24_cast_i_i' <Predicate = (tmp_22_i_i)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (1.01ns)   --->   "%sum1_i_i = add i33 %sext_cast_i_i, %tmp_24_cast_i_i" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 142 'add' 'sum1_i_i' <Predicate = (tmp_22_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sum1_cast_i_i = sext i33 %sum1_i_i to i64" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 143 'sext' 'sum1_cast_i_i' <Predicate = (tmp_22_i_i)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%outputs_addr = getelementptr half* %outputs, i64 %sum1_cast_i_i" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 144 'getelementptr' 'outputs_addr' <Predicate = (tmp_22_i_i)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.01ns)   --->   "%base_addr_d1_5 = add nsw i32 %base_addr_d2, 65536" [mobile_net_hls_v1/conv.hpp:356->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 145 'add' 'base_addr_d1_5' <Predicate = (!tmp_22_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str275, i32 %tmp_21_i_i)" [mobile_net_hls_v1/conv.hpp:357->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 146 'specregionend' 'empty_32' <Predicate = (!tmp_22_i_i)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 147 'br' <Predicate = (!tmp_22_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_23_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str276)" [mobile_net_hls_v1/conv.hpp:346->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 148 'specregionbegin' 'tmp_23_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 8, i32 4, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:348->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 149 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (3.67ns)   --->   "%outputs_addr_i_i_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.halfP(half* %outputs_addr, i32 %tmp_19_i_i)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 150 'writereq' 'outputs_addr_i_i_wr_s' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 151 [1/1] (0.65ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 7> <Delay = 1.63>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i31 [ 0, %4 ], [ %i, %7 ]"   --->   Operation 152 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%i_0_i_cast_i_i = zext i31 %i_0_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 153 'zext' 'i_0_i_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.99ns)   --->   "%tmp_25_i_i = icmp slt i32 %i_0_i_cast_i_i, %tmp_19_i_i" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 154 'icmp' 'tmp_25_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.00ns)   --->   "%i = add i31 %i_0_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 155 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_25_i_i, label %6, label %8" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_26_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str277)" [mobile_net_hls_v1/conv.hpp:350->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 157 'specregionbegin' 'tmp_26_i_i' <Predicate = (tmp_25_i_i)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:351->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 158 'specpipeline' <Predicate = (tmp_25_i_i)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.78ns)   --->   "switch i4 %tmp_101, label %branch15.i.i [
    i4 0, label %branch0.i.i
    i4 1, label %branch1.i.i
    i4 2, label %branch2.i.i
    i4 3, label %branch3.i.i
    i4 4, label %branch4.i.i
    i4 5, label %branch5.i.i
    i4 6, label %branch6.i.i
    i4 7, label %branch7.i.i
    i4 -8, label %branch8.i.i
    i4 -7, label %branch9.i.i
    i4 -6, label %branch10.i.i
    i4 -5, label %branch11.i.i
    i4 -4, label %branch12.i.i
    i4 -3, label %branch13.i.i
    i4 -2, label %branch14.i.i
  ]" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 159 'switch' <Predicate = (tmp_25_i_i)> <Delay = 0.78>
ST_8 : Operation 160 [1/1] (1.63ns)   --->   "%output_buffer_14_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_14)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 160 'nbread' 'output_buffer_14_rea' <Predicate = (tmp_25_i_i & tmp_101 == 14)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_118 = extractvalue { i1, half } %output_buffer_14_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 161 'extractvalue' 'tmp_118' <Predicate = (tmp_25_i_i & tmp_101 == 14)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 162 'br' <Predicate = (tmp_25_i_i & tmp_101 == 14)> <Delay = 1.12>
ST_8 : Operation 163 [1/1] (1.63ns)   --->   "%output_buffer_13_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_13)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 163 'nbread' 'output_buffer_13_rea' <Predicate = (tmp_25_i_i & tmp_101 == 13)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_117 = extractvalue { i1, half } %output_buffer_13_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 164 'extractvalue' 'tmp_117' <Predicate = (tmp_25_i_i & tmp_101 == 13)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 165 'br' <Predicate = (tmp_25_i_i & tmp_101 == 13)> <Delay = 1.12>
ST_8 : Operation 166 [1/1] (1.63ns)   --->   "%output_buffer_12_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_12)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 166 'nbread' 'output_buffer_12_rea' <Predicate = (tmp_25_i_i & tmp_101 == 12)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_116 = extractvalue { i1, half } %output_buffer_12_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 167 'extractvalue' 'tmp_116' <Predicate = (tmp_25_i_i & tmp_101 == 12)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 168 'br' <Predicate = (tmp_25_i_i & tmp_101 == 12)> <Delay = 1.12>
ST_8 : Operation 169 [1/1] (1.63ns)   --->   "%output_buffer_11_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_11)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 169 'nbread' 'output_buffer_11_rea' <Predicate = (tmp_25_i_i & tmp_101 == 11)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_115 = extractvalue { i1, half } %output_buffer_11_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 170 'extractvalue' 'tmp_115' <Predicate = (tmp_25_i_i & tmp_101 == 11)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 171 'br' <Predicate = (tmp_25_i_i & tmp_101 == 11)> <Delay = 1.12>
ST_8 : Operation 172 [1/1] (1.63ns)   --->   "%output_buffer_10_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_10)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 172 'nbread' 'output_buffer_10_rea' <Predicate = (tmp_25_i_i & tmp_101 == 10)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_114 = extractvalue { i1, half } %output_buffer_10_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 173 'extractvalue' 'tmp_114' <Predicate = (tmp_25_i_i & tmp_101 == 10)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 174 'br' <Predicate = (tmp_25_i_i & tmp_101 == 10)> <Delay = 1.12>
ST_8 : Operation 175 [1/1] (1.63ns)   --->   "%output_buffer_9_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_9)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 175 'nbread' 'output_buffer_9_read' <Predicate = (tmp_25_i_i & tmp_101 == 9)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_113 = extractvalue { i1, half } %output_buffer_9_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 176 'extractvalue' 'tmp_113' <Predicate = (tmp_25_i_i & tmp_101 == 9)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 177 'br' <Predicate = (tmp_25_i_i & tmp_101 == 9)> <Delay = 1.12>
ST_8 : Operation 178 [1/1] (1.63ns)   --->   "%output_buffer_8_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_8)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 178 'nbread' 'output_buffer_8_read' <Predicate = (tmp_25_i_i & tmp_101 == 8)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_112 = extractvalue { i1, half } %output_buffer_8_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 179 'extractvalue' 'tmp_112' <Predicate = (tmp_25_i_i & tmp_101 == 8)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 180 'br' <Predicate = (tmp_25_i_i & tmp_101 == 8)> <Delay = 1.12>
ST_8 : Operation 181 [1/1] (1.63ns)   --->   "%output_buffer_7_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_7)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 181 'nbread' 'output_buffer_7_read' <Predicate = (tmp_25_i_i & tmp_101 == 7)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_111 = extractvalue { i1, half } %output_buffer_7_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 182 'extractvalue' 'tmp_111' <Predicate = (tmp_25_i_i & tmp_101 == 7)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 183 'br' <Predicate = (tmp_25_i_i & tmp_101 == 7)> <Delay = 1.12>
ST_8 : Operation 184 [1/1] (1.63ns)   --->   "%output_buffer_6_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_6)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 184 'nbread' 'output_buffer_6_read' <Predicate = (tmp_25_i_i & tmp_101 == 6)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_110 = extractvalue { i1, half } %output_buffer_6_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 185 'extractvalue' 'tmp_110' <Predicate = (tmp_25_i_i & tmp_101 == 6)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 186 'br' <Predicate = (tmp_25_i_i & tmp_101 == 6)> <Delay = 1.12>
ST_8 : Operation 187 [1/1] (1.63ns)   --->   "%output_buffer_5_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_5)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 187 'nbread' 'output_buffer_5_read' <Predicate = (tmp_25_i_i & tmp_101 == 5)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_109 = extractvalue { i1, half } %output_buffer_5_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 188 'extractvalue' 'tmp_109' <Predicate = (tmp_25_i_i & tmp_101 == 5)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 189 'br' <Predicate = (tmp_25_i_i & tmp_101 == 5)> <Delay = 1.12>
ST_8 : Operation 190 [1/1] (1.63ns)   --->   "%output_buffer_4_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_4)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 190 'nbread' 'output_buffer_4_read' <Predicate = (tmp_25_i_i & tmp_101 == 4)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_108 = extractvalue { i1, half } %output_buffer_4_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 191 'extractvalue' 'tmp_108' <Predicate = (tmp_25_i_i & tmp_101 == 4)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 192 'br' <Predicate = (tmp_25_i_i & tmp_101 == 4)> <Delay = 1.12>
ST_8 : Operation 193 [1/1] (1.63ns)   --->   "%output_buffer_3_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_3)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 193 'nbread' 'output_buffer_3_read' <Predicate = (tmp_25_i_i & tmp_101 == 3)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_107 = extractvalue { i1, half } %output_buffer_3_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 194 'extractvalue' 'tmp_107' <Predicate = (tmp_25_i_i & tmp_101 == 3)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 195 'br' <Predicate = (tmp_25_i_i & tmp_101 == 3)> <Delay = 1.12>
ST_8 : Operation 196 [1/1] (1.63ns)   --->   "%output_buffer_2_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_2)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 196 'nbread' 'output_buffer_2_read' <Predicate = (tmp_25_i_i & tmp_101 == 2)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_106 = extractvalue { i1, half } %output_buffer_2_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 197 'extractvalue' 'tmp_106' <Predicate = (tmp_25_i_i & tmp_101 == 2)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 198 'br' <Predicate = (tmp_25_i_i & tmp_101 == 2)> <Delay = 1.12>
ST_8 : Operation 199 [1/1] (1.63ns)   --->   "%output_buffer_1_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_1)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 199 'nbread' 'output_buffer_1_read' <Predicate = (tmp_25_i_i & tmp_101 == 1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_105 = extractvalue { i1, half } %output_buffer_1_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 200 'extractvalue' 'tmp_105' <Predicate = (tmp_25_i_i & tmp_101 == 1)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 201 'br' <Predicate = (tmp_25_i_i & tmp_101 == 1)> <Delay = 1.12>
ST_8 : Operation 202 [1/1] (1.63ns)   --->   "%output_buffer_0_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_0)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 202 'nbread' 'output_buffer_0_read' <Predicate = (tmp_25_i_i & tmp_101 == 0)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_104 = extractvalue { i1, half } %output_buffer_0_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 203 'extractvalue' 'tmp_104' <Predicate = (tmp_25_i_i & tmp_101 == 0)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 204 'br' <Predicate = (tmp_25_i_i & tmp_101 == 0)> <Delay = 1.12>
ST_8 : Operation 205 [1/1] (1.63ns)   --->   "%output_buffer_15_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_15)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 205 'nbread' 'output_buffer_15_rea' <Predicate = (tmp_25_i_i & tmp_101 == 15)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_103 = extractvalue { i1, half } %output_buffer_15_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 206 'extractvalue' 'tmp_103' <Predicate = (tmp_25_i_i & tmp_101 == 15)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 207 'br' <Predicate = (tmp_25_i_i & tmp_101 == 15)> <Delay = 1.12>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_85_load_i_i = phi half [ %tmp_103, %branch15.i.i ], [ %tmp_118, %branch14.i.i ], [ %tmp_117, %branch13.i.i ], [ %tmp_116, %branch12.i.i ], [ %tmp_115, %branch11.i.i ], [ %tmp_114, %branch10.i.i ], [ %tmp_113, %branch9.i.i ], [ %tmp_112, %branch8.i.i ], [ %tmp_111, %branch7.i.i ], [ %tmp_110, %branch6.i.i ], [ %tmp_109, %branch5.i.i ], [ %tmp_108, %branch4.i.i ], [ %tmp_107, %branch3.i.i ], [ %tmp_106, %branch2.i.i ], [ %tmp_105, %branch1.i.i ], [ %tmp_104, %branch0.i.i ]"   --->   Operation 208 'phi' 'tmp_85_load_i_i' <Predicate = (tmp_25_i_i)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (3.67ns)   --->   "call void @_ssdm_op_Write.m_axi.halfP(half* %outputs_addr, half %tmp_85_load_i_i, i2 -1)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 209 'write' <Predicate = (tmp_25_i_i)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str277, i32 %tmp_26_i_i)" [mobile_net_hls_v1/conv.hpp:353->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 210 'specregionend' 'empty' <Predicate = (tmp_25_i_i)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 211 'br' <Predicate = (tmp_25_i_i)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.67>
ST_10 : Operation 212 [5/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_5 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 212 'writeresp' 'outputs_addr_i_i_wr_5' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 213 [1/1] (1.01ns)   --->   "%base_addr_d2_5 = add nsw i32 %base_addr_d2_0_i_i_i, 256" [mobile_net_hls_v1/conv.hpp:354->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 213 'add' 'base_addr_d2_5' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.67>
ST_11 : Operation 214 [4/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_5 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 214 'writeresp' 'outputs_addr_i_i_wr_5' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.67>
ST_12 : Operation 215 [3/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_5 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 215 'writeresp' 'outputs_addr_i_i_wr_5' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 3.67>
ST_13 : Operation 216 [2/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_5 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 216 'writeresp' 'outputs_addr_i_i_wr_5' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 3.67>
ST_14 : Operation 217 [1/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_5 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 217 'writeresp' 'outputs_addr_i_i_wr_5' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str276, i32 %tmp_23_i_i)" [mobile_net_hls_v1/conv.hpp:355->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 218 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15           (specinterface    ) [ 000000000000000]
StgValue_16           (specinterface    ) [ 000000000000000]
StgValue_17           (specinterface    ) [ 000000000000000]
StgValue_18           (specinterface    ) [ 000000000000000]
StgValue_19           (specinterface    ) [ 000000000000000]
StgValue_20           (specinterface    ) [ 000000000000000]
StgValue_21           (specinterface    ) [ 000000000000000]
StgValue_22           (specinterface    ) [ 000000000000000]
StgValue_23           (specinterface    ) [ 000000000000000]
StgValue_24           (specinterface    ) [ 000000000000000]
StgValue_25           (specinterface    ) [ 000000000000000]
StgValue_26           (specinterface    ) [ 000000000000000]
StgValue_27           (specinterface    ) [ 000000000000000]
StgValue_28           (specinterface    ) [ 000000000000000]
StgValue_29           (specinterface    ) [ 000000000000000]
StgValue_30           (specinterface    ) [ 000000000000000]
StgValue_31           (specinterface    ) [ 000000000000000]
StgValue_32           (specinterface    ) [ 000000000000000]
StgValue_33           (specinterface    ) [ 000000000000000]
StgValue_34           (specinterface    ) [ 000000000000000]
StgValue_35           (specinterface    ) [ 000000000000000]
StgValue_36           (specinterface    ) [ 000000000000000]
StgValue_37           (specinterface    ) [ 000000000000000]
StgValue_38           (specinterface    ) [ 000000000000000]
outputs_offset_read   (read             ) [ 000000000000000]
StgValue_40           (specinterface    ) [ 000000000000000]
StgValue_41           (specinterface    ) [ 000000000000000]
StgValue_42           (specinterface    ) [ 000000000000000]
StgValue_43           (specinterface    ) [ 000000000000000]
StgValue_44           (specinterface    ) [ 000000000000000]
StgValue_45           (specinterface    ) [ 000000000000000]
StgValue_46           (specinterface    ) [ 000000000000000]
StgValue_47           (specinterface    ) [ 000000000000000]
StgValue_48           (specinterface    ) [ 000000000000000]
StgValue_49           (specinterface    ) [ 000000000000000]
StgValue_50           (specinterface    ) [ 000000000000000]
StgValue_51           (specinterface    ) [ 000000000000000]
StgValue_52           (specinterface    ) [ 000000000000000]
StgValue_53           (specinterface    ) [ 000000000000000]
StgValue_54           (specinterface    ) [ 000000000000000]
StgValue_55           (specinterface    ) [ 000000000000000]
StgValue_56           (specinterface    ) [ 000000000000000]
StgValue_57           (specinterface    ) [ 000000000000000]
StgValue_58           (specinterface    ) [ 000000000000000]
StgValue_59           (specinterface    ) [ 000000000000000]
StgValue_60           (specinterface    ) [ 000000000000000]
StgValue_61           (specinterface    ) [ 000000000000000]
StgValue_62           (specmemcore      ) [ 000000000000000]
StgValue_63           (specinterface    ) [ 000000000000000]
sext_cast_i_i         (zext             ) [ 001111111111111]
StgValue_65           (br               ) [ 000000000000000]
StgValue_66           (br               ) [ 000000000000000]
tmp                   (nbreadreq        ) [ 001111111111111]
StgValue_68           (br               ) [ 000000000000000]
result_c_V_read       (nbread           ) [ 000000000000000]
tmp_119               (extractvalue     ) [ 000010000000000]
result_r_V_read       (nbread           ) [ 000000000000000]
tmp_120               (extractvalue     ) [ 000010000000000]
result_m_V_read       (nbread           ) [ 000000000000000]
tmp_121               (extractvalue     ) [ 000010000000000]
tmp_97                (bitselect        ) [ 000010000000000]
tmp_75_i_i            (partselect       ) [ 000010000000000]
tmp_98                (bitselect        ) [ 000010000000000]
p_neg2_i_i            (sub              ) [ 000000000000000]
p_lshr2_i_i           (partselect       ) [ 000010000000000]
p_lshr_f2_i_i         (partselect       ) [ 000010000000000]
empty_n_i7_0_i_i      (nbread           ) [ 000000000000000]
tmp_i_i               (sub              ) [ 000000000000000]
tmp_8_i_i             (icmp             ) [ 000000000000000]
tmp_9_i_i             (sub              ) [ 000000000000000]
tmp_10_i_i            (icmp             ) [ 000000000000000]
tmp_11_i_i            (sub              ) [ 000000000000000]
tmp_12_i_i            (icmp             ) [ 000000000000000]
mLoops                (select           ) [ 000001111111111]
tmp_96                (shl              ) [ 000000000000000]
p_neg1_i_i            (sub              ) [ 000000000000000]
tmp_14_i_i            (partselect       ) [ 000000000000000]
tmp_15_i_i            (sub              ) [ 000000000000000]
tmp_76_i_i            (select           ) [ 000000000000000]
tmp_16_i_i            (bitconcatenate   ) [ 000000000000000]
tmp_77_i_i            (zext             ) [ 000000000000000]
p_neg_t1_i_i          (sub              ) [ 000000000000000]
tmp_78_i_i            (zext             ) [ 000000000000000]
tmp_17_i_i            (select           ) [ 000000000000000]
tmp1_i_i              (add              ) [ 000000000000000]
base_addr             (add              ) [ 001111111111111]
tmp_99                (bitselect        ) [ 000000000000000]
p_neg4_i_i            (sub              ) [ 000000000000000]
p_lshr5_i_i           (partselect       ) [ 000000000000000]
tmp_79_i_i            (zext             ) [ 000000000000000]
p_neg_t6_i_i          (sub              ) [ 000000000000000]
p_lshr_f7_i_i         (partselect       ) [ 000000000000000]
tmp_80_i_i            (zext             ) [ 000000000000000]
p_op_i_i              (select           ) [ 000000000000000]
tmp_18_i_i            (select           ) [ 000001111111111]
tmp_100               (bitselect        ) [ 000000000000000]
p_neg_i_i             (sub              ) [ 000000000000000]
p_lshr_i_i            (partselect       ) [ 000000000000000]
tmp_81_i_i            (zext             ) [ 000000000000000]
p_neg_t_i_i           (sub              ) [ 000000000000000]
p_lshr_f_i_i          (partselect       ) [ 000000000000000]
tmp_82_i_i            (zext             ) [ 000000000000000]
p_op2_i_i             (select           ) [ 000000000000000]
tmp_19_i_i            (select           ) [ 000001111111111]
StgValue_119          (br               ) [ 001111111111111]
base_addr_d2          (phi              ) [ 000001111111111]
tm_0_i_i_i            (phi              ) [ 000001000000000]
tm_0_i_cast_i_i       (zext             ) [ 000000000000000]
tmp_20_i_i            (icmp             ) [ 001111111111111]
tm                    (add              ) [ 001111111111111]
StgValue_125          (br               ) [ 000000000000000]
tmp_21_i_i            (specregionbegin  ) [ 000000111111111]
StgValue_127          (speclooptripcount) [ 000000000000000]
tmp_101               (trunc            ) [ 000000111111111]
StgValue_129          (br               ) [ 001111111111111]
result_buffer_V_read  (nbread           ) [ 000000000000000]
tmp_122               (extractvalue     ) [ 001111111111111]
StgValue_132          (br               ) [ 000000000000000]
StgValue_133          (write            ) [ 000000000000000]
StgValue_134          (ret              ) [ 000000000000000]
base_addr_d2_0_i_i_i  (phi              ) [ 000000111110000]
tr_divS_0_i_i_i       (phi              ) [ 000000100000000]
tr_divS_0_i_cast_i_i  (zext             ) [ 000000000000000]
tmp_22_i_i            (icmp             ) [ 001111111111111]
tr_divS               (add              ) [ 001111111111111]
StgValue_140          (br               ) [ 000000000000000]
tmp_24_cast_i_i       (sext             ) [ 000000000000000]
sum1_i_i              (add              ) [ 000000000000000]
sum1_cast_i_i         (sext             ) [ 000000000000000]
outputs_addr          (getelementptr    ) [ 000000011111111]
base_addr_d1_5        (add              ) [ 001111111111111]
empty_32              (specregionend    ) [ 000000000000000]
StgValue_147          (br               ) [ 001111111111111]
tmp_23_i_i            (specregionbegin  ) [ 000000001111111]
StgValue_149          (speclooptripcount) [ 000000000000000]
outputs_addr_i_i_wr_s (writereq         ) [ 000000000000000]
StgValue_151          (br               ) [ 001111111111111]
i_0_i_i_i             (phi              ) [ 000000001000000]
i_0_i_cast_i_i        (zext             ) [ 000000000000000]
tmp_25_i_i            (icmp             ) [ 001111111111111]
i                     (add              ) [ 001111111111111]
StgValue_156          (br               ) [ 000000000000000]
tmp_26_i_i            (specregionbegin  ) [ 000000001100000]
StgValue_158          (specpipeline     ) [ 000000000000000]
StgValue_159          (switch           ) [ 000000000000000]
output_buffer_14_rea  (nbread           ) [ 000000000000000]
tmp_118               (extractvalue     ) [ 001111111111111]
StgValue_162          (br               ) [ 001111111111111]
output_buffer_13_rea  (nbread           ) [ 000000000000000]
tmp_117               (extractvalue     ) [ 001111111111111]
StgValue_165          (br               ) [ 001111111111111]
output_buffer_12_rea  (nbread           ) [ 000000000000000]
tmp_116               (extractvalue     ) [ 001111111111111]
StgValue_168          (br               ) [ 001111111111111]
output_buffer_11_rea  (nbread           ) [ 000000000000000]
tmp_115               (extractvalue     ) [ 001111111111111]
StgValue_171          (br               ) [ 001111111111111]
output_buffer_10_rea  (nbread           ) [ 000000000000000]
tmp_114               (extractvalue     ) [ 001111111111111]
StgValue_174          (br               ) [ 001111111111111]
output_buffer_9_read  (nbread           ) [ 000000000000000]
tmp_113               (extractvalue     ) [ 001111111111111]
StgValue_177          (br               ) [ 001111111111111]
output_buffer_8_read  (nbread           ) [ 000000000000000]
tmp_112               (extractvalue     ) [ 001111111111111]
StgValue_180          (br               ) [ 001111111111111]
output_buffer_7_read  (nbread           ) [ 000000000000000]
tmp_111               (extractvalue     ) [ 001111111111111]
StgValue_183          (br               ) [ 001111111111111]
output_buffer_6_read  (nbread           ) [ 000000000000000]
tmp_110               (extractvalue     ) [ 001111111111111]
StgValue_186          (br               ) [ 001111111111111]
output_buffer_5_read  (nbread           ) [ 000000000000000]
tmp_109               (extractvalue     ) [ 001111111111111]
StgValue_189          (br               ) [ 001111111111111]
output_buffer_4_read  (nbread           ) [ 000000000000000]
tmp_108               (extractvalue     ) [ 001111111111111]
StgValue_192          (br               ) [ 001111111111111]
output_buffer_3_read  (nbread           ) [ 000000000000000]
tmp_107               (extractvalue     ) [ 001111111111111]
StgValue_195          (br               ) [ 001111111111111]
output_buffer_2_read  (nbread           ) [ 000000000000000]
tmp_106               (extractvalue     ) [ 001111111111111]
StgValue_198          (br               ) [ 001111111111111]
output_buffer_1_read  (nbread           ) [ 000000000000000]
tmp_105               (extractvalue     ) [ 001111111111111]
StgValue_201          (br               ) [ 001111111111111]
output_buffer_0_read  (nbread           ) [ 000000000000000]
tmp_104               (extractvalue     ) [ 001111111111111]
StgValue_204          (br               ) [ 001111111111111]
output_buffer_15_rea  (nbread           ) [ 000000000000000]
tmp_103               (extractvalue     ) [ 001111111111111]
StgValue_207          (br               ) [ 001111111111111]
tmp_85_load_i_i       (phi              ) [ 000000001100000]
StgValue_209          (write            ) [ 000000000000000]
empty                 (specregionend    ) [ 000000000000000]
StgValue_211          (br               ) [ 001111111111111]
base_addr_d2_5        (add              ) [ 001111100001111]
outputs_addr_i_i_wr_5 (writeresp        ) [ 000000000000000]
empty_31              (specregionend    ) [ 000000000000000]
StgValue_219          (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_buffer_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_buffer_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_buffer_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_buffer_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_buffer_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_buffer_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_buffer_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_buffer_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_buffer_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_buffer_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_buffer_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_buffer_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_buffer_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_buffer_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_buffer_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_buffer_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="result_buffer_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="result_c_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_c_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="result_r_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_r_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="result_m_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_m_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="result_n_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_n_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cntl_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str276"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str277"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="outputs_offset_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="0" index="1" bw="31" slack="0"/>
<pin id="185" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_nbreadreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="result_c_V_read_nbread_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="33" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_c_V_read/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="result_r_V_read_nbread_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="33" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_r_V_read/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="result_m_V_read_nbread_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="33" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_m_V_read/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="empty_n_i7_0_i_i_nbread_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="33" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i7_0_i_i/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="result_buffer_V_read_nbread_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_buffer_V_read/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_133_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_133/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_writeresp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="1"/>
<pin id="237" dir="0" index="2" bw="32" slack="3"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="outputs_addr_i_i_wr_s/7 outputs_addr_i_i_wr_5/10 "/>
</bind>
</comp>

<comp id="240" class="1004" name="output_buffer_14_rea_nbread_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="17" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_14_rea/8 "/>
</bind>
</comp>

<comp id="246" class="1004" name="output_buffer_13_rea_nbread_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="17" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_13_rea/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="output_buffer_12_rea_nbread_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="17" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_12_rea/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="output_buffer_11_rea_nbread_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="17" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_11_rea/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="output_buffer_10_rea_nbread_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="17" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_10_rea/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="output_buffer_9_read_nbread_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_9_read/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="output_buffer_8_read_nbread_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="17" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_8_read/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="output_buffer_7_read_nbread_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="17" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_7_read/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="output_buffer_6_read_nbread_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="17" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_6_read/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="output_buffer_5_read_nbread_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_5_read/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="output_buffer_4_read_nbread_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="17" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_4_read/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="output_buffer_3_read_nbread_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="17" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_3_read/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="output_buffer_2_read_nbread_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="17" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_2_read/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="output_buffer_1_read_nbread_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="17" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_1_read/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="output_buffer_0_read_nbread_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="17" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_0_read/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="output_buffer_15_rea_nbread_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="17" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_15_rea/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="StgValue_209_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="3"/>
<pin id="339" dir="0" index="2" bw="16" slack="0"/>
<pin id="340" dir="0" index="3" bw="1" slack="0"/>
<pin id="341" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_209/9 "/>
</bind>
</comp>

<comp id="345" class="1005" name="base_addr_d2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d2 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="base_addr_d2_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr_d2/5 "/>
</bind>
</comp>

<comp id="355" class="1005" name="tm_0_i_i_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tm_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="tm_0_i_i_i_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tm_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="366" class="1005" name="base_addr_d2_0_i_i_i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="3"/>
<pin id="368" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="base_addr_d2_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="base_addr_d2_0_i_i_i_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="32" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr_d2_0_i_i_i/6 "/>
</bind>
</comp>

<comp id="377" class="1005" name="tr_divS_0_i_i_i_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="1"/>
<pin id="379" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tr_divS_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="tr_divS_0_i_i_i_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="31" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr_divS_0_i_i_i/6 "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_0_i_i_i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="1"/>
<pin id="390" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_0_i_i_i_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="31" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/8 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_85_load_i_i_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="401" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_85_load_i_i (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_85_load_i_i_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="16" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="16" slack="1"/>
<pin id="408" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="6" bw="16" slack="1"/>
<pin id="410" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="8" bw="16" slack="1"/>
<pin id="412" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="10" bw="16" slack="1"/>
<pin id="414" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="12" bw="16" slack="1"/>
<pin id="416" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="14" bw="16" slack="1"/>
<pin id="418" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="16" bw="16" slack="1"/>
<pin id="420" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="18" bw="16" slack="1"/>
<pin id="422" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="20" bw="16" slack="1"/>
<pin id="424" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="22" bw="16" slack="1"/>
<pin id="426" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="24" bw="16" slack="1"/>
<pin id="428" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="26" bw="16" slack="1"/>
<pin id="430" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="28" bw="16" slack="1"/>
<pin id="432" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="30" bw="16" slack="1"/>
<pin id="434" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_85_load_i_i/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_cast_i_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast_i_i/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_119_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="33" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_119/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_120_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="33" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_120/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_121_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="33" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_121/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_97_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_75_i_i_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="24" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="0" index="3" bw="6" slack="0"/>
<pin id="466" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_75_i_i/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_98_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_neg2_i_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg2_i_i/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_lshr2_i_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="31" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr2_i_i/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_lshr_f2_i_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="31" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="0" index="3" bw="6" slack="0"/>
<pin id="500" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f2_i_i/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_i_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="1"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_8_i_i_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i_i/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_9_i_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9_i_i/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_10_i_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_i_i/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_11_i_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11_i_i/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_12_i_i_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i_i/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="mLoops_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoops/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_96_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="0" index="1" bw="6" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_96/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_neg1_i_i_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="1"/>
<pin id="554" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg1_i_i/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_14_i_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="24" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="0" index="3" bw="6" slack="0"/>
<pin id="561" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_i_i/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_15_i_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="24" slack="0"/>
<pin id="569" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15_i_i/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_76_i_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="24" slack="0"/>
<pin id="575" dir="0" index="2" bw="24" slack="1"/>
<pin id="576" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_76_i_i/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_16_i_i_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="24" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_i_i/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_77_i_i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="31" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_i_i/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_neg_t1_i_i_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="31" slack="0"/>
<pin id="592" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t1_i_i/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_78_i_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78_i_i/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_17_i_i_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="32" slack="0"/>
<pin id="602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17_i_i/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp1_i_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1_i_i/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="base_addr_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_99_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="6" slack="0"/>
<pin id="621" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_neg4_i_i_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg4_i_i/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_lshr5_i_i_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="31" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="0" index="3" bw="6" slack="0"/>
<pin id="636" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr5_i_i/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_79_i_i_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="31" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_i_i/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_neg_t6_i_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="31" slack="0"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t6_i_i/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_lshr_f7_i_i_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="31" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="0" index="3" bw="6" slack="0"/>
<pin id="656" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f7_i_i/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_80_i_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="31" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80_i_i/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_op_i_i_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="0" index="2" bw="32" slack="0"/>
<pin id="669" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_op_i_i/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_18_i_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="2" bw="32" slack="0"/>
<pin id="677" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18_i_i/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_100_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="6" slack="0"/>
<pin id="685" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_neg_i_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i_i/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_lshr_i_i_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="0" index="2" bw="1" slack="0"/>
<pin id="699" dir="0" index="3" bw="6" slack="0"/>
<pin id="700" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_i_i/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_81_i_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="31" slack="0"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81_i_i/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_neg_t_i_i_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="31" slack="0"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t_i_i/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_lshr_f_i_i_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="31" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="0" index="3" bw="6" slack="0"/>
<pin id="720" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_i/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_82_i_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="31" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_i_i/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_op2_i_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="32" slack="0"/>
<pin id="733" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_op2_i_i/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_19_i_i_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="32" slack="0"/>
<pin id="741" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19_i_i/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tm_0_i_cast_i_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="5" slack="0"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tm_0_i_cast_i_i/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_20_i_i_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="1"/>
<pin id="752" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20_i_i/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tm_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tm/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_101_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="0"/>
<pin id="762" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_101/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_122_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="0"/>
<pin id="766" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_122/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tr_divS_0_i_cast_i_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="31" slack="0"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_divS_0_i_cast_i_i/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_22_i_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="2"/>
<pin id="775" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_i_i/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tr_divS_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="31" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_divS/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_24_cast_i_i_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast_i_i/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sum1_i_i_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="31" slack="5"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1_i_i/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sum1_cast_i_i_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="33" slack="0"/>
<pin id="794" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum1_cast_i_i/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="outputs_addr_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="0" index="1" bw="32" slack="0"/>
<pin id="799" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputs_addr/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="base_addr_d1_5_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="0" index="1" bw="18" slack="0"/>
<pin id="805" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr_d1_5/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="i_0_i_cast_i_i_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="31" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast_i_i/8 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_25_i_i_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="4"/>
<pin id="815" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i_i/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="i_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="31" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_118_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="17" slack="0"/>
<pin id="825" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_118/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_117_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="17" slack="0"/>
<pin id="829" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_117/8 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_116_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="17" slack="0"/>
<pin id="833" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_116/8 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_115_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="17" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_115/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_114_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="17" slack="0"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_114/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_113_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="17" slack="0"/>
<pin id="845" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_113/8 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_112_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="17" slack="0"/>
<pin id="849" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_112/8 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_111_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="17" slack="0"/>
<pin id="853" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_111/8 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_110_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="17" slack="0"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_110/8 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_109_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="17" slack="0"/>
<pin id="861" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_109/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_108_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="17" slack="0"/>
<pin id="865" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_108/8 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_107_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="17" slack="0"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_107/8 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_106_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="17" slack="0"/>
<pin id="873" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_106/8 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_105_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="17" slack="0"/>
<pin id="877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_105/8 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_104_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="17" slack="0"/>
<pin id="881" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_104/8 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_103_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="17" slack="0"/>
<pin id="885" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_103/8 "/>
</bind>
</comp>

<comp id="887" class="1004" name="base_addr_d2_5_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="3"/>
<pin id="889" dir="0" index="1" bw="10" slack="0"/>
<pin id="890" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr_d2_5/10 "/>
</bind>
</comp>

<comp id="893" class="1005" name="sext_cast_i_i_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="33" slack="5"/>
<pin id="895" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="sext_cast_i_i "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_119_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="906" class="1005" name="tmp_120_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_121_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_97_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_75_i_i_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="24" slack="1"/>
<pin id="925" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75_i_i "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_98_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="933" class="1005" name="p_lshr2_i_i_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="31" slack="1"/>
<pin id="935" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr2_i_i "/>
</bind>
</comp>

<comp id="938" class="1005" name="p_lshr_f2_i_i_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="31" slack="1"/>
<pin id="940" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f2_i_i "/>
</bind>
</comp>

<comp id="943" class="1005" name="mLoops_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mLoops "/>
</bind>
</comp>

<comp id="948" class="1005" name="base_addr_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_18_i_i_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="2"/>
<pin id="955" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18_i_i "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_19_i_i_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="3"/>
<pin id="960" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_19_i_i "/>
</bind>
</comp>

<comp id="967" class="1005" name="tm_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="5" slack="0"/>
<pin id="969" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tm "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_101_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="4" slack="3"/>
<pin id="974" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tr_divS_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="31" slack="0"/>
<pin id="984" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tr_divS "/>
</bind>
</comp>

<comp id="987" class="1005" name="outputs_addr_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="1"/>
<pin id="989" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outputs_addr "/>
</bind>
</comp>

<comp id="993" class="1005" name="base_addr_d1_5_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d1_5 "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_25_i_i_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25_i_i "/>
</bind>
</comp>

<comp id="1002" class="1005" name="i_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="31" slack="0"/>
<pin id="1004" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_118_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="tmp_117_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="16" slack="1"/>
<pin id="1014" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp_116_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="1"/>
<pin id="1019" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_116 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_115_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_115 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_114_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="1"/>
<pin id="1029" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_113_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="1"/>
<pin id="1034" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmp_112_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="1"/>
<pin id="1039" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="tmp_111_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="tmp_110_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="1"/>
<pin id="1049" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_109_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="1"/>
<pin id="1054" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_109 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_108_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="16" slack="1"/>
<pin id="1059" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_107_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="1"/>
<pin id="1064" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_106_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="1"/>
<pin id="1069" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_105_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="1"/>
<pin id="1074" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_104_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="1"/>
<pin id="1079" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_103_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="1"/>
<pin id="1084" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="base_addr_d2_5_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d2_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="186"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="80" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="82" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="82" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="82" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="82" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="118" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="120" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="122" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="136" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="172" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="172" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="172" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="172" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="172" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="172" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="172" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="172" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="172" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="172" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="172" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="172" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="172" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="8" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="172" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="6" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="172" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="4" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="172" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="174" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="176" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="344"><net_src comp="178" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="354"><net_src comp="348" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="358"><net_src comp="106" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="375"><net_src comp="345" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="369" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="380"><net_src comp="124" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="124" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="436"><net_src comp="402" pin="32"/><net_sink comp="336" pin=2"/></net>

<net id="440"><net_src comp="182" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="196" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="202" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="208" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="84" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="445" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="86" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="445" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="80" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="90" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="476"><net_src comp="84" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="441" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="86" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="441" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="92" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="501"><net_src comp="92" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="441" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="86" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="509"><net_src comp="94" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="94" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="62" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="96" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="62" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="527" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="52" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="562"><net_src comp="88" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="551" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="80" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="570"><net_src comp="98" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="556" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="100" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="102" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="593"><net_src comp="52" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="603"><net_src comp="589" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="546" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="598" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="578" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="84" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="516" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="86" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="52" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="516" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="637"><net_src comp="92" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="80" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="86" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="644"><net_src comp="631" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="52" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="92" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="516" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="80" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="86" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="651" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="617" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="645" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="661" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="678"><net_src comp="521" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="104" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="665" pin="3"/><net_sink comp="673" pin=2"/></net>

<net id="686"><net_src comp="84" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="505" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="86" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="52" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="505" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="701"><net_src comp="92" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="80" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="86" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="708"><net_src comp="695" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="52" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="92" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="505" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="80" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="86" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="728"><net_src comp="715" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="681" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="709" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="725" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="742"><net_src comp="510" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="104" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="729" pin="3"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="359" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="359" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="108" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="359" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="220" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="381" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="381" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="126" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="369" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="787" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="0" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="792" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="345" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="128" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="392" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="392" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="126" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="240" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="246" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="252" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="258" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="264" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="270" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="276" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="282" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="288" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="294" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="300" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="306" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="312" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="318" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="324" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="330" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="366" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="180" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="437" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="904"><net_src comp="441" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="909"><net_src comp="445" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="915"><net_src comp="449" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="921"><net_src comp="453" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="926"><net_src comp="461" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="931"><net_src comp="471" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="936"><net_src comp="485" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="941"><net_src comp="495" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="946"><net_src comp="538" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="951"><net_src comp="611" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="956"><net_src comp="673" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="961"><net_src comp="737" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="970"><net_src comp="754" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="975"><net_src comp="760" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="985"><net_src comp="777" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="990"><net_src comp="796" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="996"><net_src comp="802" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1001"><net_src comp="812" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="817" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1010"><net_src comp="823" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1015"><net_src comp="827" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="1020"><net_src comp="831" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="402" pin=6"/></net>

<net id="1025"><net_src comp="835" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="402" pin=8"/></net>

<net id="1030"><net_src comp="839" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="402" pin=10"/></net>

<net id="1035"><net_src comp="843" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="402" pin=12"/></net>

<net id="1040"><net_src comp="847" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="402" pin=14"/></net>

<net id="1045"><net_src comp="851" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="402" pin=16"/></net>

<net id="1050"><net_src comp="855" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="402" pin=18"/></net>

<net id="1055"><net_src comp="859" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="402" pin=20"/></net>

<net id="1060"><net_src comp="863" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="402" pin=22"/></net>

<net id="1065"><net_src comp="867" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="402" pin=24"/></net>

<net id="1070"><net_src comp="871" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="402" pin=26"/></net>

<net id="1075"><net_src comp="875" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="402" pin=28"/></net>

<net id="1080"><net_src comp="879" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="402" pin=30"/></net>

<net id="1085"><net_src comp="883" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1090"><net_src comp="887" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="369" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs | {7 9 10 11 12 13 14 }
	Port: cntl_V | {5 }
 - Input state : 
	Port: output_result.5 : outputs | {}
	Port: output_result.5 : outputs_offset | {1 }
	Port: output_result.5 : output_buffer_0 | {8 }
	Port: output_result.5 : output_buffer_1 | {8 }
	Port: output_result.5 : output_buffer_2 | {8 }
	Port: output_result.5 : output_buffer_3 | {8 }
	Port: output_result.5 : output_buffer_4 | {8 }
	Port: output_result.5 : output_buffer_5 | {8 }
	Port: output_result.5 : output_buffer_6 | {8 }
	Port: output_result.5 : output_buffer_7 | {8 }
	Port: output_result.5 : output_buffer_8 | {8 }
	Port: output_result.5 : output_buffer_9 | {8 }
	Port: output_result.5 : output_buffer_10 | {8 }
	Port: output_result.5 : output_buffer_11 | {8 }
	Port: output_result.5 : output_buffer_12 | {8 }
	Port: output_result.5 : output_buffer_13 | {8 }
	Port: output_result.5 : output_buffer_14 | {8 }
	Port: output_result.5 : output_buffer_15 | {8 }
	Port: output_result.5 : result_buffer_V | {3 5 }
	Port: output_result.5 : result_c_V | {3 }
	Port: output_result.5 : result_r_V | {3 }
	Port: output_result.5 : result_m_V | {3 }
	Port: output_result.5 : result_n_V | {4 }
	Port: output_result.5 : cntl_V | {}
  - Chain level:
	State 1
	State 2
	State 3
		tmp_97 : 1
		tmp_75_i_i : 1
		tmp_98 : 1
		p_neg2_i_i : 1
		p_lshr2_i_i : 2
		p_lshr_f2_i_i : 1
	State 4
		tmp_8_i_i : 1
		tmp_10_i_i : 1
		tmp_12_i_i : 1
		mLoops : 2
		tmp_14_i_i : 1
		tmp_15_i_i : 2
		tmp_76_i_i : 3
		tmp_16_i_i : 4
		p_neg_t1_i_i : 1
		tmp_17_i_i : 2
		tmp1_i_i : 3
		base_addr : 5
		tmp_99 : 1
		p_neg4_i_i : 1
		p_lshr5_i_i : 2
		tmp_79_i_i : 3
		p_neg_t6_i_i : 4
		p_lshr_f7_i_i : 1
		tmp_80_i_i : 2
		p_op_i_i : 5
		tmp_18_i_i : 6
		tmp_100 : 1
		p_neg_i_i : 1
		p_lshr_i_i : 2
		tmp_81_i_i : 3
		p_neg_t_i_i : 4
		p_lshr_f_i_i : 1
		tmp_82_i_i : 2
		p_op2_i_i : 5
		tmp_19_i_i : 6
	State 5
		tm_0_i_cast_i_i : 1
		tmp_20_i_i : 2
		tm : 1
		StgValue_125 : 3
		tmp_101 : 1
		StgValue_132 : 1
	State 6
		tr_divS_0_i_cast_i_i : 1
		tmp_22_i_i : 2
		tr_divS : 1
		StgValue_140 : 3
		tmp_24_cast_i_i : 1
		sum1_i_i : 2
		sum1_cast_i_i : 3
		outputs_addr : 4
	State 7
	State 8
		i_0_i_cast_i_i : 1
		tmp_25_i_i : 2
		i : 1
		StgValue_156 : 3
	State 9
		StgValue_209 : 1
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          p_neg2_i_i_fu_479         |    0    |    39   |
|          |           tmp_i_i_fu_505           |    0    |    39   |
|          |          tmp_9_i_i_fu_516          |    0    |    39   |
|          |          tmp_11_i_i_fu_527         |    0    |    39   |
|          |          p_neg1_i_i_fu_551         |    0    |    39   |
|    sub   |          tmp_15_i_i_fu_566         |    0    |    31   |
|          |         p_neg_t1_i_i_fu_589        |    0    |    38   |
|          |          p_neg4_i_i_fu_625         |    0    |    39   |
|          |         p_neg_t6_i_i_fu_645        |    0    |    38   |
|          |          p_neg_i_i_fu_689          |    0    |    39   |
|          |         p_neg_t_i_i_fu_709         |    0    |    38   |
|----------|------------------------------------|---------|---------|
|          |           tmp1_i_i_fu_605          |    0    |    32   |
|          |          base_addr_fu_611          |    0    |    32   |
|          |              tm_fu_754             |    0    |    15   |
|    add   |           tr_divS_fu_777           |    0    |    38   |
|          |           sum1_i_i_fu_787          |    0    |    39   |
|          |        base_addr_d1_5_fu_802       |    0    |    39   |
|          |              i_fu_817              |    0    |    38   |
|          |        base_addr_d2_5_fu_887       |    0    |    39   |
|----------|------------------------------------|---------|---------|
|          |            mLoops_fu_538           |    0    |    32   |
|          |          tmp_76_i_i_fu_572         |    0    |    24   |
|          |          tmp_17_i_i_fu_598         |    0    |    32   |
|  select  |           p_op_i_i_fu_665          |    0    |    32   |
|          |          tmp_18_i_i_fu_673         |    0    |    32   |
|          |          p_op2_i_i_fu_729          |    0    |    32   |
|          |          tmp_19_i_i_fu_737         |    0    |    32   |
|----------|------------------------------------|---------|---------|
|          |          tmp_8_i_i_fu_510          |    0    |    20   |
|          |          tmp_10_i_i_fu_521         |    0    |    20   |
|   icmp   |          tmp_12_i_i_fu_532         |    0    |    20   |
|          |          tmp_20_i_i_fu_749         |    0    |    20   |
|          |          tmp_22_i_i_fu_772         |    0    |    20   |
|          |          tmp_25_i_i_fu_812         |    0    |    20   |
|----------|------------------------------------|---------|---------|
|   read   |   outputs_offset_read_read_fu_182  |    0    |    0    |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_nbreadreq_fu_188        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |    result_c_V_read_nbread_fu_196   |    0    |    0    |
|          |    result_r_V_read_nbread_fu_202   |    0    |    0    |
|          |    result_m_V_read_nbread_fu_208   |    0    |    0    |
|          |   empty_n_i7_0_i_i_nbread_fu_214   |    0    |    0    |
|          | result_buffer_V_read_nbread_fu_220 |    0    |    0    |
|          | output_buffer_14_rea_nbread_fu_240 |    0    |    0    |
|          | output_buffer_13_rea_nbread_fu_246 |    0    |    0    |
|          | output_buffer_12_rea_nbread_fu_252 |    0    |    0    |
|          | output_buffer_11_rea_nbread_fu_258 |    0    |    0    |
|          | output_buffer_10_rea_nbread_fu_264 |    0    |    0    |
|  nbread  | output_buffer_9_read_nbread_fu_270 |    0    |    0    |
|          | output_buffer_8_read_nbread_fu_276 |    0    |    0    |
|          | output_buffer_7_read_nbread_fu_282 |    0    |    0    |
|          | output_buffer_6_read_nbread_fu_288 |    0    |    0    |
|          | output_buffer_5_read_nbread_fu_294 |    0    |    0    |
|          | output_buffer_4_read_nbread_fu_300 |    0    |    0    |
|          | output_buffer_3_read_nbread_fu_306 |    0    |    0    |
|          | output_buffer_2_read_nbread_fu_312 |    0    |    0    |
|          | output_buffer_1_read_nbread_fu_318 |    0    |    0    |
|          | output_buffer_0_read_nbread_fu_324 |    0    |    0    |
|          | output_buffer_15_rea_nbread_fu_330 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      StgValue_133_write_fu_226     |    0    |    0    |
|          |      StgValue_209_write_fu_336     |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_234        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        sext_cast_i_i_fu_437        |    0    |    0    |
|          |          tmp_77_i_i_fu_586         |    0    |    0    |
|          |          tmp_78_i_i_fu_595         |    0    |    0    |
|          |          tmp_79_i_i_fu_641         |    0    |    0    |
|   zext   |          tmp_80_i_i_fu_661         |    0    |    0    |
|          |          tmp_81_i_i_fu_705         |    0    |    0    |
|          |          tmp_82_i_i_fu_725         |    0    |    0    |
|          |       tm_0_i_cast_i_i_fu_745       |    0    |    0    |
|          |     tr_divS_0_i_cast_i_i_fu_768    |    0    |    0    |
|          |        i_0_i_cast_i_i_fu_808       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           tmp_119_fu_441           |    0    |    0    |
|          |           tmp_120_fu_445           |    0    |    0    |
|          |           tmp_121_fu_449           |    0    |    0    |
|          |           tmp_122_fu_764           |    0    |    0    |
|          |           tmp_118_fu_823           |    0    |    0    |
|          |           tmp_117_fu_827           |    0    |    0    |
|          |           tmp_116_fu_831           |    0    |    0    |
|          |           tmp_115_fu_835           |    0    |    0    |
|          |           tmp_114_fu_839           |    0    |    0    |
|extractvalue|           tmp_113_fu_843           |    0    |    0    |
|          |           tmp_112_fu_847           |    0    |    0    |
|          |           tmp_111_fu_851           |    0    |    0    |
|          |           tmp_110_fu_855           |    0    |    0    |
|          |           tmp_109_fu_859           |    0    |    0    |
|          |           tmp_108_fu_863           |    0    |    0    |
|          |           tmp_107_fu_867           |    0    |    0    |
|          |           tmp_106_fu_871           |    0    |    0    |
|          |           tmp_105_fu_875           |    0    |    0    |
|          |           tmp_104_fu_879           |    0    |    0    |
|          |           tmp_103_fu_883           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_97_fu_453           |    0    |    0    |
| bitselect|            tmp_98_fu_471           |    0    |    0    |
|          |            tmp_99_fu_617           |    0    |    0    |
|          |           tmp_100_fu_681           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          tmp_75_i_i_fu_461         |    0    |    0    |
|          |         p_lshr2_i_i_fu_485         |    0    |    0    |
|          |        p_lshr_f2_i_i_fu_495        |    0    |    0    |
|partselect|          tmp_14_i_i_fu_556         |    0    |    0    |
|          |         p_lshr5_i_i_fu_631         |    0    |    0    |
|          |        p_lshr_f7_i_i_fu_651        |    0    |    0    |
|          |          p_lshr_i_i_fu_695         |    0    |    0    |
|          |         p_lshr_f_i_i_fu_715        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|    shl   |            tmp_96_fu_546           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|          tmp_16_i_i_fu_578         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |           tmp_101_fu_760           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |       tmp_24_cast_i_i_fu_783       |    0    |    0    |
|          |        sum1_cast_i_i_fu_792        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   1026  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   base_addr_d1_5_reg_993   |   32   |
|base_addr_d2_0_i_i_i_reg_366|   32   |
|   base_addr_d2_5_reg_1087  |   32   |
|    base_addr_d2_reg_345    |   32   |
|      base_addr_reg_948     |   32   |
|      i_0_i_i_i_reg_388     |   31   |
|         i_reg_1002         |   31   |
|       mLoops_reg_943       |   32   |
|    outputs_addr_reg_987    |   16   |
|     p_lshr2_i_i_reg_933    |   31   |
|    p_lshr_f2_i_i_reg_938   |   31   |
|    sext_cast_i_i_reg_893   |   33   |
|     tm_0_i_i_i_reg_355     |    5   |
|         tm_reg_967         |    5   |
|       tmp_101_reg_972      |    4   |
|      tmp_103_reg_1082      |   16   |
|      tmp_104_reg_1077      |   16   |
|      tmp_105_reg_1072      |   16   |
|      tmp_106_reg_1067      |   16   |
|      tmp_107_reg_1062      |   16   |
|      tmp_108_reg_1057      |   16   |
|      tmp_109_reg_1052      |   16   |
|      tmp_110_reg_1047      |   16   |
|      tmp_111_reg_1042      |   16   |
|      tmp_112_reg_1037      |   16   |
|      tmp_113_reg_1032      |   16   |
|      tmp_114_reg_1027      |   16   |
|      tmp_115_reg_1022      |   16   |
|      tmp_116_reg_1017      |   16   |
|      tmp_117_reg_1012      |   16   |
|      tmp_118_reg_1007      |   16   |
|       tmp_119_reg_901      |   32   |
|       tmp_120_reg_906      |   32   |
|       tmp_121_reg_912      |   32   |
|     tmp_18_i_i_reg_953     |   32   |
|     tmp_19_i_i_reg_958     |   32   |
|     tmp_25_i_i_reg_998     |    1   |
|     tmp_75_i_i_reg_923     |   24   |
|   tmp_85_load_i_i_reg_399  |   16   |
|       tmp_97_reg_918       |    1   |
|       tmp_98_reg_928       |    1   |
|   tr_divS_0_i_i_i_reg_377  |   31   |
|       tr_divS_reg_982      |   31   |
+----------------------------+--------+
|            Total           |   900  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_234 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.656  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1026  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   900  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   900  |  1026  |
+-----------+--------+--------+--------+
