// Seed: 832472970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output tri0 id_7;
  inout wire id_6;
  input wire id_5;
  inout uwire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_8 = 1;
  logic id_9;
  assign id_4 = 1;
  wire [1 : -1] id_10;
  wire id_11, id_12;
  wire id_13;
  assign id_7 = 1'b0;
endmodule
module module_1 #(
    parameter id_8 = 32'd61
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_10,
      id_6,
      id_6,
      id_12,
      id_11
  );
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire _id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 : id_8] id_13;
endmodule
