//
// Created by marijn on 4/1/23.
//
#include "i2c.h"


/*!< static */
static inline void I2C_GPIO_to_args(uint32_t i2c_pin, I2C_TypeDef** i2c, uint8_t* alternate_function, GPIO_TypeDef** port, uint8_t* pin) {
	uint8_t dev_id =		(i2c_pin >> 16);
	(*i2c) =				id_to_dev(*((dev_id_t*)&dev_id));
	(*alternate_function) =	(i2c_pin >> 8) & 0xfu;
	(*port) =				int_to_GPIO(i2c_pin >> 4);
	(*pin) =				i2c_pin & 0xfu;
}
static inline void enable_I2C_clock(I2C_TypeDef* i2c) {
	RCC->APB1ENR |= (0b1u << (((uint32_t)i2c - APB1PERIPH_BASE) >> 10u));
}

static inline void I2C_reset_flags(I2C_TypeDef* i2c) {
	(void)i2c->SR1;
	(void)i2c->SR2;
}

static inline uint8_t I2C_wait_idle(I2C_TypeDef* i2c, uint32_t timeout) {
	uint64_t start = tick;
	while (i2c->SR2 & I2C_SR2_BUSY) { if (tick - start > timeout) { I2C_reset_flags(i2c); return -1; } }
	I2C_reset_flags(i2c);
	return 0;
}

static inline uint32_t I2C_transmit(I2C_TypeDef* i2c, const uint8_t* buffer, uint32_t size, uint32_t timeout) {
	uint64_t start = tick;
	for (uint32_t i = 0; i < size; i++) {
		while (!(i2c->SR1 & I2C_SR1_TXE || i2c->SR1 & I2C_SR1_BTF)) {
			if (tick - start > timeout || i2c->SR1 & I2C_SR1_TIMEOUT) { return i; }
		} i2c->DR = buffer[i];
	} while (!(i2c->SR1 & I2C_SR1_BTF)) {  // wait for BTF to set
		if (tick - start > timeout || i2c->SR1 & I2C_SR1_TIMEOUT) { return size - 1; }
	}
	I2C_reset_flags(i2c);
	return size;
}
static inline uint32_t I2C_receive(I2C_TypeDef* i2c, uint8_t* buffer, uint32_t size, uint32_t timeout) {
	uint64_t start = tick;
	for (uint32_t i = 0; i < size; i++) {
		// if (size - i == 1) { i2c->CR1 &= ~I2C_CR1_ACK; i2c->CR1 |= I2C_CR1_STOP; }  // stop transmission after next byte (TODO: check if needed)
		while (!(i2c->SR1 & I2C_SR1_RXNE || i2c->SR1 & I2C_SR1_BTF)) {
			if (tick - start > timeout || i2c->SR1 & I2C_SR1_TIMEOUT) { return i; }
		} buffer[i] = i2c->DR;
	}
	I2C_reset_flags(i2c);
	return size;
}

static inline uint8_t I2C_start_master(I2C_TypeDef* i2c, uint8_t address, uint32_t timeout) {  // start and address
	uint64_t start = tick;
	i2c->CR1 |= I2C_CR1_PE;					// enable device
	i2c->CR1 |= I2C_CR1_ACK;				// enable acknowledgement generation (RX)
	i2c->CR1 |= I2C_CR1_START;				// generate start condition
	while (!(  // wait until the start condition is sent
			(i2c->SR1 & I2C_SR1_SB) &&		// start bit detected
			(i2c->SR2 & I2C_SR2_MSL) &&		// master mode (set when SR1_SB is set)
			(i2c->SR2 & I2C_SR2_BUSY)		// data transfer over bus started
	)) { if (tick - start > timeout || i2c->SR1 & I2C_SR1_TIMEOUT) { return -1; } }

	i2c->DR = address;  // send the address
	while (!(i2c->SR1 & I2C_SR1_ADDR)) {  // wait until the address is sent
		if (tick - start > timeout || i2c->SR1 & I2C_SR1_TIMEOUT) { return -1; }
	}

	I2C_reset_flags(i2c);
	return 0;
}
static inline uint8_t I2C_start_slave(I2C_TypeDef* i2c, uint32_t timeout) {
	uint64_t start = tick;
	i2c->CR1 |= I2C_CR1_PE;					// enable device
	i2c->CR1 |= I2C_CR1_ACK;				// enable acknowledgement generation (RX)
	while (!(i2c->SR1 & I2C_SR1_ADDR)) {  // wait until the address is sent
		if (tick - start > timeout || i2c->SR1 & I2C_SR1_TIMEOUT) { return -1; }
	}

	I2C_reset_flags(i2c);
	return 0;
}
static inline void I2C_stop_master(I2C_TypeDef* i2c) {
	i2c->CR1 &= ~I2C_CR1_ACK;
	i2c->CR1 |= I2C_CR1_STOP;  // send stop condition
	I2C_reset_flags(i2c);
}
static inline void I2C_stop_slave(I2C_TypeDef* i2c, uint32_t timeout) {
	uint64_t start = tick;
	i2c->CR1 &= ~I2C_CR1_ACK;
	while (!(i2c->SR1 & I2C_SR1_STOPF || i2c->SR1 & I2C_SR1_AF)) {  // wait until the stop bit or nack is sent
		if (tick - start > timeout || i2c->SR1 & I2C_SR1_TIMEOUT) { i2c->CR1 &= ~I2C_CR1_PE; return; }  // disable device
	}
	I2C_reset_flags(i2c);
}


/*!< init / enable / disable */
void disable_I2C_clock(I2C_TypeDef* i2c) {
	RCC->APB1ENR &= ~(0b1u << (((uint32_t)i2c - APB1PERIPH_BASE) >> 10u));
}
void fconfig_I2C(I2C_GPIO_t scl, I2C_GPIO_t sda, uint16_t own_address, I2C_address_t address_type, uint8_t dual_address) {
	uint8_t freq = APB1_clock_frequency / 1000000ul;
	if ((((double)APB1_clock_frequency) / 1000000ul) - freq > 0.0) { freq++; }
	if (freq < 2 || scl == I2C_PIN_DISABLE || sda == I2C_PIN_DISABLE) { return; }
	I2C_TypeDef		*scl_i2c =	NULL,	*sda_i2c =	NULL,	*i2c = NULL;
	GPIO_TypeDef	*scl_port =	NULL,	*sda_port =	NULL;
	uint8_t			scl_af = 0, sda_af = 0, scl_pin = 0, sda_pin = 0;
	I2C_GPIO_to_args(scl, &scl_i2c, &scl_af, &scl_port, &scl_pin);
	I2C_GPIO_to_args(sda, &sda_i2c, &sda_af, &sda_port, &sda_pin);
	if (scl_i2c != sda_i2c) { return; }; i2c = scl_i2c;
	fconfig_GPIO(scl_port, scl_pin, GPIO_alt_func, GPIO_no_pull, GPIO_open_drain, GPIO_high_speed, scl_af);
	fconfig_GPIO(sda_port, sda_pin, GPIO_alt_func, GPIO_no_pull, GPIO_open_drain, GPIO_high_speed, sda_af);
	enable_I2C_clock(i2c);
	reset_I2C(i2c);
	i2c->OAR1 = (address_type << 15) | (0x3ff & (own_address << (1 - address_type)));
	if (dual_address) { i2c->OAR2 = (0xff & ((dual_address << 1) | 0b1u)); }  // enable dual addressing
	i2c->OAR1 |= 0b1u << 14;		// bit 14 should always be kept at one
	disable_I2C(i2c);
	i2c->CR1 |= I2C_CR1_NOSTRETCH;	// disable clock stretching
	i2c->CR2 = freq & 0x1Ful;		// set frequency
	i2c->CCR = 5 * freq;			// set scl freq to 1 MHz
	i2c->TRISE = freq + 1;			// set max rise time
	i2c->CR2 |= I2C_CR2_ITBUFEN | I2C_CR2_ITEVTEN | I2C_CR2_ITERREN;
	enable_I2C(i2c);
	i2c->CR1 |= I2C_CR1_ACK;
}
void config_I2C(I2C_GPIO_t scl, I2C_GPIO_t sda, uint8_t own_address) {
	fconfig_I2C(scl, sda, own_address, i2c_address_7bit, 0x00);
}
void reset_I2C(I2C_TypeDef* i2c) {
	disable_I2C(i2c);
	i2c->CR1 |= I2C_CR1_SWRST;
	while (!(i2c->CR1 & I2C_CR1_SWRST));
	i2c->CR1 &= ~I2C_CR1_SWRST;
	while (i2c->CR1 & I2C_CR1_SWRST);
}
void enable_I2C(I2C_TypeDef* i2c) {
	i2c->CR1 |= I2C_CR1_PE;
	while (!(i2c->CR1 & I2C_CR1_PE));  // infinite loop if device is broken
}
void disable_I2C(I2C_TypeDef* i2c) {
	i2c->CR1 &= ~I2C_CR1_PE;
	while (i2c->CR1 & I2C_CR1_PE);  // infinite loop if device is broken
}


/*!< master input / output */
uint8_t I2C_master_address(I2C_TypeDef* i2c, uint8_t i2c_address, uint32_t timeout) {
	uint64_t start = tick;
	if (I2C_wait_idle(i2c, timeout)) { return -1; }
	uint8_t ret = I2C_start_master(i2c, i2c_address << 1, timeout - (tick - start));
	I2C_stop_master(i2c);
	return ret;
}
uint32_t I2C_master_write(I2C_TypeDef* i2c, uint8_t i2c_address, const uint8_t* buffer, uint32_t size, uint32_t timeout) {
	uint64_t start = tick;
	if (I2C_wait_idle(i2c, timeout)) { return 0; }
	if (I2C_start_master(i2c, i2c_address << 1, timeout - (tick - start))) {
		I2C_stop_master(i2c);
		return 0;
	}
	uint32_t tx_size = I2C_transmit(i2c, buffer, size, timeout - (tick - start));
	I2C_stop_master(i2c);
	return tx_size;
}
uint32_t I2C_master_read(I2C_TypeDef* i2c, uint8_t i2c_address, uint8_t* buffer, uint32_t size, uint32_t timeout) {
	uint64_t start = tick;
	if (I2C_wait_idle(i2c, timeout)) { return 0; }
	if (I2C_start_master(i2c, (i2c_address << 1) | 0b1ul, timeout - (tick - start))) {
		I2C_stop_master(i2c);
		return 0;
	}
	uint32_t rx_size = I2C_receive(i2c, buffer, size, timeout - (tick - start));
	I2C_stop_master(i2c);
	return rx_size;
}
uint32_t I2C_master_write_reg(I2C_TypeDef* i2c, uint8_t i2c_address, uint8_t reg_address, const uint8_t* buffer, uint32_t size, uint32_t timeout) {
	uint64_t start = tick;
	if (I2C_wait_idle(i2c, timeout)) { return 0; }
	if (I2C_start_master(i2c, i2c_address << 1, timeout - (tick - start)) ||
		(!I2C_transmit(i2c, &reg_address, 1, timeout - (tick - start)))) {
		I2C_stop_master(i2c);
		return 0;
	}
	uint32_t tx_size = I2C_transmit(i2c, buffer, size, timeout - (tick - start));
	I2C_stop_master(i2c);
	return tx_size;
}
uint32_t I2C_master_read_reg(I2C_TypeDef* i2c, uint8_t i2c_address, uint8_t reg_address, uint8_t* buffer, uint32_t size, uint32_t timeout) {
	uint64_t start = tick;
	if (I2C_wait_idle(i2c, timeout)) { return 0; }
	if (I2C_start_master(i2c, i2c_address << 1, timeout - (tick - start)) ||
		(!I2C_transmit(i2c, &reg_address, 1, timeout - (tick - start))) ||
		I2C_start_master(i2c, (i2c_address << 1) | 0b1ul, timeout - (tick - start))) {
		I2C_stop_master(i2c);
		return 0;
	}
	uint32_t rx_size = I2C_receive(i2c, buffer, size, timeout - (tick - start));
	I2C_stop_master(i2c);
	return rx_size;
}


/*!< slave input / output */ /*
uint32_t I2C_slave_write(I2C_TypeDef* i2c, const uint8_t* buffer, uint32_t size, uint32_t timeout) {
	uint64_t start = tick;
	if (I2C_start_slave(i2c, timeout - (tick - start))) { return -1; }
	I2C_stop_slave(i2c, timeout - (tick - start));
	return 0;
}
uint32_t I2C_slave_read(I2C_TypeDef* i2c, uint8_t* buffer, uint32_t size, uint32_t timeout) {
	uint64_t start = tick;
	if (I2C_start_slave(i2c, timeout - (tick - start))) { return 0; }
	uint32_t rx_size = I2C_receive(i2c, buffer, size, timeout - (tick - start));
	I2C_stop_slave(i2c, timeout - (tick - start));
	return rx_size;
}
*/


/*!< slave input / output irq */ /*
uint32_t start_I2C_slave_read_irq(I2C_TypeDef* i2c, io_buffer_t* buffer, uint8_t fifo) {
	return 0;
}
uint32_t stop_I2C_slave_read_IT(I2C_TypeDef* i2c) {
	return 0;
}
*/


/*!< irq */ /*
extern void I2C1_IRQHandler(void) {
	return;
}
*/