$date
	Sat Mar  8 13:32:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module moore_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # i $end
$var reg 1 $ rst $end
$scope module mrr $end
$var wire 1 " clk $end
$var wire 1 # i $end
$var wire 1 $ rst $end
$var wire 1 ! y $end
$var wire 2 % q [1:0] $end
$var wire 2 & d [1:0] $end
$scope module f1 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 $ rst $end
$var reg 1 ( q $end
$upscope $end
$scope module f2 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 $ rst $end
$var reg 1 * q $end
$upscope $end
$scope module m1 $end
$var wire 1 # i $end
$var wire 2 + q [1:0] $end
$var wire 2 , d [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0x ,
b0 +
0*
x)
0(
0'
b0x &
b0 %
1$
x#
0"
0!
$end
#5
1"
#10
0)
b0 &
b0 ,
0"
1#
0$
#15
1"
#20
0"
#25
1"
#30
0"
#35
1)
b1 &
b1 ,
1"
0#
#40
0"
#45
0)
1'
b10 &
b10 ,
b1 %
b1 +
1*
1"
#50
0"
#55
1)
b11 &
b11 ,
1(
b10 %
b10 +
0*
1"
#60
0"
#65
0'
b1 &
b1 ,
1!
b11 %
b11 +
1*
1"
#70
0"
#75
1'
0)
b10 &
b10 ,
0!
b1 %
b1 +
0(
1"
#80
0'
b0 &
b0 ,
0"
1#
#85
b0 %
b0 +
0*
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1)
b1 &
b1 ,
1"
0#
#160
0"
#165
0)
1'
b10 &
b10 ,
b1 %
b1 +
1*
1"
#170
0"
#175
1)
b11 &
b11 ,
1(
b10 %
b10 +
0*
1"
#180
0"
#185
0'
b1 &
b1 ,
1!
b11 %
b11 +
1*
1"
#190
0"
#195
1'
0)
b10 &
b10 ,
0!
b1 %
b1 +
0(
1"
#200
0"
#205
1)
b11 &
b11 ,
0*
b10 %
b10 +
1(
1"
#210
0"
#215
0'
b1 &
b1 ,
1!
b11 %
b11 +
1*
1"
#220
0"
#225
1'
0)
b10 &
b10 ,
0!
b1 %
b1 +
0(
1"
#230
0"
#235
1)
b11 &
b11 ,
1(
b10 %
b10 +
0*
1"
#240
0"
#245
0'
b1 &
b1 ,
1!
b11 %
b11 +
1*
1"
#250
0"
#255
1'
0)
b10 &
b10 ,
0!
b1 %
b1 +
0(
1"
