<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 2014</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca2014">20. HPCA 2014:
Orlando, FL, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca2014">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca2014">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca2014">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca2014">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p> 
<ul>
<li id="KurianDK14"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kurian:George">George Kurian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Devadas:Srinivas">Srinivas Devadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khan:Omer">Omer Khan</a>:<br /><b>Locality-aware data replication in the Last-Level Cache.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835921"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KurianDK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KurianDK14.xml">XML</a></small></small></li>
<li id="WangJXSX14"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zhe">Zhe Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Cong">Cong Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sun:Guangyu">Guangyu Sun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>:<br /><b>Adaptive placement and migration policy for an STT-RAM-based hybrid cache.</b> 13-24<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835933"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WangJXSX14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WangJXSX14.xml">XML</a></small></small></li>
<li id="AhnYC14"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Junwhan">Junwhan Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yoo:Sungjoo">Sungjoo Yoo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Kiyoung">Kiyoung Choi</a>:<br /><b>DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture.</b> 25-36<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835944"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AhnYC14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AhnYC14.xml">XML</a></small></small></li>
<li id="NugterenBCB14"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nugteren:Cedric">Cedric Nugteren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Braak:Gert=Jan_van_den">Gert-Jan van den Braak</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Corporaal:Henk">Henk Corporaal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bal:Henri_E=">Henri E. Bal</a>:<br /><b>A detailed GPU cache model based on reuse distance theory.</b> 37-48<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835955"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/NugterenBCB14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/NugterenBCB14.xml">XML</a></small></small></li>
<li id="PalframanKL14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Palframan:David_J=">David J. Palframan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Precision-aware soft error protection for GPUs.</b> 49-59<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835966"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PalframanKL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PalframanKL14.xml">XML</a></small></small></li>
<li id="BalasubramanianS14"><a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramanian:Raghuraman">Raghuraman Balasubramanian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>:<br /><b>Understanding the impact of gate-level physical reliability effects on whole program execution.</b> 60-71<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835976"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BalasubramanianS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BalasubramanianS14.xml">XML</a></small></small></li>
<li id="KarpuzcuAK14"><a href="http://dblp.dagstuhl.de/pers/hc/k/Karpuzcu:Ulya_R=">Ulya R. Karpuzcu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Akturk:Ismail">Ismail Akturk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>:<br /><b>Accordion: Toward soft Near-Threshold Voltage Computing.</b> 72-83<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835977"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KarpuzcuAK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KarpuzcuAK14.xml">XML</a></small></small></li>
<li id="AgrawalAT14"><a href="http://dblp.dagstuhl.de/pers/hc/a/Agrawal:Aditya">Aditya Agrawal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ansari:Amin">Amin Ansari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules.</b> 84-95<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835978"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AgrawalAT14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AgrawalAT14.xml">XML</a></small></small></li>
<li id="HuangHFS14"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Ruirui_C=">Ruirui C. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Halberg:Erik">Erik Halberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Ferraiuolo:Andrew">Andrew Ferraiuolo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:G=_Edward">G. Edward Suh</a>:<br /><b>Low-overhead and high coverage run-time race detection through selective meta-data management.</b> 96-107<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835979"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HuangHFS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HuangHFS14.xml">XML</a></small></small></li>
<li id="FytrakiVKFG14"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fytraki:Sotiria">Sotiria Fytraki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vlachos:Evangelos">Evangelos Vlachos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Ko=ccedil=berber:Yusuf_Onur">Yusuf Onur Ko&#231;berber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grot:Boris">Boris Grot</a>:<br /><b>FADE: A programmable filtering accelerator for instruction-grain monitoring.</b> 108-119<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835922"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FytrakiVKFG14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FytrakiVKFG14.xml">XML</a></small></small></li>
<li id="QiMAT14"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qi:Shanxiang">Shanxiang Qi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muzahid:Abdullah">Abdullah Muzahid</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Wonsun">Wonsun Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Dynamically detecting and tolerating IF-Condition Data Races.</b> 120-131<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835923"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/QiMAT14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/QiMAT14.xml">XML</a></small></small></li>
<li id="ZhengMW14"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Wenli">Wenli Zheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Ma:Kai">Kai Ma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Xiaorui">Xiaorui Wang</a>:<br /><b>Exploiting thermal energy storage to reduce data center capital and operating expenses.</b> 132-141<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835924"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ZhengMW14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ZhengMW14.xml">XML</a></small></small></li>
<li id="0001A14"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wong_0001:Daniel">Daniel Wong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Annavaram:Murali">Murali Annavaram</a>:<br /><b>Implications of high energy proportional servers on cluster-wide energy proportionality.</b> 142-153<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835925"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/0001A14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/0001A14.xml">XML</a></small></small></li>
<li id="GuevaraLL14"><a href="http://dblp.dagstuhl.de/pers/hc/g/Guevara:Marisabel">Marisabel Guevara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lubin:Benjamin">Benjamin Lubin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Benjamin_C=">Benjamin C. Lee</a>:<br /><b>Strategies for anticipating risk in heterogeneous system design.</b> 154-164<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835926"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GuevaraLL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GuevaraLL14.xml">XML</a></small></small></li>
<li id="ElverN14"><a href="http://dblp.dagstuhl.de/pers/hc/e/Elver:Marco">Marco Elver</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarajan:Vijay">Vijay Nagarajan</a>:<br /><b>TSO-CC: Consistency directed cache coherence for TSO.</b> 165-176<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835927"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ElverN14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ElverN14.xml">XML</a></small></small></li>
<li id="DemetriadesC14"><a href="http://dblp.dagstuhl.de/pers/hc/d/Demetriades:Socrates">Socrates Demetriades</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Sangyeun">Sangyeun Cho</a>:<br /><b>Stash directory: A scalable directory for many-core coherence.</b> 177-188<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835928"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DemetriadesC14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DemetriadesC14.xml">XML</a></small></small></li>
<li id="HechtmanCHTBHRW14"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hechtman:Blake_A=">Blake A. Hechtman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Che:Shuai">Shuai Che</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hower:Derek_R=">Derek R. Hower</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tian:Yingying">Yingying Tian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Beckmann:Bradford_M=">Bradford M. Beckmann</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>QuickRelease: A throughput-oriented approach to release consistency on GPUs.</b> 189-200<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835930"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HechtmanCHTBHRW14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HechtmanCHTBHRW14.xml">XML</a></small></small></li>
<li id="ElwellRAP14"><a href="http://dblp.dagstuhl.de/pers/hc/e/Elwell:Jesse">Jesse Elwell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Riley:Ryan">Ryan Riley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abu=Ghazaleh:Nael_B=">Nael B. Abu-Ghazaleh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Ponomarev:Dmitry">Dmitry Ponomarev</a>:<br /><b>A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks.</b> 201-212<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835931"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ElwellRAP14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ElwellRAP14.xml">XML</a></small></small></li>
<li id="FletcherRYDKD14"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fletcher:Christopher_W=">Christopher W. Fletcher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ren:Ling">Ling Ren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Xiangyao">Xiangyao Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dijk:Marten_van">Marten van Dijk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khan:Omer">Omer Khan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Devadas:Srinivas">Srinivas Devadas</a>:<br /><b>Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs.</b> 213-224<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835932"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FletcherRYDKD14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FletcherRYDKD14.xml">XML</a></small></small></li>
<li id="WangFS14"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Yao">Yao Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Ferraiuolo:Andrew">Andrew Ferraiuolo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:G=_Edward">G. Edward Suh</a>:<br /><b>Timing channel protection for a shared memory controller.</b> 225-236<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835934"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WangFS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WangFS14.xml">XML</a></small></small></li>
<li id="AwadS14"><a href="http://dblp.dagstuhl.de/pers/hc/a/Awad:Amro">Amro Awad</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>:<br /><b>STM: Cloning the spatial and temporal memory access behavior.</b> 237-247<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835935"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AwadS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AwadS14.xml">XML</a></small></small></li>
<li id="ElTantawyMOA14"><a href="http://dblp.dagstuhl.de/pers/hc/e/ElTantawy:Ahmed">Ahmed ElTantawy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Ma:Jessica_Wenjie">Jessica Wenjie Ma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Connor:Mike">Mike O'Connor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aamodt:Tor_M=">Tor M. Aamodt</a>:<br /><b>A scalable multi-path microarchitecture for efficient GPU control flow.</b> 248-259<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835936"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ElTantawyMOA14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ElTantawyMOA14.xml">XML</a></small></small></li>
<li id="LeeSMKSCR14"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Minseok">Minseok Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Song:Seokwoo">Seokwoo Song</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moon:Joosik">Joosik Moon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Woong">Woong Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Yeon=Gon">Yeon-Gon Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ryu:Soojung">Soojung Ryu</a>:<br /><b>Improving GPGPU resource utilization through alternative thread block scheduling.</b> 260-271<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835937"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LeeSMKSCR14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LeeSMKSCR14.xml">XML</a></small></small></li>
<li id="JiaSM14"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jia:Wenhao">Wenhao Jia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shaw:Kelly_A=">Kelly A. Shaw</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>:<br /><b>MRPB: Memory request prioritization for massively parallel processors.</b> 272-283<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835938"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JiaSM14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JiaSM14.xml">XML</a></small></small></li>
<li id="XiangYZ14"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xiang:Ping">Ping Xiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Yi">Yi Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Huiyang">Huiyang Zhou</a>:<br /><b>Warp-level divergence in GPUs: Characterization, impact, and mitigation.</b> 284-295<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835939"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/XiangYZ14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/XiangYZ14.xml">XML</a></small></small></li>
<li id="ChenZWP14"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Lizhong">Lizhong Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Lihang">Lihang Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Ruisheng">Ruisheng Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pinkston:Timothy_Mark">Timothy Mark Pinkston</a>:<br /><b>MP3: Minimizing performance penalty for power-gating of Clos network-on-chip.</b> 296-307<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835940"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChenZWP14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChenZWP14.xml">XML</a></small></small></li>
<li id="WonCGHS14"><a href="http://dblp.dagstuhl.de/pers/hc/w/Won:Jae=Yeon">Jae-Yeon Won</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Xi">Xi Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gratz:Paul">Paul Gratz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Jiang">Jiang Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Soteriou:Vassos">Vassos Soteriou</a>:<br /><b>Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management.</b> 308-319<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835941"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WonCGHS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WonCGHS14.xml">XML</a></small></small></li>
<li id="DiTomasoKL14"><a href="http://dblp.dagstuhl.de/pers/hc/d/DiTomaso:Dominic">Dominic DiTomaso</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kodi:Avinash_Karanth">Avinash Karanth Kodi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Louri:Ahmed">Ahmed Louri</a>:<br /><b>QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers.</b> 320-331<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835942"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DiTomasoKL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DiTomasoKL14.xml">XML</a></small></small></li>
<li id="KimKMYK14"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hanjoon">Hanjoon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Gwangsun">Gwangsun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Maeng:Seungryoul">Seungryoul Maeng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yeo:Hwasoo">Hwasoo Yeo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>:<br /><b>Transportation-network-inspired network-on-chip.</b> 332-343<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835943"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KimKMYK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KimKMYK14.xml">XML</a></small></small></li>
<li id="XieTHC14"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xie:Mingli">Mingli Xie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tong:Dong">Dong Tong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Kan">Kan Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cheng:Xu">Xu Cheng</a>:<br /><b>Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning.</b> 344-355<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835945"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/XieTHC14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/XieTHC14.xml">XML</a></small></small></li>
<li id="ChangLCAWKM14"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Kevin_Kai=Wei">Kevin Kai-Wei Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Donghyuk">Donghyuk Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chishti:Zeshan">Zeshan Chishti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alameldeen:Alaa_R=">Alaa R. Alameldeen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkerson:Chris">Chris Wilkerson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Yoongu">Yoongu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>Improving DRAM performance by parallelizing refreshes with accesses.</b> 356-367<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835946"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChangLCAWKM14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChangLCAWKM14.xml">XML</a></small></small></li>
<li id="ZhangPXSX14"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Tao">Tao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Poremba:Matthew">Matthew Poremba</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Cong">Cong Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sun:Guangyu">Guangyu Sun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>:<br /><b>CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture.</b> 368-379<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835947"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ZhangPXSX14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ZhangPXSX14.xml">XML</a></small></small></li>
<li id="WangDDS14"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Wei">Wei Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dey:Tanima">Tanima Dey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Jack_W=">Jack W. Davidson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Soffa:Mary_Lou">Mary Lou Soffa</a>:<br /><b>DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead.</b> 380-391<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835948"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WangDDS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WangDDS14.xml">XML</a></small></small></li>
<li id="ZhangBES14"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Meng">Meng Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bingham:Jesse_D=">Jesse D. Bingham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Erickson:John">John Erickson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>:<br /><b>PVCoherence: Designing flat coherence protocols for scalable verification.</b> 392-403<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835949"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ZhangBES14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ZhangBES14.xml">XML</a></small></small></li>
<li id="GopeL14"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gope:Dibakar">Dibakar Gope</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Atomic SC for simple in-order processors.</b> 404-415<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835950"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GopeL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GopeL14.xml">XML</a></small></small></li>
<li id="LiuXGZC14"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Yutao">Yutao Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xia:Yubin">Yubin Xia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Guan:Haibing">Haibing Guan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zang:Binyu">Binyu Zang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Haibo">Haibo Chen</a>:<br /><b>Concurrent and consistent virtual machine introspection with hardware transactional memory.</b> 416-427<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835951"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LiuXGZC14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LiuXGZC14.xml">XML</a></small></small></li>
<li id="PeraisS14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Perais:Arthur">Arthur Perais</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>:<br /><b>Practical data value speculation for future high-end processors.</b> 428-439<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835952"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PeraisS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PeraisS14.xml">XML</a></small></small></li>
<li id="AnsariMXT14"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ansari:Amin">Amin Ansari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mishra:Asit_K=">Asit K. Mishra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Jianping">Jianping Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks.</b> 440-451<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835953"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AnsariMXT14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AnsariMXT14.xml">XML</a></small></small></li>
<li id="KhanAWMJ14"><a href="http://dblp.dagstuhl.de/pers/hc/k/Khan:Samira_Manabi">Samira Manabi Khan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alameldeen:Alaa_R=">Alaa R. Alameldeen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkerson:Chris">Chris Wilkerson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>:<br /><b>Improving cache performance using read-write partitioning.</b> 452-463<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835954"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KhanAWMJ14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KhanAWMJ14.xml">XML</a></small></small></li>
<li id="ShinYCK14"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shin:Wongyu">Wongyu Shin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Jeongmin">Jeongmin Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Jungwhan">Jungwhan Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Lee=Sup">Lee-Sup Kim</a>:<br /><b>NUAT: A non-uniform access time memory controller.</b> 464-475<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835956"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ShinYCK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ShinYCK14.xml">XML</a></small></small></li>
<li id="KarnagelDRLLSL14"><a href="http://dblp.dagstuhl.de/pers/hc/k/Karnagel:Tomas">Tomas Karnagel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dementiev:Roman">Roman Dementiev</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajwar:Ravi">Ravi Rajwar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Konrad">Konrad Lai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Legler:Thomas">Thomas Legler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schlegel:Benjamin">Benjamin Schlegel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lehner:Wolfgang">Wolfgang Lehner</a>:<br /><b>Improving in-memory database index performance with Intel<sup>&#174;</sup> Transactional Synchronization Extensions.</b> 476-487<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835957"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KarnagelDRLLSL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KarnagelDRLLSL14.xml">XML</a></small></small></li>
<li id="WangZLZYHGJSZZLZLQ14"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang_0004:Lei">Lei Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhan:Jianfeng">Jianfeng Zhan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Luo:Chunjie">Chunjie Luo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhu:Yuqing">Yuqing Zhu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0012:Qiang">Qiang Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/He:Yongqiang">Yongqiang He</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gao:Wanling">Wanling Gao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jia:Zhen">Zhen Jia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shi:Yingjie">Yingjie Shi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Shujie">Shujie Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Chen">Chen Zheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Gang">Gang Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhan:Kent">Kent Zhan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Xiaona">Xiaona Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qiu:Bizhu">Bizhu Qiu</a>:<br /><b>BigDataBench: A big data benchmark suite from internet services.</b> 488-499<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835958"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WangZLZYHGJSZZLZLQ14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WangZLZYHGJSZZLZLQ14.xml">XML</a></small></small></li>
<li id="EmmaBHKPYHBM14"><a href="http://dblp.dagstuhl.de/pers/hc/e/Emma:Philip_G=">Philip G. Emma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Healy:Michael_B=">Michael B. Healy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kailas:Krishnan">Krishnan Kailas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Puente:Valentin">Valentin Puente</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Roy">Roy Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hartstein:Allan">Allan Hartstein</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moreno:Jaime_H=">Jaime H. Moreno</a>:<br /><b>3D stacking of high-performance processors.</b> 500-511<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835959"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/EmmaBHKPYHBM14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/EmmaBHKPYHBM14.xml">XML</a></small></small></li>
<li id="KannanGS14"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kannan:Sudarsun">Sudarsun Kannan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gavrilovska:Ada">Ada Gavrilovska</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schwan:Karsten">Karsten Schwan</a>:<br /><b>Reducing the cost of persistence for nonvolatile heaps in end user devices.</b> 512-523<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835960"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KannanGS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KannanGS14.xml">XML</a></small></small></li>
<li id="JungK14"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jung:Myoungsoo">Myoungsoo Jung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>:<br /><b>Sprinkler: Maximizing resource utilization in many-chip solid state disks.</b> 524-535<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835961"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JungK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JungK14.xml">XML</a></small></small></li>
<li id="ZhaoVZLZ014"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Kai">Kai Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Venkataraman:Kalyana_S=">Kalyana S. Venkataraman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Xuebin">Xuebin Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Jiangpeng">Jiangpeng Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Ning">Ning Zheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0002:Tong">Tong Zhang</a>:<br /><b>Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs.</b> 536-545<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835962"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ZhaoVZLZ014.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ZhaoVZLZ014.xml">XML</a></small></small></li>
<li id="KimLJK14"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Youngsok">Youngsok Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaewon">Jaewon Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jo:Jae=Eon">Jae-Eon Jo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jangwoo">Jangwoo Kim</a>:<br /><b>GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management.</b> 546-557<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835963"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KimLJK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KimLJK14.xml">XML</a></small></small></li>
<li id="PhamBEL14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pham:Binh">Binh Pham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhattacharjee:Abhishek">Abhishek Bhattacharjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eckert:Yasuko">Yasuko Eckert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>:<br /><b>Increasing TLB reach by exploiting clustering in page translations.</b> 558-567<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835964"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PhamBEL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PhamBEL14.xml">XML</a></small></small></li>
<li id="PowerHW14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Power:Jason">Jason Power</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Supporting x86-64 address translation for 100s of GPU lanes.</b> 568-578<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835965"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PowerHW14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PowerHW14.xml">XML</a></small></small></li>
<li id="MatthewsZS14"><a href="http://dblp.dagstuhl.de/pers/hc/m/Matthews:Opeoluwa">Opeoluwa Matthews</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Meng">Meng Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>:<br /><b>Scalably verifiable dynamic power management.</b> 579-590<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835967"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MatthewsZS14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MatthewsZS14.xml">XML</a></small></small></li>
<li id="HayengaNL14"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hayenga:Mitchell">Mitchell Hayenga</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Naresh:Vignyan_Reddy_Kothinti">Vignyan Reddy Kothinti Naresh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Revolver: Processor architecture for power efficient loop execution.</b> 591-602<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835968"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HayengaNL14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HayengaNL14.xml">XML</a></small></small></li>
<li id="LoK14"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lo:David">David Lo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>:<br /><b>Dynamic management of TurboMode in modern multi-core chips.</b> 603-613<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835969"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LoK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LoK14.xml">XML</a></small></small></li>
<li id="LakshminarayanaK14"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lakshminarayana:Nagesh_B=">Nagesh B. Lakshminarayana</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>:<br /><b>Spare register aware prefetching for graph algorithms on GPUs.</b> 614-625<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835970"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LakshminarayanaK14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LakshminarayanaK14.xml">XML</a></small></small></li>
<li id="PugsleyCWCSJLCB14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pugsley:Seth_H=">Seth H. Pugsley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chishti:Zeshan">Zeshan Chishti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkerson:Chris">Chris Wilkerson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chuang:Peng=fei">Peng-fei Chuang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Robert_L=">Robert L. Scott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Shih=Lien">Shih-Lien Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chow:Kingsum">Kingsum Chow</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>:<br /><b>Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers.</b> 626-637<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835971"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PugsleyCWCSJLCB14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PugsleyCWCSJLCB14.xml">XML</a></small></small></li>
<li id="ShafieeTBD14"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shafiee:Ali">Ali Shafiee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Taassori:Meysam">Meysam Taassori</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:Al">Al Davis</a>:<br /><b>MemZip: Exploring unconventional benefits from memory compression.</b> 638-649<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835972"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ShafieeTBD14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ShafieeTBD14.xml">XML</a></small></small></li>
<li id="TsengT14"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tseng:Hung=Wei">Hung-Wei Tseng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>:<br /><b>CDTT: Compiler-generated data-triggered threads.</b> 650-661<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835973"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TsengT14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TsengT14.xml">XML</a></small></small></li>
<li id="PariharH14"><a href="http://dblp.dagstuhl.de/pers/hc/p/Parihar:Raj">Raj Parihar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>:<br /><b>Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach.</b> 662-677<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835974"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PariharH14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PariharH14.xml">XML</a></small></small></li>
<li id="HeirmanCCHJE14"><a href="http://dblp.dagstuhl.de/pers/hc/h/Heirman:Wim">Wim Heirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carlson:Trevor_E=">Trevor E. Carlson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Craeynest:Kenzo_Van">Kenzo Van Craeynest</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hur:Ibrahim">Ibrahim Hur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>:<br /><b>Undersubscribed threading on clustered cache architectures.</b> 678-689<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2014.6835975"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HeirmanCCHJE14.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HeirmanCCHJE14.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
