{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620416590299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620416590300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 15:43:10 2021 " "Processing started: Fri May 07 15:43:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620416590300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416590300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off split -c split " "Command: quartus_map --read_settings_files=on --write_settings_files=off split -c split" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416590300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620416590944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620416590944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 split-comportamento_split " "Found design unit 1: split-comportamento_split" {  } { { "split.vhd" "" { Text "C:/split/componentes/split.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603830 ""} { "Info" "ISGN_ENTITY_NAME" "1 split " "Found entity 1: split" {  } { { "split.vhd" "" { Text "C:/split/componentes/split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-comportamento_pc " "Found design unit 1: pc-comportamento_pc" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603832 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-comportamento_add " "Found design unit 1: add-comportamento_add" {  } { { "add.vhd" "" { Text "C:/split/componentes/add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603834 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "C:/split/componentes/add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_instrucao-comportamento_mem " "Found design unit 1: memoria_instrucao-comportamento_mem" {  } { { "memoria_instrucao.vhd" "" { Text "C:/split/componentes/memoria_instrucao.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603836 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_instrucao " "Found entity 1: memoria_instrucao" {  } { { "memoria_instrucao.vhd" "" { Text "C:/split/componentes/memoria_instrucao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_instrucao-comportamento_divisor " "Found design unit 1: divisor_instrucao-comportamento_divisor" {  } { { "divisor_instrucao.vhd" "" { Text "C:/split/componentes/divisor_instrucao.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603838 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_instrucao " "Found entity 1: divisor_instrucao" {  } { { "divisor_instrucao.vhd" "" { Text "C:/split/componentes/divisor_instrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-comportamento_uc " "Found design unit 1: unidade_controle-comportamento_uc" {  } { { "unidade_controle.vhd" "" { Text "C:/split/componentes/unidade_controle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603840 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/split/componentes/unidade_controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-comportamento_banco_registradores " "Found design unit 1: banco_registradores-comportamento_banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603842 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_sinal_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor_sinal_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_sinal_4_8-comportamento_extensor " "Found design unit 1: extensor_sinal_4_8-comportamento_extensor" {  } { { "extensor_sinal_4_8.vhd" "" { Text "C:/split/componentes/extensor_sinal_4_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603845 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_sinal_4_8 " "Found entity 1: extensor_sinal_4_8" {  } { { "extensor_sinal_4_8.vhd" "" { Text "C:/split/componentes/extensor_sinal_4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_sinal_2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor_sinal_2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_sinal_2_8-comportamento_extensor " "Found design unit 1: extensor_sinal_2_8-comportamento_extensor" {  } { { "extensor_sinal_2_8.vhd" "" { Text "C:/split/componentes/extensor_sinal_2_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603847 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_sinal_2_8 " "Found entity 1: extensor_sinal_2_8" {  } { { "extensor_sinal_2_8.vhd" "" { Text "C:/split/componentes/extensor_sinal_2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamento_ula " "Found design unit 1: ula-comportamento_ula" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603849 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_ula_src.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador_ula_src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_ula_src-mux_comportamento_ula " "Found design unit 1: multiplexador_ula_src-mux_comportamento_ula" {  } { { "multiplexador_ula_src.vhd" "" { Text "C:/split/componentes/multiplexador_ula_src.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603851 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_ula_src " "Found entity 1: multiplexador_ula_src" {  } { { "multiplexador_ula_src.vhd" "" { Text "C:/split/componentes/multiplexador_ula_src.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_dados-comportamento_mem_dados " "Found design unit 1: memoria_dados-comportamento_mem_dados" {  } { { "memoria_dados.vhd" "" { Text "C:/split/componentes/memoria_dados.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603853 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_dados " "Found entity 1: memoria_dados" {  } { { "memoria_dados.vhd" "" { Text "C:/split/componentes/memoria_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_m_to_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador_m_to_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_M_to_reg-mux_comportamento_M_to_reg " "Found design unit 1: multiplexador_M_to_reg-mux_comportamento_M_to_reg" {  } { { "multiplexador_M_to_reg.vhd" "" { Text "C:/split/componentes/multiplexador_M_to_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603856 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_M_to_reg " "Found entity 1: multiplexador_M_to_reg" {  } { { "multiplexador_M_to_reg.vhd" "" { Text "C:/split/componentes/multiplexador_M_to_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_componente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_componente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_componente-and_comportamento " "Found design unit 1: and_componente-and_comportamento" {  } { { "and_componente.vhd" "" { Text "C:/split/componentes/and_componente.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603860 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_componente " "Found entity 1: and_componente" {  } { { "and_componente.vhd" "" { Text "C:/split/componentes/and_componente.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_branch_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador_branch_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_Branch_and-mux_comportamento_and " "Found design unit 1: multiplexador_Branch_and-mux_comportamento_and" {  } { { "multiplexador_Branch_and.vhd" "" { Text "C:/split/componentes/multiplexador_Branch_and.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603861 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_Branch_and " "Found entity 1: multiplexador_Branch_and" {  } { { "multiplexador_Branch_and.vhd" "" { Text "C:/split/componentes/multiplexador_Branch_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador_jump-mux_comportamento_jump " "Found design unit 1: multiplexador_jump-mux_comportamento_jump" {  } { { "multiplexador_jump.vhd" "" { Text "C:/split/componentes/multiplexador_jump.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603864 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_jump " "Found entity 1: multiplexador_jump" {  } { { "multiplexador_jump.vhd" "" { Text "C:/split/componentes/multiplexador_jump.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416603864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "split " "Elaborating entity \"split\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620416603936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_extensor_sinal_4_8 split.vhd(201) " "Verilog HDL or VHDL warning at split.vhd(201): object \"out_extensor_sinal_4_8\" assigned a value but never read" {  } { { "split.vhd" "" { Text "C:/split/componentes/split.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620416603937 "|split"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:port_map_pc " "Elaborating entity \"pc\" for hierarchy \"pc:port_map_pc\"" {  } { { "split.vhd" "port_map_pc" { Text "C:/split/componentes/split.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:port_map_add " "Elaborating entity \"add\" for hierarchy \"add:port_map_add\"" {  } { { "split.vhd" "port_map_add" { Text "C:/split/componentes/split.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "proxima add.vhd(21) " "VHDL Process Statement warning at add.vhd(21): signal \"proxima\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add.vhd" "" { Text "C:/split/componentes/add.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603940 "|split|add:port_map_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_instrucao memoria_instrucao:port_map_men_instrucao " "Elaborating entity \"memoria_instrucao\" for hierarchy \"memoria_instrucao:port_map_men_instrucao\"" {  } { { "split.vhd" "port_map_men_instrucao" { Text "C:/split/componentes/split.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603941 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_mem memoria_instrucao.vhd(64) " "VHDL Process Statement warning at memoria_instrucao.vhd(64): signal \"entrada_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_instrucao.vhd" "" { Text "C:/split/componentes/memoria_instrucao.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603943 "|split|memoria_instrucao:port_map_men_instrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_instrucao divisor_instrucao:port_map_divisor_instrucao " "Elaborating entity \"divisor_instrucao\" for hierarchy \"divisor_instrucao:port_map_divisor_instrucao\"" {  } { { "split.vhd" "port_map_divisor_instrucao" { Text "C:/split/componentes/split.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:port_map_uc " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:port_map_uc\"" {  } { { "split.vhd" "port_map_uc" { Text "C:/split/componentes/split.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603953 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_uc unidade_controle.vhd(25) " "VHDL Process Statement warning at unidade_controle.vhd(25): signal \"entrada_uc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidade_controle.vhd" "" { Text "C:/split/componentes/unidade_controle.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603955 "|split|unidade_controle:port_map_uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:port_map_banco_regs " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:port_map_banco_regs\"" {  } { { "split.vhd" "port_map_banco_regs" { Text "C:/split/componentes/split.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603957 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write banco_registradores.vhd(27) " "VHDL Process Statement warning at banco_registradores.vhd(27): signal \"reg_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603958 "|split|banco_registradores:port_map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_escrita_dados banco_registradores.vhd(28) " "VHDL Process Statement warning at banco_registradores.vhd(28): signal \"entrada_escrita_dados\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603958 "|split|banco_registradores:port_map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador banco_registradores.vhd(30) " "VHDL Process Statement warning at banco_registradores.vhd(30): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603958 "|split|banco_registradores:port_map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador banco_registradores.vhd(31) " "VHDL Process Statement warning at banco_registradores.vhd(31): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603959 "|split|banco_registradores:port_map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_reg2 banco_registradores.vhd(31) " "VHDL Process Statement warning at banco_registradores.vhd(31): signal \"entrada_reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603959 "|split|banco_registradores:port_map_banco_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_sinal_4_8 extensor_sinal_4_8:port_map_extensor_sinal_4_8 " "Elaborating entity \"extensor_sinal_4_8\" for hierarchy \"extensor_sinal_4_8:port_map_extensor_sinal_4_8\"" {  } { { "split.vhd" "port_map_extensor_sinal_4_8" { Text "C:/split/componentes/split.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_sinal_2_8 extensor_sinal_2_8:port_map_extensor_sinal_2_8 " "Elaborating entity \"extensor_sinal_2_8\" for hierarchy \"extensor_sinal_2_8:port_map_extensor_sinal_2_8\"" {  } { { "split.vhd" "port_map_extensor_sinal_2_8" { Text "C:/split/componentes/split.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:port_map_ula " "Elaborating entity \"ula\" for hierarchy \"ula:port_map_ula\"" {  } { { "split.vhd" "port_map_ula" { Text "C:/split/componentes/split.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603962 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_ula_op ula.vhd(29) " "VHDL Process Statement warning at ula.vhd(29): signal \"entrada_ula_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603964 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido1 ula.vhd(31) " "VHDL Process Statement warning at ula.vhd(31): signal \"entrada_dado_lido1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603964 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido2 ula.vhd(31) " "VHDL Process Statement warning at ula.vhd(31): signal \"entrada_dado_lido2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603964 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido1 ula.vhd(34) " "VHDL Process Statement warning at ula.vhd(34): signal \"entrada_dado_lido1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603964 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido2 ula.vhd(34) " "VHDL Process Statement warning at ula.vhd(34): signal \"entrada_dado_lido2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603964 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido1 ula.vhd(37) " "VHDL Process Statement warning at ula.vhd(37): signal \"entrada_dado_lido1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603964 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido2 ula.vhd(37) " "VHDL Process Statement warning at ula.vhd(37): signal \"entrada_dado_lido2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_mult ula.vhd(38) " "VHDL Process Statement warning at ula.vhd(38): signal \"result_mult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_mult ula.vhd(41) " "VHDL Process Statement warning at ula.vhd(41): signal \"result_mult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido1 ula.vhd(46) " "VHDL Process Statement warning at ula.vhd(46): signal \"entrada_dado_lido1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido1 ula.vhd(49) " "VHDL Process Statement warning at ula.vhd(49): signal \"entrada_dado_lido1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido1 ula.vhd(52) " "VHDL Process Statement warning at ula.vhd(52): signal \"entrada_dado_lido1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_dado_lido2 ula.vhd(52) " "VHDL Process Statement warning at ula.vhd(52): signal \"entrada_dado_lido2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_temp_if ula.vhd(59) " "VHDL Process Statement warning at ula.vhd(59): signal \"entrada_temp_if\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_temp_if ula.vhd(66) " "VHDL Process Statement warning at ula.vhd(66): signal \"entrada_temp_if\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado_ula ula.vhd(27) " "VHDL Process Statement warning at ula.vhd(27): inferring latch(es) for signal or variable \"resultado_ula\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_mult ula.vhd(27) " "VHDL Process Statement warning at ula.vhd(27): inferring latch(es) for signal or variable \"result_mult\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "entrada_temp_if ula.vhd(27) " "VHDL Process Statement warning at ula.vhd(27): inferring latch(es) for signal or variable \"entrada_temp_if\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ula.vhd(27) " "VHDL Process Statement warning at ula.vhd(27): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ula.vhd(27) " "Inferred latch for \"zero\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_temp_if ula.vhd(27) " "Inferred latch for \"entrada_temp_if\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[0\] ula.vhd(27) " "Inferred latch for \"result_mult\[0\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[1\] ula.vhd(27) " "Inferred latch for \"result_mult\[1\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603965 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[2\] ula.vhd(27) " "Inferred latch for \"result_mult\[2\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[3\] ula.vhd(27) " "Inferred latch for \"result_mult\[3\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[4\] ula.vhd(27) " "Inferred latch for \"result_mult\[4\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[5\] ula.vhd(27) " "Inferred latch for \"result_mult\[5\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[6\] ula.vhd(27) " "Inferred latch for \"result_mult\[6\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[7\] ula.vhd(27) " "Inferred latch for \"result_mult\[7\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[8\] ula.vhd(27) " "Inferred latch for \"result_mult\[8\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[9\] ula.vhd(27) " "Inferred latch for \"result_mult\[9\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[10\] ula.vhd(27) " "Inferred latch for \"result_mult\[10\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[11\] ula.vhd(27) " "Inferred latch for \"result_mult\[11\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[12\] ula.vhd(27) " "Inferred latch for \"result_mult\[12\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[13\] ula.vhd(27) " "Inferred latch for \"result_mult\[13\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[14\] ula.vhd(27) " "Inferred latch for \"result_mult\[14\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_mult\[15\] ula.vhd(27) " "Inferred latch for \"result_mult\[15\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado_ula\[0\] ula.vhd(27) " "Inferred latch for \"resultado_ula\[0\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado_ula\[1\] ula.vhd(27) " "Inferred latch for \"resultado_ula\[1\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado_ula\[2\] ula.vhd(27) " "Inferred latch for \"resultado_ula\[2\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado_ula\[3\] ula.vhd(27) " "Inferred latch for \"resultado_ula\[3\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado_ula\[4\] ula.vhd(27) " "Inferred latch for \"resultado_ula\[4\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado_ula\[5\] ula.vhd(27) " "Inferred latch for \"resultado_ula\[5\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado_ula\[6\] ula.vhd(27) " "Inferred latch for \"resultado_ula\[6\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado_ula\[7\] ula.vhd(27) " "Inferred latch for \"resultado_ula\[7\]\" at ula.vhd(27)" {  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416603966 "|split|ula:port_map_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_ula_src multiplexador_ula_src:port_map_multiplexador_ula_src " "Elaborating entity \"multiplexador_ula_src\" for hierarchy \"multiplexador_ula_src:port_map_multiplexador_ula_src\"" {  } { { "split.vhd" "port_map_multiplexador_ula_src" { Text "C:/split/componentes/split.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_dados memoria_dados:port_map_memoria_dados " "Elaborating entity \"memoria_dados\" for hierarchy \"memoria_dados:port_map_memoria_dados\"" {  } { { "split.vhd" "port_map_memoria_dados" { Text "C:/split/componentes/split.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_M_to_reg multiplexador_M_to_reg:port_map_multiplexador_M_to_reg " "Elaborating entity \"multiplexador_M_to_reg\" for hierarchy \"multiplexador_M_to_reg:port_map_multiplexador_M_to_reg\"" {  } { { "split.vhd" "port_map_multiplexador_M_to_reg" { Text "C:/split/componentes/split.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_componente and_componente:port_map_and_componente " "Elaborating entity \"and_componente\" for hierarchy \"and_componente:port_map_and_componente\"" {  } { { "split.vhd" "port_map_and_componente" { Text "C:/split/componentes/split.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_Branch_and multiplexador_Branch_and:port_map_multiplexador_Branch_and " "Elaborating entity \"multiplexador_Branch_and\" for hierarchy \"multiplexador_Branch_and:port_map_multiplexador_Branch_and\"" {  } { { "split.vhd" "port_map_multiplexador_Branch_and" { Text "C:/split/componentes/split.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_jump multiplexador_jump:port_map_multiplexador_jump " "Elaborating entity \"multiplexador_jump\" for hierarchy \"multiplexador_jump:port_map_multiplexador_jump\"" {  } { { "split.vhd" "port_map_multiplexador_jump" { Text "C:/split/componentes/split.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416603974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~0 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~0\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~1 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~1\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~2 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~2\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~3 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~3\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~4 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~4\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~5 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~5\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~6 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~6\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~7 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~7\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~8 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~8\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~9 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~9\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~10 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~10\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~11 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~11\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~12 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~12\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~13 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~13\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~14 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~14\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~15 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~15\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~16 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~16\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~17 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~17\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~18 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~18\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~19 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~19\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~20 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~20\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~21 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~21\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~22 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~22\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~23 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~23\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~24 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~24\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~25 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~25\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~26 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~26\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~27 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~27\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~28 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~28\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~29 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~29\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~30 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~30\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_registradores:port_map_banco_regs\|registrador~31 " "LATCH primitive \"banco_registradores:port_map_banco_regs\|registrador~31\" is permanently enabled" {  } { { "banco_registradores.vhd" "" { Text "C:/split/componentes/banco_registradores.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620416604555 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoria_dados:port_map_memoria_dados\|indice_mem_dados_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoria_dados:port_map_memoria_dados\|indice_mem_dados_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/split.ram0_memoria_dados_b72205e6.hdl.mif " "Parameter INIT_FILE set to db/split.ram0_memoria_dados_b72205e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620416604565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620416604565 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620416604565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria_dados:port_map_memoria_dados\|altsyncram:indice_mem_dados_rtl_0 " "Elaborated megafunction instantiation \"memoria_dados:port_map_memoria_dados\|altsyncram:indice_mem_dados_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416604650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria_dados:port_map_memoria_dados\|altsyncram:indice_mem_dados_rtl_0 " "Instantiated megafunction \"memoria_dados:port_map_memoria_dados\|altsyncram:indice_mem_dados_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/split.ram0_memoria_dados_b72205e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/split.ram0_memoria_dados_b72205e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620416604651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620416604651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpu1 " "Found entity 1: altsyncram_kpu1" {  } { { "db/altsyncram_kpu1.tdf" "" { Text "C:/split/componentes/db/altsyncram_kpu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620416604721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416604721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|resultado_ula\[0\] " "Latch ula:port_map_ula\|resultado_ula\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604943 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|resultado_ula\[1\] " "Latch ula:port_map_ula\|resultado_ula\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604943 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|resultado_ula\[2\] " "Latch ula:port_map_ula\|resultado_ula\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604943 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|resultado_ula\[3\] " "Latch ula:port_map_ula\|resultado_ula\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604943 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|resultado_ula\[4\] " "Latch ula:port_map_ula\|resultado_ula\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604943 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|resultado_ula\[5\] " "Latch ula:port_map_ula\|resultado_ula\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604943 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|resultado_ula\[6\] " "Latch ula:port_map_ula\|resultado_ula\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604943 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|resultado_ula\[7\] " "Latch ula:port_map_ula\|resultado_ula\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604944 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|zero " "Latch ula:port_map_ula\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604944 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|entrada_temp_if " "Latch ula:port_map_ula\|entrada_temp_if has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|saida_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|saida_pc\[0\]" {  } { { "pc.vhd" "" { Text "C:/split/componentes/pc.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620416604944 ""}  } { { "ula.vhd" "" { Text "C:/split/componentes/ula.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620416604944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620416605181 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "memoria_dados:port_map_memoria_dados\|altsyncram:indice_mem_dados_rtl_0\|altsyncram_kpu1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"memoria_dados:port_map_memoria_dados\|altsyncram:indice_mem_dados_rtl_0\|altsyncram_kpu1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kpu1.tdf" "" { Text "C:/split/componentes/db/altsyncram_kpu1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "split.vhd" "" { Text "C:/split/componentes/split.vhd" 248 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416605475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620416605666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620416605666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620416605766 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620416605766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620416605766 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620416605766 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620416605766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620416605766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620416605803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 15:43:25 2021 " "Processing ended: Fri May 07 15:43:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620416605803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620416605803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620416605803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620416605803 ""}
