Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 10:29:47 2023
| Host         : PTO1011 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sintesis_tragaperras_control_sets_placed.rpt
| Design       : sintesis_tragaperras
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |             110 |           34 |
| No           | Yes                   | No                     |              23 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                            |                                Enable Signal                               |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux[2]           |                                                                            |                                                                            |                1 |              1 |         1.00 |
|  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux[6]           |                                                                            |                                                                            |                1 |              1 |         1.00 |
| ~tragaperrasInsts_displayce/MOD_CONTROLLER/Q[2]                     |                                                                            |                                                                            |                1 |              1 |         1.00 |
|  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux[0]           |                                                                            |                                                                            |                1 |              1 |         1.00 |
|  tragaperrasInsts_displayce/MOD_CONTROLLER/enables_aux[5]           |                                                                            |                                                                            |                1 |              3 |         3.00 |
|  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/CLK            | tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]_0[0] | tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]_0[6] |                1 |              4 |         4.00 |
|  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux1_reg_0 | tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]_0[1] | tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]_0[6] |                1 |              4 |         4.00 |
|  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/clk_aux2_reg_0 | tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]_0[2] | tragaperrasInsts_displayce/MOD_CONTROLLER/FSM_sequential_STATE_reg[0]_0[6] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                      | debouncerInsts_displayce1/timer.count[0]_i_1_n_0                           | rst_IBUF                                                                   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                                      | debouncerInsts_displayce2/timer.count[0]_i_1__0_n_0                        | rst_IBUF                                                                   |                5 |             20 |         4.00 |
|  tragaperrasInsts_displayce/MOD_DATAPATH/MOD_DIVISOR/CLK            |                                                                            | rst_IBUF                                                                   |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                                                      |                                                                            | rst_IBUF                                                                   |               36 |            112 |         3.11 |
+---------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+


