From df49ee0f5153b935dee43d5e4deed5dbba6693a1 Mon Sep 17 00:00:00 2001
From: Larry Finger <Larry.Finger@lwfinger.net>
Date: Sat, 15 Mar 2014 22:55:41 -0500
Subject: [PATCH 343/390] Remove RTL92SE_FPGA_VERIFY

This symbol is always defined as 0.

Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
---
 include/rtw_mp_phy_regdef.h | 49 +++++++++++++++++----------------------------
 1 file changed, 18 insertions(+), 31 deletions(-)

--- a/drivers/staging/rtl8192du/include/rtw_mp_phy_regdef.h
+++ b/drivers/staging/rtl8192du/include/rtw_mp_phy_regdef.h
@@ -305,28 +305,27 @@
 /*     RF-0222D 0x00-3F */
 /*  */
 /* Zebra1 */
-#define RTL92SE_FPGA_VERIFY 0
-#define		rZebra1_HSSIEnable				0x0	/*  Useless now */
-#define		rZebra1_TRxEnable1				0x1
-#define		rZebra1_TRxEnable2				0x2
-#define		rZebra1_AGC					0x4
-#define		rZebra1_ChargePump			0x5
-#define		rZebra1_Channel				0x7	/*  RF channel switch */
-
-#define		rZebra1_TxGain					0x8	/*  Useless now */
-#define		rZebra1_TxLPF					0x9
-#define		rZebra1_RxLPF					0xb
-#define		rZebra1_RxHPFCorner			0xc
+#define		rZebra1_HSSIEnable	0x0	/*  Useless now */
+#define		rZebra1_TRxEnable1	0x1
+#define		rZebra1_TRxEnable2	0x2
+#define		rZebra1_AGC		0x4
+#define		rZebra1_ChargePump	0x5
+#define		rZebra1_Channel		0x7	/*  RF channel switch */
+
+#define		rZebra1_TxGain		0x8	/*  Useless now */
+#define		rZebra1_TxLPF		0x9
+#define		rZebra1_RxLPF		0xb
+#define		rZebra1_RxHPFCorner	0xc
 
 /* Zebra4 */
-#define		rGlobalCtrl						0	/*  Useless now */
-#define		rRTL8256_TxLPF					19
-#define		rRTL8256_RxLPF					11
+#define		rGlobalCtrl		0	/*  Useless now */
+#define		rRTL8256_TxLPF		19
+#define		rRTL8256_RxLPF		11
 
 /* RTL8258 */
-#define		rRTL8258_TxLPF					0x11	/*  Useless now */
-#define		rRTL8258_RxLPF					0x13
-#define		rRTL8258_RSSILPF				0xa
+#define		rRTL8258_TxLPF		0x11	/*  Useless now */
+#define		rRTL8258_RxLPF		0x13
+#define		rRTL8258_RSSILPF	0xa
 
 /*  */
 /*  RL6052 Register definition */
@@ -517,17 +516,9 @@
 #define		bLSIG_Length				0x1fffe
 #define		bLSIG_Parity					0x20
 #define		bCCKRxPhase				0x4
-#if (RTL92SE_FPGA_VERIFY == 1)
-#define		bLSSIReadAddress			0x3f000000   /* LSSI "Read" Address  Reg 0x824 rFPGA0_XA_HSSIParameter2 */
-#else
 #define		bLSSIReadAddress			0x7f800000   /*  T65 RF */
-#endif
 #define		bLSSIReadEdge				0x80000000   /* LSSI "Read" edge signal */
-#if (RTL92SE_FPGA_VERIFY == 1)
-#define		bLSSIReadBackData			0xfff		/*  Reg 0x8a0 rFPGA0_XA_LSSIReadBack */
-#else
 #define		bLSSIReadBackData			0xfffff		/*  T65 RF */
-#endif
 #define		bLSSIReadOKFlag				0x1000	/*  Useless now */
 #define		bCCKSampleRate				0x8       /* 0: 44MHz, 1:88MHz */
 #define		bRegulator0Standby			0x1
@@ -1003,11 +994,7 @@
 #define		bMask12Bits		0xfff
 
 /* for PutRFRegsetting & GetRFRegSetting BitMask */
-#if (RTL92SE_FPGA_VERIFY == 1)
-#define			bRFRegOffsetMask	0xfff
-#else
-#define			bRFRegOffsetMask	0xfffff
-#endif
+#define		bRFRegOffsetMask	0xfffff
 #define		bEnable                   0x1	/*  Useless */
 #define		bDisable                  0x0
 
