\doxysection{NVIC\+\_\+t Struct Reference}
\label{struct_n_v_i_c__t}\index{NVIC\_t@{NVIC\_t}}


{\ttfamily \#include $<$NVIC\+\_\+\+Priv.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32 \textbf{ ISER} [8]
\item 
uint32 \textbf{ RESERVED0} [24]
\item 
uint32 \textbf{ ICER} [8]
\item 
uint32 \textbf{ RSERVED1} [24]
\item 
uint32 \textbf{ ISPR} [8]
\item 
uint32 \textbf{ RESERVED2} [24]
\item 
uint32 \textbf{ ICPR} [8]
\item 
uint32 \textbf{ RESERVED3} [24]
\item 
uint32 \textbf{ IABR} [8]
\item 
uint32 \textbf{ RESERVED4} [56]
\item 
uint8 \textbf{ IPR} [240]
\item 
uint32 \textbf{ RESERVED5} [580]
\item 
uint32 \textbf{ STIR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
NVIC register map type. 

\doxysubsection{Field Documentation}
\mbox{\label{struct_n_v_i_c__t_a435e1996f1d0065bf53eb71ae7f54a74}} 
\index{NVIC\_t@{NVIC\_t}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{IABR}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+IABR[8]}

Interrupt Active bit Registers \mbox{\label{struct_n_v_i_c__t_a393571327605ee4713f9716ee671a00f}} 
\index{NVIC\_t@{NVIC\_t}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{ICER}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+ICER[8]}

Interrupt Clear Enable Registers \mbox{\label{struct_n_v_i_c__t_aaf3b1f1546e3d437a4a90f8e3b055a26}} 
\index{NVIC\_t@{NVIC\_t}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{ICPR}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+ICPR[8]}

Interrupt Clear Pending Registers \mbox{\label{struct_n_v_i_c__t_a0d1f46107523d90d5f7980b4d7ce3bdc}} 
\index{NVIC\_t@{NVIC\_t}!IPR@{IPR}}
\index{IPR@{IPR}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{IPR}
{\footnotesize\ttfamily uint8 NVIC\+\_\+t\+::\+IPR[240]}

Interrupt Priority Registers \mbox{\label{struct_n_v_i_c__t_a474526f3920f0ad14032e524176f9e54}} 
\index{NVIC\_t@{NVIC\_t}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{ISER}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+ISER[8]}

Interrupt Set Enable Registers \mbox{\label{struct_n_v_i_c__t_afcfa31c4fdf06ff9854bc5b2f037b012}} 
\index{NVIC\_t@{NVIC\_t}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{ISPR}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+ISPR[8]}

Interrupt Set Pending Registers \mbox{\label{struct_n_v_i_c__t_a8a9012938f4c97878719e9da2babb266}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+RESERVED0[24]}

Reserved \mbox{\label{struct_n_v_i_c__t_a019067fb71c99cf7e485c7e37fc7ed67}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+RESERVED2[24]}

Reserved \mbox{\label{struct_n_v_i_c__t_af0bcf17e72eedf064ef4a3ad79aa10b4}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+RESERVED3[24]}

Reserved \mbox{\label{struct_n_v_i_c__t_a28602dad6e2c1053a29f98fa33e1762b}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+RESERVED4[56]}

Reserved \mbox{\label{struct_n_v_i_c__t_a42334e72d6e3655e77072610b88625d8}} 
\index{NVIC\_t@{NVIC\_t}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RESERVED5}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+RESERVED5[580]}

Reserved \mbox{\label{struct_n_v_i_c__t_ae717788b83767fb959e2b0e06b5a41a2}} 
\index{NVIC\_t@{NVIC\_t}!RSERVED1@{RSERVED1}}
\index{RSERVED1@{RSERVED1}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{RSERVED1}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+RSERVED1[24]}

Reserved \mbox{\label{struct_n_v_i_c__t_a459156e1667c60cb3994c42cc4abfd94}} 
\index{NVIC\_t@{NVIC\_t}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_t@{NVIC\_t}}
\doxysubsubsection{STIR}
{\footnotesize\ttfamily uint32 NVIC\+\_\+t\+::\+STIR}

Software Trigger Interrupt Registers 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
ARM/src/00\+\_\+\+COTS/01\+\_\+\+MCAL/03\+\_\+\+NVIC/\textbf{ NVIC\+\_\+\+Priv.\+h}\end{DoxyCompactItemize}
