
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17360 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.688 ; gain = 100.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/top.vhd:43]
INFO: [Synth 8-3491] module 'ps2_controller' declared at 'P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/ps2_controller.vhd:35' bound to instance 'controller' of component 'ps2_controller' [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ps2_controller' [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/ps2_controller.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element parity_r_reg was removed.  [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/ps2_controller.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'ps2_controller' (1#1) [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/ps2_controller.vhd:42]
INFO: [Synth 8-3491] module 'sign_mem' declared at 'P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/sign_mem.vhd:35' bound to instance 'memory' of component 'sign_mem' [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/top.vhd:77]
INFO: [Synth 8-638] synthesizing module 'sign_mem' [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/sign_mem.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sign_mem' (2#1) [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/sign_mem.vhd:42]
INFO: [Synth 8-3491] module 'display' declared at 'P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/display.vhd:35' bound to instance 'disp' of component 'display' [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'display' [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/display.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'display' (3#1) [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/display.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.srcs/sources_1/new/top.vhd:43]
WARNING: [Synth 8-3331] design top has unconnected port clk_i
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 418.188 ; gain = 156.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 418.188 ; gain = 156.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 418.188 ; gain = 156.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'ps2_bus_state_reg' in module 'ps2_controller'
INFO: [Synth 8-5544] ROM "bus_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0000 |                             0010
                  iSTATE |                             0001 |                             0011
                 iSTATE0 |                             0010 |                             0100
                 iSTATE9 |                             0011 |                             0101
                 iSTATE7 |                             0100 |                             0110
                 iSTATE5 |                             0101 |                             0111
                 iSTATE8 |                             0110 |                             1000
                 iSTATE6 |                             0111 |                             1001
                 iSTATE3 |                             1000 |                             1010
                 iSTATE2 |                             1001 |                             1011
*
                 iSTATE4 |                             1010 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps2_bus_state_reg' using encoding 'sequential' in module 'ps2_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 418.188 ; gain = 156.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  17 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ps2_controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module sign_mem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3917] design top has port led7_an_o[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port led7_an_o[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port led7_an_o[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port led7_an_o[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port led7_seg_o[0] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port clk_i
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 573.852 ; gain = 312.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 573.852 ; gain = 312.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 573.879 ; gain = 312.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.879 ; gain = 312.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.879 ; gain = 312.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.879 ; gain = 312.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.879 ; gain = 312.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.879 ; gain = 312.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.879 ; gain = 312.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT4 |    19|
|3     |LUT5 |     7|
|4     |LUT6 |     9|
|5     |FDCE |     8|
|6     |FDRE |    21|
|7     |IBUF |     3|
|8     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |    80|
|2     |  controller |ps2_controller |    37|
|3     |  memory     |sign_mem       |    27|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.879 ; gain = 312.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.879 ; gain = 312.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.879 ; gain = 312.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 674.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 674.246 ; gain = 424.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 674.246 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'P:/IUP/Projekty/Laby/IUP_Laby/Keyboard_ps2/Keyboard_ps2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  8 16:56:39 2023...
