Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 14 10:00:38 2025
| Host         : Yehoh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1261 |          343 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           17 |
| Yes          | No                    | No                     |              65 |           46 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             253 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                  Enable Signal                                  |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                           |                                                               |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                           |                                                               |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/waddr                                         |                                                               |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ar_hs                                         | bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[7]_i_1_n_0            |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_1[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_0[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_2[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_6[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_1[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_4[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_7[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_5[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_5[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_4[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_6[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_neg_3[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_2[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_3[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_7[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_img_pos_0[7]_i_1_n_0                      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                           |                                                               |                8 |              8 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/ap_NS_fsm1 |                                                               |               11 |             14 |         1.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ar_hs                                         | bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[31]_i_1_n_0           |                5 |             23 |         4.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_last_sample[31]_i_1_n_0                   | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_sample_idx[31]_i_1_n_0                    | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/W1_1_30                            |                                                               |               23 |             32 |         1.39 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/W1_1_30                            | bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_CS_fsm_reg[9] |               23 |             32 |         1.39 |
|  ap_clk      |                                                                                 | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SR[0]                       |               17 |             41 |         2.41 |
|  ap_clk      |                                                                                 |                                                               |              343 |           1325 |         3.86 |
+--------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


