$date
	Sun Mar 16 19:16:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Semaforo $end
$var wire 1 ! YLW $end
$var wire 1 " RED $end
$var wire 1 # GRN $end
$var reg 1 $ CAR $end
$var reg 1 % TIMEOUT $end
$var reg 1 & clk $end
$scope module uut $end
$var wire 1 $ CAR $end
$var wire 1 % TIMEOUT $end
$var wire 1 & clk $end
$var parameter 2 ' GREENSTATE $end
$var parameter 2 ( REDSTATE $end
$var parameter 2 ) YELLOWSTATE $end
$var reg 1 # GRN $end
$var reg 1 " RED $end
$var reg 1 ! YLW $end
$var reg 2 * next_state [1:0] $end
$var reg 2 + state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 )
b10 (
b0 '
$end
#0
$dumpvars
bx +
b0 *
0&
0%
0$
x#
x"
x!
$end
#5
0"
0!
1#
b0 +
1&
#10
b1 *
0&
1$
#15
1!
0#
b10 *
b1 +
1&
#20
0&
0$
#25
1"
0!
b10 +
1&
#30
0&
#35
1&
#40
b0 *
0&
1%
#45
0"
1#
b0 +
1&
#50
0&
#55
1&
#60
0&
