ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB140:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** #include "mpu6050.h"
  27:Core/Src/main.c **** #include "motor_driver.h"
  28:Core/Src/main.c **** #include "pid.c"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** UART_HandleTypeDef huart2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_I2C1_Init(void);
  61:Core/Src/main.c **** static void MX_TIM3_Init(void);
  62:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c ****   MPU6050 mpu6050;
  80:Core/Src/main.c ****   mpu6050.yawAngle = 0;
  81:Core/Src/main.c ****   mpu6050.normalizeTick = 0;
  82:Core/Src/main.c ****   /* USER CODE END 1 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:Core/Src/main.c ****   HAL_Init();
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Configure the system clock */
  94:Core/Src/main.c ****   SystemClock_Config();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END SysInit */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Initialize all configured peripherals */
 101:Core/Src/main.c ****   MX_GPIO_Init();
 102:Core/Src/main.c ****   MX_I2C1_Init();
 103:Core/Src/main.c ****   MX_TIM3_Init();
 104:Core/Src/main.c ****   MX_USART2_UART_Init();
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 106:Core/Src/main.c ****   int x = mpu6050Init(&hi2c1);
 107:Core/Src/main.c ****   if (x == 1) {
 108:Core/Src/main.c ****     for (int i = 0; i < 20; i++) {
 109:Core/Src/main.c ****        HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 110:Core/Src/main.c ****     HAL_Delay(50);
 111:Core/Src/main.c ****      HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 112:Core/Src/main.c ****     HAL_Delay(200);
 113:Core/Src/main.c ****     }
 114:Core/Src/main.c ****   }
 115:Core/Src/main.c ****  
 116:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 117:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 118:Core/Src/main.c ****   
 119:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speedControl(255));
 120:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speedControl(255));
 121:Core/Src/main.c ****   /* USER CODE END 2 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* Infinite loop */
 124:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 125:Core/Src/main.c ****   while (1)
 126:Core/Src/main.c ****   {
 127:Core/Src/main.c ****     /* USER CODE END WHILE */
 128:Core/Src/main.c ****     readGyroData(&hi2c1, &mpu6050);
 129:Core/Src/main.c ****     readAccelData(&hi2c1, &mpu6050);
 130:Core/Src/main.c ****     readTempData(&hi2c1, &mpu6050);
 131:Core/Src/main.c ****     calculateAngleAccel(&hi2c1, &mpu6050);
 132:Core/Src/main.c ****     calculateAngleGyro(&mpu6050);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****     motorLeftFWD();
 135:Core/Src/main.c ****     motorRightFWD();
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****    
 138:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 139:Core/Src/main.c ****     HAL_Delay(1);
 140:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c ****   /* USER CODE END 3 */
 143:Core/Src/main.c **** }
 144:Core/Src/main.c **** // IMPORTANT!!!!!!!
 145:Core/Src/main.c **** // D4 maps to GPIOB, GPIO_PIN_5
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 4


 146:Core/Src/main.c **** // D5 maps to GPIOB, GPIO_PIN_4
 147:Core/Src/main.c **** // D6 maps to GPIOB, GPIO_PIN_10
 148:Core/Src/main.c **** // D7 maps to GPIOA, GPIO_PIN_8
 149:Core/Src/main.c **** /**
 150:Core/Src/main.c ****   * @brief System Clock Configuration
 151:Core/Src/main.c ****   * @retval None
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c **** void SystemClock_Config(void)
 154:Core/Src/main.c **** {
 155:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 156:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 161:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 164:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 168:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 175:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 176:Core/Src/main.c ****   {
 177:Core/Src/main.c ****     Error_Handler();
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 183:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 184:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 185:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     Error_Handler();
 192:Core/Src/main.c ****   }
 193:Core/Src/main.c **** }
 194:Core/Src/main.c **** 
 195:Core/Src/main.c **** /**
 196:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 197:Core/Src/main.c ****   * @param None
 198:Core/Src/main.c ****   * @retval None
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** static void MX_I2C1_Init(void)
 201:Core/Src/main.c **** {
 202:Core/Src/main.c **** 
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 5


 203:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 210:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 211:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 212:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 213:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 214:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 215:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 216:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 217:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 218:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 219:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 220:Core/Src/main.c ****   {
 221:Core/Src/main.c ****     Error_Handler();
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** }
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** /**
 230:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 231:Core/Src/main.c ****   * @param None
 232:Core/Src/main.c ****   * @retval None
 233:Core/Src/main.c ****   */
 234:Core/Src/main.c **** static void MX_TIM3_Init(void)
 235:Core/Src/main.c **** {
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 242:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 243:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 248:Core/Src/main.c ****   htim3.Instance = TIM3;
 249:Core/Src/main.c ****   // prescaler changed from 72
 250:Core/Src/main.c ****   htim3.Init.Prescaler = 72;
 251:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 252:Core/Src/main.c ****   htim3.Init.Period = 20000;
 253:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 254:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 255:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 256:Core/Src/main.c ****   {
 257:Core/Src/main.c ****     Error_Handler();
 258:Core/Src/main.c ****   }
 259:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 6


 260:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 261:Core/Src/main.c ****   {
 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****     Error_Handler();
 267:Core/Src/main.c ****   }
 268:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 269:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 270:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****     Error_Handler();
 273:Core/Src/main.c ****   }
 274:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 275:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 276:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 277:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 278:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 279:Core/Src/main.c ****   {
 280:Core/Src/main.c ****     Error_Handler();
 281:Core/Src/main.c ****   }
 282:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     Error_Handler();
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 289:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** }
 292:Core/Src/main.c **** 
 293:Core/Src/main.c **** /**
 294:Core/Src/main.c ****   * @brief USART2 Initialization Function
 295:Core/Src/main.c ****   * @param None
 296:Core/Src/main.c ****   * @retval None
 297:Core/Src/main.c ****   */
 298:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 299:Core/Src/main.c **** {
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 308:Core/Src/main.c ****   huart2.Instance = USART2;
 309:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 310:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 311:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 312:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 313:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 314:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 315:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 316:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 7


 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****     Error_Handler();
 319:Core/Src/main.c ****   }
 320:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c **** }
 325:Core/Src/main.c **** 
 326:Core/Src/main.c **** /**
 327:Core/Src/main.c ****   * @brief GPIO Initialization Function
 328:Core/Src/main.c ****   * @param None
 329:Core/Src/main.c ****   * @retval None
 330:Core/Src/main.c ****   */
 331:Core/Src/main.c **** static void MX_GPIO_Init(void)
 332:Core/Src/main.c **** {
  28              		.loc 1 332 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 8BB0     		sub	sp, sp, #44
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 64
 333:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 333 3 view .LVU1
  44              		.loc 1 333 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0594     		str	r4, [sp, #20]
  47 0008 0694     		str	r4, [sp, #24]
  48 000a 0794     		str	r4, [sp, #28]
  49 000c 0894     		str	r4, [sp, #32]
  50 000e 0994     		str	r4, [sp, #36]
 334:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 335:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 338:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 338 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 338 3 view .LVU4
  54 0010 0194     		str	r4, [sp, #4]
  55              		.loc 1 338 3 view .LVU5
  56 0012 2C4B     		ldr	r3, .L3
  57 0014 1A6B     		ldr	r2, [r3, #48]
  58 0016 42F00402 		orr	r2, r2, #4
  59 001a 1A63     		str	r2, [r3, #48]
  60              		.loc 1 338 3 view .LVU6
  61 001c 1A6B     		ldr	r2, [r3, #48]
  62 001e 02F00402 		and	r2, r2, #4
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 8


  63 0022 0192     		str	r2, [sp, #4]
  64              		.loc 1 338 3 view .LVU7
  65 0024 019A     		ldr	r2, [sp, #4]
  66              	.LBE4:
  67              		.loc 1 338 3 view .LVU8
 339:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  68              		.loc 1 339 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 339 3 view .LVU10
  71 0026 0294     		str	r4, [sp, #8]
  72              		.loc 1 339 3 view .LVU11
  73 0028 1A6B     		ldr	r2, [r3, #48]
  74 002a 42F08002 		orr	r2, r2, #128
  75 002e 1A63     		str	r2, [r3, #48]
  76              		.loc 1 339 3 view .LVU12
  77 0030 1A6B     		ldr	r2, [r3, #48]
  78 0032 02F08002 		and	r2, r2, #128
  79 0036 0292     		str	r2, [sp, #8]
  80              		.loc 1 339 3 view .LVU13
  81 0038 029A     		ldr	r2, [sp, #8]
  82              	.LBE5:
  83              		.loc 1 339 3 view .LVU14
 340:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 340 3 view .LVU15
  85              	.LBB6:
  86              		.loc 1 340 3 view .LVU16
  87 003a 0394     		str	r4, [sp, #12]
  88              		.loc 1 340 3 view .LVU17
  89 003c 1A6B     		ldr	r2, [r3, #48]
  90 003e 42F00102 		orr	r2, r2, #1
  91 0042 1A63     		str	r2, [r3, #48]
  92              		.loc 1 340 3 view .LVU18
  93 0044 1A6B     		ldr	r2, [r3, #48]
  94 0046 02F00102 		and	r2, r2, #1
  95 004a 0392     		str	r2, [sp, #12]
  96              		.loc 1 340 3 view .LVU19
  97 004c 039A     		ldr	r2, [sp, #12]
  98              	.LBE6:
  99              		.loc 1 340 3 view .LVU20
 341:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 100              		.loc 1 341 3 view .LVU21
 101              	.LBB7:
 102              		.loc 1 341 3 view .LVU22
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 341 3 view .LVU23
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00202 		orr	r2, r2, #2
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 341 3 view .LVU24
 109 0058 1B6B     		ldr	r3, [r3, #48]
 110 005a 03F00203 		and	r3, r3, #2
 111 005e 0493     		str	r3, [sp, #16]
 112              		.loc 1 341 3 view .LVU25
 113 0060 049B     		ldr	r3, [sp, #16]
 114              	.LBE7:
 115              		.loc 1 341 3 view .LVU26
 342:Core/Src/main.c **** 
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 9


 343:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 344:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 116              		.loc 1 344 3 view .LVU27
 117 0062 194F     		ldr	r7, .L3+4
 118 0064 2246     		mov	r2, r4
 119 0066 4FF49071 		mov	r1, #288
 120 006a 3846     		mov	r0, r7
 121 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 122              	.LVL0:
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 347:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 123              		.loc 1 347 3 view .LVU28
 124 0070 164D     		ldr	r5, .L3+8
 125 0072 2246     		mov	r2, r4
 126 0074 4FF48661 		mov	r1, #1072
 127 0078 2846     		mov	r0, r5
 128 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 129              	.LVL1:
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 350:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 130              		.loc 1 350 3 view .LVU29
 131              		.loc 1 350 23 is_stmt 0 view .LVU30
 132 007e 4FF40053 		mov	r3, #8192
 133 0082 0593     		str	r3, [sp, #20]
 351:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 134              		.loc 1 351 3 is_stmt 1 view .LVU31
 135              		.loc 1 351 24 is_stmt 0 view .LVU32
 136 0084 4FF40413 		mov	r3, #2162688
 137 0088 0693     		str	r3, [sp, #24]
 352:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 352 3 is_stmt 1 view .LVU33
 139              		.loc 1 352 24 is_stmt 0 view .LVU34
 140 008a 0794     		str	r4, [sp, #28]
 353:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 141              		.loc 1 353 3 is_stmt 1 view .LVU35
 142 008c 05A9     		add	r1, sp, #20
 143 008e 1048     		ldr	r0, .L3+12
 144 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 145              	.LVL2:
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /*Configure GPIO pins : LD2_Pin PA8 */
 356:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 146              		.loc 1 356 3 view .LVU36
 147              		.loc 1 356 23 is_stmt 0 view .LVU37
 148 0094 4FF49073 		mov	r3, #288
 149 0098 0593     		str	r3, [sp, #20]
 357:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 150              		.loc 1 357 3 is_stmt 1 view .LVU38
 151              		.loc 1 357 24 is_stmt 0 view .LVU39
 152 009a 0126     		movs	r6, #1
 153 009c 0696     		str	r6, [sp, #24]
 358:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 154              		.loc 1 358 3 is_stmt 1 view .LVU40
 155              		.loc 1 358 24 is_stmt 0 view .LVU41
 156 009e 0794     		str	r4, [sp, #28]
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 10


 359:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 157              		.loc 1 359 3 is_stmt 1 view .LVU42
 158              		.loc 1 359 25 is_stmt 0 view .LVU43
 159 00a0 0894     		str	r4, [sp, #32]
 360:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 160              		.loc 1 360 3 is_stmt 1 view .LVU44
 161 00a2 05A9     		add	r1, sp, #20
 162 00a4 3846     		mov	r0, r7
 163 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL3:
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /*Configure GPIO pins : PB10 PB4 PB5 */
 363:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5;
 165              		.loc 1 363 3 view .LVU45
 166              		.loc 1 363 23 is_stmt 0 view .LVU46
 167 00aa 4FF48663 		mov	r3, #1072
 168 00ae 0593     		str	r3, [sp, #20]
 364:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 169              		.loc 1 364 3 is_stmt 1 view .LVU47
 170              		.loc 1 364 24 is_stmt 0 view .LVU48
 171 00b0 0696     		str	r6, [sp, #24]
 365:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 365 3 is_stmt 1 view .LVU49
 173              		.loc 1 365 24 is_stmt 0 view .LVU50
 174 00b2 0794     		str	r4, [sp, #28]
 366:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 175              		.loc 1 366 3 is_stmt 1 view .LVU51
 176              		.loc 1 366 25 is_stmt 0 view .LVU52
 177 00b4 0894     		str	r4, [sp, #32]
 367:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 178              		.loc 1 367 3 is_stmt 1 view .LVU53
 179 00b6 05A9     		add	r1, sp, #20
 180 00b8 2846     		mov	r0, r5
 181 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL4:
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 370:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 371:Core/Src/main.c **** }
 183              		.loc 1 371 1 is_stmt 0 view .LVU54
 184 00be 0BB0     		add	sp, sp, #44
 185              	.LCFI2:
 186              		.cfi_def_cfa_offset 20
 187              		@ sp needed
 188 00c0 F0BD     		pop	{r4, r5, r6, r7, pc}
 189              	.L4:
 190 00c2 00BF     		.align	2
 191              	.L3:
 192 00c4 00380240 		.word	1073887232
 193 00c8 00000240 		.word	1073872896
 194 00cc 00040240 		.word	1073873920
 195 00d0 00080240 		.word	1073874944
 196              		.cfi_endproc
 197              	.LFE140:
 199              		.section	.text.setParam,"ax",%progbits
 200              		.align	1
 201              		.global	setParam
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 11


 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	setParam:
 207              	.LVL5:
 208              	.LFB133:
 209              		.file 2 "Core/Src/pid.c"
   1:Core/Src/pid.c **** #include "pid.h"
   2:Core/Src/pid.c **** 
   3:Core/Src/pid.c **** void setParam(pid* pid, double kp, double ki, double kd, double setPoint) {
 210              		.loc 2 3 75 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		@ link register save eliminated.
   4:Core/Src/pid.c ****     pid->kp = kp;
 215              		.loc 2 4 5 view .LVU56
 216              		.loc 2 4 13 is_stmt 0 view .LVU57
 217 0000 80ED020B 		vstr.64	d0, [r0, #8]
   5:Core/Src/pid.c ****     pid->ki = ki;
 218              		.loc 2 5 5 is_stmt 1 view .LVU58
 219              		.loc 2 5 13 is_stmt 0 view .LVU59
 220 0004 80ED001B 		vstr.64	d1, [r0]
   6:Core/Src/pid.c ****     pid->kd = kd;
 221              		.loc 2 6 5 is_stmt 1 view .LVU60
 222              		.loc 2 6 13 is_stmt 0 view .LVU61
 223 0008 80ED042B 		vstr.64	d2, [r0, #16]
   7:Core/Src/pid.c ****     pid->pastError = 0;
 224              		.loc 2 7 5 is_stmt 1 view .LVU62
 225              		.loc 2 7 20 is_stmt 0 view .LVU63
 226 000c 0022     		movs	r2, #0
 227 000e 0023     		movs	r3, #0
 228 0010 C0E90823 		strd	r2, [r0, #32]
   8:Core/Src/pid.c ****     pid->integral = 0;
 229              		.loc 2 8 5 is_stmt 1 view .LVU64
 230              		.loc 2 8 19 is_stmt 0 view .LVU65
 231 0014 C0E91023 		strd	r2, [r0, #64]
   9:Core/Src/pid.c ****     pid->setPoint = setPoint;
 232              		.loc 2 9 5 is_stmt 1 view .LVU66
 233              		.loc 2 9 19 is_stmt 0 view .LVU67
 234 0018 80ED123B 		vstr.64	d3, [r0, #72]
  10:Core/Src/pid.c **** 
  11:Core/Src/pid.c ****     pid->integralCap = 150;
 235              		.loc 2 11 5 is_stmt 1 view .LVU68
 236              		.loc 2 11 22 is_stmt 0 view .LVU69
 237 001c 9623     		movs	r3, #150
 238 001e 8362     		str	r3, [r0, #40]
  12:Core/Src/pid.c **** }
 239              		.loc 2 12 1 view .LVU70
 240 0020 7047     		bx	lr
 241              		.cfi_endproc
 242              	.LFE133:
 244              		.global	__aeabi_dsub
 245              		.global	__aeabi_dmul
 246              		.global	__aeabi_dadd
 247              		.global	__aeabi_d2iz
 248              		.section	.text.calculatePID,"ax",%progbits
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 12


 249              		.align	1
 250              		.global	calculatePID
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 255              	calculatePID:
 256              	.LVL6:
 257              	.LFB134:
  13:Core/Src/pid.c **** 
  14:Core/Src/pid.c **** void calculatePID(pid* pid, MPU6050* imu) {
 258              		.loc 2 14 43 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		.loc 2 14 43 is_stmt 0 view .LVU72
 263 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 264              	.LCFI3:
 265              		.cfi_def_cfa_offset 40
 266              		.cfi_offset 3, -40
 267              		.cfi_offset 4, -36
 268              		.cfi_offset 5, -32
 269              		.cfi_offset 6, -28
 270              		.cfi_offset 7, -24
 271              		.cfi_offset 8, -20
 272              		.cfi_offset 9, -16
 273              		.cfi_offset 10, -12
 274              		.cfi_offset 11, -8
 275              		.cfi_offset 14, -4
 276 0004 0446     		mov	r4, r0
 277 0006 0D46     		mov	r5, r1
  15:Core/Src/pid.c ****     pid->error = pid->setPoint - imu->yawAngle;
 278              		.loc 2 15 5 is_stmt 1 view .LVU73
 279              		.loc 2 15 32 is_stmt 0 view .LVU74
 280 0008 D1E91823 		ldrd	r2, [r1, #96]
 281 000c D0E91201 		ldrd	r0, [r0, #72]
 282              	.LVL7:
 283              		.loc 2 15 32 view .LVU75
 284 0010 FFF7FEFF 		bl	__aeabi_dsub
 285              	.LVL8:
 286              		.loc 2 15 32 view .LVU76
 287 0014 0646     		mov	r6, r0
 288 0016 0F46     		mov	r7, r1
 289              		.loc 2 15 16 view .LVU77
 290 0018 C4E90667 		strd	r6, [r4, #24]
  16:Core/Src/pid.c **** 
  17:Core/Src/pid.c ****     pid->porportional = pid->kp*pid->error;
 291              		.loc 2 17 5 is_stmt 1 view .LVU78
 292              		.loc 2 17 32 is_stmt 0 view .LVU79
 293 001c D4E90223 		ldrd	r2, [r4, #8]
 294 0020 FFF7FEFF 		bl	__aeabi_dmul
 295              	.LVL9:
 296 0024 8246     		mov	r10, r0
 297 0026 8B46     		mov	fp, r1
 298              		.loc 2 17 23 view .LVU80
 299 0028 C4E90CAB 		strd	r10, [r4, #48]
  18:Core/Src/pid.c **** 
  19:Core/Src/pid.c ****     if (abs(pid->integral + pid->error*imu->dt) > pid->integralCap) {
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 13


 300              		.loc 2 19 5 is_stmt 1 view .LVU81
 301              		.loc 2 19 16 is_stmt 0 view .LVU82
 302 002c D4E91089 		ldrd	r8, [r4, #64]
 303              		.loc 2 19 39 view .LVU83
 304 0030 D5E91A23 		ldrd	r2, [r5, #104]
 305 0034 3046     		mov	r0, r6
 306 0036 3946     		mov	r1, r7
 307 0038 FFF7FEFF 		bl	__aeabi_dmul
 308              	.LVL10:
 309 003c 0246     		mov	r2, r0
 310 003e 0B46     		mov	r3, r1
 311              		.loc 2 19 27 view .LVU84
 312 0040 4046     		mov	r0, r8
 313 0042 4946     		mov	r1, r9
 314 0044 FFF7FEFF 		bl	__aeabi_dadd
 315              	.LVL11:
 316 0048 8046     		mov	r8, r0
 317 004a 8946     		mov	r9, r1
 318              		.loc 2 19 9 view .LVU85
 319 004c FFF7FEFF 		bl	__aeabi_d2iz
 320              	.LVL12:
 321 0050 80EAE073 		eor	r3, r0, r0, asr #31
 322 0054 A3EBE073 		sub	r3, r3, r0, asr #31
 323              		.loc 2 19 54 view .LVU86
 324 0058 A26A     		ldr	r2, [r4, #40]
 325              		.loc 2 19 8 view .LVU87
 326 005a 9342     		cmp	r3, r2
 327 005c 35DD     		ble	.L7
  20:Core/Src/pid.c ****         pid->integral = 0;
 328              		.loc 2 20 9 is_stmt 1 view .LVU88
 329              		.loc 2 20 23 is_stmt 0 view .LVU89
 330 005e 4FF00008 		mov	r8, #0
 331 0062 4FF00009 		mov	r9, #0
 332 0066 C4E91089 		strd	r8, [r4, #64]
  21:Core/Src/pid.c ****         pid->integral = pid->integral + pid->error*imu->dt;
 333              		.loc 2 21 9 is_stmt 1 view .LVU90
 334              		.loc 2 21 51 is_stmt 0 view .LVU91
 335 006a D5E91A23 		ldrd	r2, [r5, #104]
 336 006e 3046     		mov	r0, r6
 337 0070 3946     		mov	r1, r7
 338 0072 FFF7FEFF 		bl	__aeabi_dmul
 339              	.LVL13:
 340              		.loc 2 21 39 view .LVU92
 341 0076 4246     		mov	r2, r8
 342 0078 4B46     		mov	r3, r9
 343 007a FFF7FEFF 		bl	__aeabi_dadd
 344              	.LVL14:
 345              		.loc 2 21 23 view .LVU93
 346 007e C4E91001 		strd	r0, [r4, #64]
 347              	.L8:
  22:Core/Src/pid.c ****     }
  23:Core/Src/pid.c ****     else {
  24:Core/Src/pid.c ****         pid->integral = pid->integral + pid->error*imu->dt;
  25:Core/Src/pid.c ****     }
  26:Core/Src/pid.c **** 
  27:Core/Src/pid.c ****     pid->derivative = pid->kd*(pid->error-pid->pastError);
 348              		.loc 2 27 5 is_stmt 1 view .LVU94
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 14


 349              		.loc 2 27 26 is_stmt 0 view .LVU95
 350 0082 D4E90489 		ldrd	r8, [r4, #16]
 351              		.loc 2 27 42 view .LVU96
 352 0086 D4E90823 		ldrd	r2, [r4, #32]
 353 008a 3046     		mov	r0, r6
 354 008c 3946     		mov	r1, r7
 355 008e FFF7FEFF 		bl	__aeabi_dsub
 356              	.LVL15:
 357 0092 0246     		mov	r2, r0
 358 0094 0B46     		mov	r3, r1
 359              		.loc 2 27 30 view .LVU97
 360 0096 4046     		mov	r0, r8
 361 0098 4946     		mov	r1, r9
 362 009a FFF7FEFF 		bl	__aeabi_dmul
 363              	.LVL16:
 364 009e 8046     		mov	r8, r0
 365 00a0 8946     		mov	r9, r1
 366              		.loc 2 27 21 view .LVU98
 367 00a2 C4E90E89 		strd	r8, [r4, #56]
  28:Core/Src/pid.c **** 
  29:Core/Src/pid.c ****     pid->pastError = pid->error;
 368              		.loc 2 29 5 is_stmt 1 view .LVU99
 369              		.loc 2 29 20 is_stmt 0 view .LVU100
 370 00a6 C4E90867 		strd	r6, [r4, #32]
  30:Core/Src/pid.c ****     pid->output = pid->porportional + pid->integral + pid->derivative;
 371              		.loc 2 30 5 is_stmt 1 view .LVU101
 372              		.loc 2 30 37 is_stmt 0 view .LVU102
 373 00aa D4E91023 		ldrd	r2, [r4, #64]
 374 00ae 5046     		mov	r0, r10
 375 00b0 5946     		mov	r1, fp
 376 00b2 FFF7FEFF 		bl	__aeabi_dadd
 377              	.LVL17:
 378 00b6 0246     		mov	r2, r0
 379 00b8 0B46     		mov	r3, r1
 380              		.loc 2 30 53 view .LVU103
 381 00ba 4046     		mov	r0, r8
 382 00bc 4946     		mov	r1, r9
 383 00be FFF7FEFF 		bl	__aeabi_dadd
 384              	.LVL18:
 385              		.loc 2 30 17 view .LVU104
 386 00c2 C4E91401 		strd	r0, [r4, #80]
  31:Core/Src/pid.c **** }
 387              		.loc 2 31 1 view .LVU105
 388 00c6 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 389              	.LVL19:
 390              	.L7:
  24:Core/Src/pid.c ****     }
 391              		.loc 2 24 9 is_stmt 1 view .LVU106
  24:Core/Src/pid.c ****     }
 392              		.loc 2 24 23 is_stmt 0 view .LVU107
 393 00ca C4E91089 		strd	r8, [r4, #64]
 394 00ce D8E7     		b	.L8
 395              		.cfi_endproc
 396              	.LFE134:
 398              		.section	.text.Error_Handler,"ax",%progbits
 399              		.align	1
 400              		.global	Error_Handler
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 15


 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 405              	Error_Handler:
 406              	.LFB141:
 372:Core/Src/main.c **** 
 373:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 374:Core/Src/main.c **** 
 375:Core/Src/main.c **** /* USER CODE END 4 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c **** /**
 378:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 379:Core/Src/main.c ****   * @retval None
 380:Core/Src/main.c ****   */
 381:Core/Src/main.c **** void Error_Handler(void)
 382:Core/Src/main.c **** {
 407              		.loc 1 382 1 is_stmt 1 view -0
 408              		.cfi_startproc
 409              		@ Volatile: function does not return.
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 383:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 384:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 385:Core/Src/main.c ****   __disable_irq();
 413              		.loc 1 385 3 view .LVU109
 414              	.LBB8:
 415              	.LBI8:
 416              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 16


  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 17


  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 417              		.loc 3 140 27 view .LVU110
 418              	.LBB9:
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 18


 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 419              		.loc 3 142 3 view .LVU111
 420              		.syntax unified
 421              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 422 0000 72B6     		cpsid i
 423              	@ 0 "" 2
 424              		.thumb
 425              		.syntax unified
 426              	.L11:
 427              	.LBE9:
 428              	.LBE8:
 386:Core/Src/main.c ****   while (1)
 429              		.loc 1 386 3 view .LVU112
 387:Core/Src/main.c ****   {
 388:Core/Src/main.c ****   }
 430              		.loc 1 388 3 view .LVU113
 386:Core/Src/main.c ****   while (1)
 431              		.loc 1 386 9 view .LVU114
 432 0002 FEE7     		b	.L11
 433              		.cfi_endproc
 434              	.LFE141:
 436              		.section	.text.MX_I2C1_Init,"ax",%progbits
 437              		.align	1
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	MX_I2C1_Init:
 443              	.LFB137:
 201:Core/Src/main.c **** 
 444              		.loc 1 201 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448 0000 08B5     		push	{r3, lr}
 449              	.LCFI4:
 450              		.cfi_def_cfa_offset 8
 451              		.cfi_offset 3, -8
 452              		.cfi_offset 14, -4
 210:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 453              		.loc 1 210 3 view .LVU116
 210:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 454              		.loc 1 210 18 is_stmt 0 view .LVU117
 455 0002 0A48     		ldr	r0, .L16
 456 0004 0A4B     		ldr	r3, .L16+4
 457 0006 0360     		str	r3, [r0]
 211:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 458              		.loc 1 211 3 is_stmt 1 view .LVU118
 211:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 459              		.loc 1 211 25 is_stmt 0 view .LVU119
 460 0008 0A4B     		ldr	r3, .L16+8
 461 000a 4360     		str	r3, [r0, #4]
 212:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 462              		.loc 1 212 3 is_stmt 1 view .LVU120
 212:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 463              		.loc 1 212 24 is_stmt 0 view .LVU121
 464 000c 0023     		movs	r3, #0
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 19


 465 000e 8360     		str	r3, [r0, #8]
 213:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 466              		.loc 1 213 3 is_stmt 1 view .LVU122
 213:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 467              		.loc 1 213 26 is_stmt 0 view .LVU123
 468 0010 C360     		str	r3, [r0, #12]
 214:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 469              		.loc 1 214 3 is_stmt 1 view .LVU124
 214:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 470              		.loc 1 214 29 is_stmt 0 view .LVU125
 471 0012 4FF48042 		mov	r2, #16384
 472 0016 0261     		str	r2, [r0, #16]
 215:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 473              		.loc 1 215 3 is_stmt 1 view .LVU126
 215:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 474              		.loc 1 215 30 is_stmt 0 view .LVU127
 475 0018 4361     		str	r3, [r0, #20]
 216:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 476              		.loc 1 216 3 is_stmt 1 view .LVU128
 216:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 477              		.loc 1 216 26 is_stmt 0 view .LVU129
 478 001a 8361     		str	r3, [r0, #24]
 217:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 479              		.loc 1 217 3 is_stmt 1 view .LVU130
 217:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 480              		.loc 1 217 30 is_stmt 0 view .LVU131
 481 001c C361     		str	r3, [r0, #28]
 218:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 482              		.loc 1 218 3 is_stmt 1 view .LVU132
 218:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 483              		.loc 1 218 28 is_stmt 0 view .LVU133
 484 001e 0362     		str	r3, [r0, #32]
 219:Core/Src/main.c ****   {
 485              		.loc 1 219 3 is_stmt 1 view .LVU134
 219:Core/Src/main.c ****   {
 486              		.loc 1 219 7 is_stmt 0 view .LVU135
 487 0020 FFF7FEFF 		bl	HAL_I2C_Init
 488              	.LVL20:
 219:Core/Src/main.c ****   {
 489              		.loc 1 219 6 discriminator 1 view .LVU136
 490 0024 00B9     		cbnz	r0, .L15
 227:Core/Src/main.c **** 
 491              		.loc 1 227 1 view .LVU137
 492 0026 08BD     		pop	{r3, pc}
 493              	.L15:
 221:Core/Src/main.c ****   }
 494              		.loc 1 221 5 is_stmt 1 view .LVU138
 495 0028 FFF7FEFF 		bl	Error_Handler
 496              	.LVL21:
 497              	.L17:
 498              		.align	2
 499              	.L16:
 500 002c 00000000 		.word	hi2c1
 501 0030 00540040 		.word	1073763328
 502 0034 A0860100 		.word	100000
 503              		.cfi_endproc
 504              	.LFE137:
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 20


 506              		.section	.text.MX_TIM3_Init,"ax",%progbits
 507              		.align	1
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	MX_TIM3_Init:
 513              	.LFB138:
 235:Core/Src/main.c **** 
 514              		.loc 1 235 1 view -0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 56
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 518 0000 00B5     		push	{lr}
 519              	.LCFI5:
 520              		.cfi_def_cfa_offset 4
 521              		.cfi_offset 14, -4
 522 0002 8FB0     		sub	sp, sp, #60
 523              	.LCFI6:
 524              		.cfi_def_cfa_offset 64
 241:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 525              		.loc 1 241 3 view .LVU140
 241:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 526              		.loc 1 241 26 is_stmt 0 view .LVU141
 527 0004 0023     		movs	r3, #0
 528 0006 0A93     		str	r3, [sp, #40]
 529 0008 0B93     		str	r3, [sp, #44]
 530 000a 0C93     		str	r3, [sp, #48]
 531 000c 0D93     		str	r3, [sp, #52]
 242:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 532              		.loc 1 242 3 is_stmt 1 view .LVU142
 242:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 533              		.loc 1 242 27 is_stmt 0 view .LVU143
 534 000e 0893     		str	r3, [sp, #32]
 535 0010 0993     		str	r3, [sp, #36]
 243:Core/Src/main.c **** 
 536              		.loc 1 243 3 is_stmt 1 view .LVU144
 243:Core/Src/main.c **** 
 537              		.loc 1 243 22 is_stmt 0 view .LVU145
 538 0012 0193     		str	r3, [sp, #4]
 539 0014 0293     		str	r3, [sp, #8]
 540 0016 0393     		str	r3, [sp, #12]
 541 0018 0493     		str	r3, [sp, #16]
 542 001a 0593     		str	r3, [sp, #20]
 543 001c 0693     		str	r3, [sp, #24]
 544 001e 0793     		str	r3, [sp, #28]
 248:Core/Src/main.c ****   // prescaler changed from 72
 545              		.loc 1 248 3 is_stmt 1 view .LVU146
 248:Core/Src/main.c ****   // prescaler changed from 72
 546              		.loc 1 248 18 is_stmt 0 view .LVU147
 547 0020 2348     		ldr	r0, .L32
 548 0022 244A     		ldr	r2, .L32+4
 549 0024 0260     		str	r2, [r0]
 250:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 550              		.loc 1 250 3 is_stmt 1 view .LVU148
 250:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 551              		.loc 1 250 24 is_stmt 0 view .LVU149
 552 0026 4822     		movs	r2, #72
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 21


 553 0028 4260     		str	r2, [r0, #4]
 251:Core/Src/main.c ****   htim3.Init.Period = 20000;
 554              		.loc 1 251 3 is_stmt 1 view .LVU150
 251:Core/Src/main.c ****   htim3.Init.Period = 20000;
 555              		.loc 1 251 26 is_stmt 0 view .LVU151
 556 002a 8360     		str	r3, [r0, #8]
 252:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 557              		.loc 1 252 3 is_stmt 1 view .LVU152
 252:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 558              		.loc 1 252 21 is_stmt 0 view .LVU153
 559 002c 44F62062 		movw	r2, #20000
 560 0030 C260     		str	r2, [r0, #12]
 253:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 561              		.loc 1 253 3 is_stmt 1 view .LVU154
 253:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 562              		.loc 1 253 28 is_stmt 0 view .LVU155
 563 0032 0361     		str	r3, [r0, #16]
 254:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 564              		.loc 1 254 3 is_stmt 1 view .LVU156
 254:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 565              		.loc 1 254 32 is_stmt 0 view .LVU157
 566 0034 8023     		movs	r3, #128
 567 0036 8361     		str	r3, [r0, #24]
 255:Core/Src/main.c ****   {
 568              		.loc 1 255 3 is_stmt 1 view .LVU158
 255:Core/Src/main.c ****   {
 569              		.loc 1 255 7 is_stmt 0 view .LVU159
 570 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 571              	.LVL22:
 255:Core/Src/main.c ****   {
 572              		.loc 1 255 6 discriminator 1 view .LVU160
 573 003c 58BB     		cbnz	r0, .L26
 259:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 574              		.loc 1 259 3 is_stmt 1 view .LVU161
 259:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 575              		.loc 1 259 34 is_stmt 0 view .LVU162
 576 003e 4FF48053 		mov	r3, #4096
 577 0042 0A93     		str	r3, [sp, #40]
 260:Core/Src/main.c ****   {
 578              		.loc 1 260 3 is_stmt 1 view .LVU163
 260:Core/Src/main.c ****   {
 579              		.loc 1 260 7 is_stmt 0 view .LVU164
 580 0044 0AA9     		add	r1, sp, #40
 581 0046 1A48     		ldr	r0, .L32
 582 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 583              	.LVL23:
 260:Core/Src/main.c ****   {
 584              		.loc 1 260 6 discriminator 1 view .LVU165
 585 004c 28BB     		cbnz	r0, .L27
 264:Core/Src/main.c ****   {
 586              		.loc 1 264 3 is_stmt 1 view .LVU166
 264:Core/Src/main.c ****   {
 587              		.loc 1 264 7 is_stmt 0 view .LVU167
 588 004e 1848     		ldr	r0, .L32
 589 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 590              	.LVL24:
 264:Core/Src/main.c ****   {
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 22


 591              		.loc 1 264 6 discriminator 1 view .LVU168
 592 0054 18BB     		cbnz	r0, .L28
 268:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 593              		.loc 1 268 3 is_stmt 1 view .LVU169
 268:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 594              		.loc 1 268 37 is_stmt 0 view .LVU170
 595 0056 0023     		movs	r3, #0
 596 0058 0893     		str	r3, [sp, #32]
 269:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 597              		.loc 1 269 3 is_stmt 1 view .LVU171
 269:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 598              		.loc 1 269 33 is_stmt 0 view .LVU172
 599 005a 0993     		str	r3, [sp, #36]
 270:Core/Src/main.c ****   {
 600              		.loc 1 270 3 is_stmt 1 view .LVU173
 270:Core/Src/main.c ****   {
 601              		.loc 1 270 7 is_stmt 0 view .LVU174
 602 005c 08A9     		add	r1, sp, #32
 603 005e 1448     		ldr	r0, .L32
 604 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 605              	.LVL25:
 270:Core/Src/main.c ****   {
 606              		.loc 1 270 6 discriminator 1 view .LVU175
 607 0064 E8B9     		cbnz	r0, .L29
 274:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 608              		.loc 1 274 3 is_stmt 1 view .LVU176
 274:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 609              		.loc 1 274 20 is_stmt 0 view .LVU177
 610 0066 6023     		movs	r3, #96
 611 0068 0193     		str	r3, [sp, #4]
 275:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 612              		.loc 1 275 3 is_stmt 1 view .LVU178
 275:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 613              		.loc 1 275 19 is_stmt 0 view .LVU179
 614 006a 0022     		movs	r2, #0
 615 006c 0292     		str	r2, [sp, #8]
 276:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 616              		.loc 1 276 3 is_stmt 1 view .LVU180
 276:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 617              		.loc 1 276 24 is_stmt 0 view .LVU181
 618 006e 0392     		str	r2, [sp, #12]
 277:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 619              		.loc 1 277 3 is_stmt 1 view .LVU182
 277:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 620              		.loc 1 277 24 is_stmt 0 view .LVU183
 621 0070 0592     		str	r2, [sp, #20]
 278:Core/Src/main.c ****   {
 622              		.loc 1 278 3 is_stmt 1 view .LVU184
 278:Core/Src/main.c ****   {
 623              		.loc 1 278 7 is_stmt 0 view .LVU185
 624 0072 01A9     		add	r1, sp, #4
 625 0074 0E48     		ldr	r0, .L32
 626 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 627              	.LVL26:
 278:Core/Src/main.c ****   {
 628              		.loc 1 278 6 discriminator 1 view .LVU186
 629 007a A0B9     		cbnz	r0, .L30
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 23


 282:Core/Src/main.c ****   {
 630              		.loc 1 282 3 is_stmt 1 view .LVU187
 282:Core/Src/main.c ****   {
 631              		.loc 1 282 7 is_stmt 0 view .LVU188
 632 007c 0422     		movs	r2, #4
 633 007e 0DEB0201 		add	r1, sp, r2
 634 0082 0B48     		ldr	r0, .L32
 635 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 636              	.LVL27:
 282:Core/Src/main.c ****   {
 637              		.loc 1 282 6 discriminator 1 view .LVU189
 638 0088 78B9     		cbnz	r0, .L31
 289:Core/Src/main.c **** 
 639              		.loc 1 289 3 is_stmt 1 view .LVU190
 640 008a 0948     		ldr	r0, .L32
 641 008c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 642              	.LVL28:
 291:Core/Src/main.c **** 
 643              		.loc 1 291 1 is_stmt 0 view .LVU191
 644 0090 0FB0     		add	sp, sp, #60
 645              	.LCFI7:
 646              		.cfi_remember_state
 647              		.cfi_def_cfa_offset 4
 648              		@ sp needed
 649 0092 5DF804FB 		ldr	pc, [sp], #4
 650              	.L26:
 651              	.LCFI8:
 652              		.cfi_restore_state
 257:Core/Src/main.c ****   }
 653              		.loc 1 257 5 is_stmt 1 view .LVU192
 654 0096 FFF7FEFF 		bl	Error_Handler
 655              	.LVL29:
 656              	.L27:
 262:Core/Src/main.c ****   }
 657              		.loc 1 262 5 view .LVU193
 658 009a FFF7FEFF 		bl	Error_Handler
 659              	.LVL30:
 660              	.L28:
 266:Core/Src/main.c ****   }
 661              		.loc 1 266 5 view .LVU194
 662 009e FFF7FEFF 		bl	Error_Handler
 663              	.LVL31:
 664              	.L29:
 272:Core/Src/main.c ****   }
 665              		.loc 1 272 5 view .LVU195
 666 00a2 FFF7FEFF 		bl	Error_Handler
 667              	.LVL32:
 668              	.L30:
 280:Core/Src/main.c ****   }
 669              		.loc 1 280 5 view .LVU196
 670 00a6 FFF7FEFF 		bl	Error_Handler
 671              	.LVL33:
 672              	.L31:
 284:Core/Src/main.c ****   }
 673              		.loc 1 284 5 view .LVU197
 674 00aa FFF7FEFF 		bl	Error_Handler
 675              	.LVL34:
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 24


 676              	.L33:
 677 00ae 00BF     		.align	2
 678              	.L32:
 679 00b0 00000000 		.word	htim3
 680 00b4 00040040 		.word	1073742848
 681              		.cfi_endproc
 682              	.LFE138:
 684              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 685              		.align	1
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 690              	MX_USART2_UART_Init:
 691              	.LFB139:
 299:Core/Src/main.c **** 
 692              		.loc 1 299 1 view -0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696 0000 08B5     		push	{r3, lr}
 697              	.LCFI9:
 698              		.cfi_def_cfa_offset 8
 699              		.cfi_offset 3, -8
 700              		.cfi_offset 14, -4
 308:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 701              		.loc 1 308 3 view .LVU199
 308:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 702              		.loc 1 308 19 is_stmt 0 view .LVU200
 703 0002 0A48     		ldr	r0, .L38
 704 0004 0A4B     		ldr	r3, .L38+4
 705 0006 0360     		str	r3, [r0]
 309:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 706              		.loc 1 309 3 is_stmt 1 view .LVU201
 309:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 707              		.loc 1 309 24 is_stmt 0 view .LVU202
 708 0008 4FF4E133 		mov	r3, #115200
 709 000c 4360     		str	r3, [r0, #4]
 310:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 710              		.loc 1 310 3 is_stmt 1 view .LVU203
 310:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 711              		.loc 1 310 26 is_stmt 0 view .LVU204
 712 000e 0023     		movs	r3, #0
 713 0010 8360     		str	r3, [r0, #8]
 311:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 714              		.loc 1 311 3 is_stmt 1 view .LVU205
 311:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 715              		.loc 1 311 24 is_stmt 0 view .LVU206
 716 0012 C360     		str	r3, [r0, #12]
 312:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 717              		.loc 1 312 3 is_stmt 1 view .LVU207
 312:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 718              		.loc 1 312 22 is_stmt 0 view .LVU208
 719 0014 0361     		str	r3, [r0, #16]
 313:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 720              		.loc 1 313 3 is_stmt 1 view .LVU209
 313:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 721              		.loc 1 313 20 is_stmt 0 view .LVU210
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 25


 722 0016 0C22     		movs	r2, #12
 723 0018 4261     		str	r2, [r0, #20]
 314:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 724              		.loc 1 314 3 is_stmt 1 view .LVU211
 314:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 725              		.loc 1 314 25 is_stmt 0 view .LVU212
 726 001a 8361     		str	r3, [r0, #24]
 315:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 727              		.loc 1 315 3 is_stmt 1 view .LVU213
 315:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 728              		.loc 1 315 28 is_stmt 0 view .LVU214
 729 001c C361     		str	r3, [r0, #28]
 316:Core/Src/main.c ****   {
 730              		.loc 1 316 3 is_stmt 1 view .LVU215
 316:Core/Src/main.c ****   {
 731              		.loc 1 316 7 is_stmt 0 view .LVU216
 732 001e FFF7FEFF 		bl	HAL_UART_Init
 733              	.LVL35:
 316:Core/Src/main.c ****   {
 734              		.loc 1 316 6 discriminator 1 view .LVU217
 735 0022 00B9     		cbnz	r0, .L37
 324:Core/Src/main.c **** 
 736              		.loc 1 324 1 view .LVU218
 737 0024 08BD     		pop	{r3, pc}
 738              	.L37:
 318:Core/Src/main.c ****   }
 739              		.loc 1 318 5 is_stmt 1 view .LVU219
 740 0026 FFF7FEFF 		bl	Error_Handler
 741              	.LVL36:
 742              	.L39:
 743 002a 00BF     		.align	2
 744              	.L38:
 745 002c 00000000 		.word	huart2
 746 0030 00440040 		.word	1073759232
 747              		.cfi_endproc
 748              	.LFE139:
 750              		.section	.text.SystemClock_Config,"ax",%progbits
 751              		.align	1
 752              		.global	SystemClock_Config
 753              		.syntax unified
 754              		.thumb
 755              		.thumb_func
 757              	SystemClock_Config:
 758              	.LFB136:
 154:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 759              		.loc 1 154 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 80
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 763 0000 00B5     		push	{lr}
 764              	.LCFI10:
 765              		.cfi_def_cfa_offset 4
 766              		.cfi_offset 14, -4
 767 0002 95B0     		sub	sp, sp, #84
 768              	.LCFI11:
 769              		.cfi_def_cfa_offset 88
 155:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 26


 770              		.loc 1 155 3 view .LVU221
 155:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 771              		.loc 1 155 22 is_stmt 0 view .LVU222
 772 0004 3022     		movs	r2, #48
 773 0006 0021     		movs	r1, #0
 774 0008 08A8     		add	r0, sp, #32
 775 000a FFF7FEFF 		bl	memset
 776              	.LVL37:
 156:Core/Src/main.c **** 
 777              		.loc 1 156 3 is_stmt 1 view .LVU223
 156:Core/Src/main.c **** 
 778              		.loc 1 156 22 is_stmt 0 view .LVU224
 779 000e 0023     		movs	r3, #0
 780 0010 0393     		str	r3, [sp, #12]
 781 0012 0493     		str	r3, [sp, #16]
 782 0014 0593     		str	r3, [sp, #20]
 783 0016 0693     		str	r3, [sp, #24]
 784 0018 0793     		str	r3, [sp, #28]
 160:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 785              		.loc 1 160 3 is_stmt 1 view .LVU225
 786              	.LBB10:
 160:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 787              		.loc 1 160 3 view .LVU226
 788 001a 0193     		str	r3, [sp, #4]
 160:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 789              		.loc 1 160 3 view .LVU227
 790 001c 1F4A     		ldr	r2, .L46
 791 001e 116C     		ldr	r1, [r2, #64]
 792 0020 41F08051 		orr	r1, r1, #268435456
 793 0024 1164     		str	r1, [r2, #64]
 160:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 794              		.loc 1 160 3 view .LVU228
 795 0026 126C     		ldr	r2, [r2, #64]
 796 0028 02F08052 		and	r2, r2, #268435456
 797 002c 0192     		str	r2, [sp, #4]
 160:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 798              		.loc 1 160 3 view .LVU229
 799 002e 019A     		ldr	r2, [sp, #4]
 800              	.LBE10:
 160:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 801              		.loc 1 160 3 view .LVU230
 161:Core/Src/main.c **** 
 802              		.loc 1 161 3 view .LVU231
 803              	.LBB11:
 161:Core/Src/main.c **** 
 804              		.loc 1 161 3 view .LVU232
 805 0030 0293     		str	r3, [sp, #8]
 161:Core/Src/main.c **** 
 806              		.loc 1 161 3 view .LVU233
 807 0032 1B49     		ldr	r1, .L46+4
 808 0034 0A68     		ldr	r2, [r1]
 809 0036 22F44042 		bic	r2, r2, #49152
 810 003a 42F40042 		orr	r2, r2, #32768
 811 003e 0A60     		str	r2, [r1]
 161:Core/Src/main.c **** 
 812              		.loc 1 161 3 view .LVU234
 813 0040 0A68     		ldr	r2, [r1]
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 27


 814 0042 02F44042 		and	r2, r2, #49152
 815 0046 0292     		str	r2, [sp, #8]
 161:Core/Src/main.c **** 
 816              		.loc 1 161 3 view .LVU235
 817 0048 029A     		ldr	r2, [sp, #8]
 818              	.LBE11:
 161:Core/Src/main.c **** 
 819              		.loc 1 161 3 view .LVU236
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 820              		.loc 1 166 3 view .LVU237
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 821              		.loc 1 166 36 is_stmt 0 view .LVU238
 822 004a 0221     		movs	r1, #2
 823 004c 0891     		str	r1, [sp, #32]
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 824              		.loc 1 167 3 is_stmt 1 view .LVU239
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 825              		.loc 1 167 30 is_stmt 0 view .LVU240
 826 004e 0122     		movs	r2, #1
 827 0050 0B92     		str	r2, [sp, #44]
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 828              		.loc 1 168 3 is_stmt 1 view .LVU241
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 829              		.loc 1 168 41 is_stmt 0 view .LVU242
 830 0052 1022     		movs	r2, #16
 831 0054 0C92     		str	r2, [sp, #48]
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 832              		.loc 1 169 3 is_stmt 1 view .LVU243
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 833              		.loc 1 169 34 is_stmt 0 view .LVU244
 834 0056 0E91     		str	r1, [sp, #56]
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 835              		.loc 1 170 3 is_stmt 1 view .LVU245
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 836              		.loc 1 170 35 is_stmt 0 view .LVU246
 837 0058 0F93     		str	r3, [sp, #60]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 838              		.loc 1 171 3 is_stmt 1 view .LVU247
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 839              		.loc 1 171 30 is_stmt 0 view .LVU248
 840 005a 1092     		str	r2, [sp, #64]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 841              		.loc 1 172 3 is_stmt 1 view .LVU249
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 842              		.loc 1 172 30 is_stmt 0 view .LVU250
 843 005c 4FF4A873 		mov	r3, #336
 844 0060 1193     		str	r3, [sp, #68]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 845              		.loc 1 173 3 is_stmt 1 view .LVU251
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 846              		.loc 1 173 30 is_stmt 0 view .LVU252
 847 0062 0423     		movs	r3, #4
 848 0064 1293     		str	r3, [sp, #72]
 174:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 849              		.loc 1 174 3 is_stmt 1 view .LVU253
 174:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 850              		.loc 1 174 30 is_stmt 0 view .LVU254
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 28


 851 0066 0723     		movs	r3, #7
 852 0068 1393     		str	r3, [sp, #76]
 175:Core/Src/main.c ****   {
 853              		.loc 1 175 3 is_stmt 1 view .LVU255
 175:Core/Src/main.c ****   {
 854              		.loc 1 175 7 is_stmt 0 view .LVU256
 855 006a 08A8     		add	r0, sp, #32
 856 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 857              	.LVL38:
 175:Core/Src/main.c ****   {
 858              		.loc 1 175 6 discriminator 1 view .LVU257
 859 0070 80B9     		cbnz	r0, .L44
 182:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 860              		.loc 1 182 3 is_stmt 1 view .LVU258
 182:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 861              		.loc 1 182 31 is_stmt 0 view .LVU259
 862 0072 0F23     		movs	r3, #15
 863 0074 0393     		str	r3, [sp, #12]
 184:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 864              		.loc 1 184 3 is_stmt 1 view .LVU260
 184:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 865              		.loc 1 184 34 is_stmt 0 view .LVU261
 866 0076 0221     		movs	r1, #2
 867 0078 0491     		str	r1, [sp, #16]
 185:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 868              		.loc 1 185 3 is_stmt 1 view .LVU262
 185:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 869              		.loc 1 185 35 is_stmt 0 view .LVU263
 870 007a 0023     		movs	r3, #0
 871 007c 0593     		str	r3, [sp, #20]
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 872              		.loc 1 186 3 is_stmt 1 view .LVU264
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 873              		.loc 1 186 36 is_stmt 0 view .LVU265
 874 007e 4FF48052 		mov	r2, #4096
 875 0082 0692     		str	r2, [sp, #24]
 187:Core/Src/main.c **** 
 876              		.loc 1 187 3 is_stmt 1 view .LVU266
 187:Core/Src/main.c **** 
 877              		.loc 1 187 36 is_stmt 0 view .LVU267
 878 0084 0793     		str	r3, [sp, #28]
 189:Core/Src/main.c ****   {
 879              		.loc 1 189 3 is_stmt 1 view .LVU268
 189:Core/Src/main.c ****   {
 880              		.loc 1 189 7 is_stmt 0 view .LVU269
 881 0086 03A8     		add	r0, sp, #12
 882 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 883              	.LVL39:
 189:Core/Src/main.c ****   {
 884              		.loc 1 189 6 discriminator 1 view .LVU270
 885 008c 20B9     		cbnz	r0, .L45
 193:Core/Src/main.c **** 
 886              		.loc 1 193 1 view .LVU271
 887 008e 15B0     		add	sp, sp, #84
 888              	.LCFI12:
 889              		.cfi_remember_state
 890              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 29


 891              		@ sp needed
 892 0090 5DF804FB 		ldr	pc, [sp], #4
 893              	.L44:
 894              	.LCFI13:
 895              		.cfi_restore_state
 177:Core/Src/main.c ****   }
 896              		.loc 1 177 5 is_stmt 1 view .LVU272
 897 0094 FFF7FEFF 		bl	Error_Handler
 898              	.LVL40:
 899              	.L45:
 191:Core/Src/main.c ****   }
 900              		.loc 1 191 5 view .LVU273
 901 0098 FFF7FEFF 		bl	Error_Handler
 902              	.LVL41:
 903              	.L47:
 904              		.align	2
 905              	.L46:
 906 009c 00380240 		.word	1073887232
 907 00a0 00700040 		.word	1073770496
 908              		.cfi_endproc
 909              	.LFE136:
 911              		.section	.text.main,"ax",%progbits
 912              		.align	1
 913              		.global	main
 914              		.syntax unified
 915              		.thumb
 916              		.thumb_func
 918              	main:
 919              	.LFB135:
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 920              		.loc 1 77 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 120
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924 0000 30B5     		push	{r4, r5, lr}
 925              	.LCFI14:
 926              		.cfi_def_cfa_offset 12
 927              		.cfi_offset 4, -12
 928              		.cfi_offset 5, -8
 929              		.cfi_offset 14, -4
 930 0002 9FB0     		sub	sp, sp, #124
 931              	.LCFI15:
 932              		.cfi_def_cfa_offset 136
  79:Core/Src/main.c ****   mpu6050.yawAngle = 0;
 933              		.loc 1 79 3 view .LVU275
  80:Core/Src/main.c ****   mpu6050.normalizeTick = 0;
 934              		.loc 1 80 3 view .LVU276
  80:Core/Src/main.c ****   mpu6050.normalizeTick = 0;
 935              		.loc 1 80 20 is_stmt 0 view .LVU277
 936 0004 0022     		movs	r2, #0
 937 0006 0023     		movs	r3, #0
 938 0008 CDE91823 		strd	r2, [sp, #96]
  81:Core/Src/main.c ****   /* USER CODE END 1 */
 939              		.loc 1 81 3 is_stmt 1 view .LVU278
  81:Core/Src/main.c ****   /* USER CODE END 1 */
 940              		.loc 1 81 25 is_stmt 0 view .LVU279
 941 000c CDE91C23 		strd	r2, [sp, #112]
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 30


  87:Core/Src/main.c **** 
 942              		.loc 1 87 3 is_stmt 1 view .LVU280
 943 0010 FFF7FEFF 		bl	HAL_Init
 944              	.LVL42:
  94:Core/Src/main.c **** 
 945              		.loc 1 94 3 view .LVU281
 946 0014 FFF7FEFF 		bl	SystemClock_Config
 947              	.LVL43:
 101:Core/Src/main.c ****   MX_I2C1_Init();
 948              		.loc 1 101 3 view .LVU282
 949 0018 FFF7FEFF 		bl	MX_GPIO_Init
 950              	.LVL44:
 102:Core/Src/main.c ****   MX_TIM3_Init();
 951              		.loc 1 102 3 view .LVU283
 952 001c FFF7FEFF 		bl	MX_I2C1_Init
 953              	.LVL45:
 103:Core/Src/main.c ****   MX_USART2_UART_Init();
 954              		.loc 1 103 3 view .LVU284
 955 0020 FFF7FEFF 		bl	MX_TIM3_Init
 956              	.LVL46:
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 957              		.loc 1 104 3 view .LVU285
 958 0024 FFF7FEFF 		bl	MX_USART2_UART_Init
 959              	.LVL47:
 106:Core/Src/main.c ****   if (x == 1) {
 960              		.loc 1 106 3 view .LVU286
 106:Core/Src/main.c ****   if (x == 1) {
 961              		.loc 1 106 11 is_stmt 0 view .LVU287
 962 0028 2648     		ldr	r0, .L56
 963 002a FFF7FEFF 		bl	mpu6050Init
 964              	.LVL48:
 107:Core/Src/main.c ****     for (int i = 0; i < 20; i++) {
 965              		.loc 1 107 3 is_stmt 1 view .LVU288
 107:Core/Src/main.c ****     for (int i = 0; i < 20; i++) {
 966              		.loc 1 107 6 is_stmt 0 view .LVU289
 967 002e 0128     		cmp	r0, #1
 968 0030 45D0     		beq	.L55
 969              	.LVL49:
 970              	.L50:
 116:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 971              		.loc 1 116 3 is_stmt 1 view .LVU290
 972 0032 254C     		ldr	r4, .L56+4
 973 0034 0021     		movs	r1, #0
 974 0036 2046     		mov	r0, r4
 975 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 976              	.LVL50:
 117:Core/Src/main.c ****   
 977              		.loc 1 117 3 view .LVU291
 978 003c 0421     		movs	r1, #4
 979 003e 2046     		mov	r0, r4
 980 0040 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 981              	.LVL51:
 119:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speedControl(255));
 982              		.loc 1 119 3 view .LVU292
 983 0044 FF20     		movs	r0, #255
 984 0046 FFF7FEFF 		bl	speedControl
 985              	.LVL52:
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 31


 119:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speedControl(255));
 986              		.loc 1 119 3 is_stmt 0 discriminator 1 view .LVU293
 987 004a 2368     		ldr	r3, [r4]
 988 004c 5863     		str	r0, [r3, #52]
 120:Core/Src/main.c ****   /* USER CODE END 2 */
 989              		.loc 1 120 3 is_stmt 1 view .LVU294
 990 004e FF20     		movs	r0, #255
 991 0050 FFF7FEFF 		bl	speedControl
 992              	.LVL53:
 120:Core/Src/main.c ****   /* USER CODE END 2 */
 993              		.loc 1 120 3 is_stmt 0 discriminator 1 view .LVU295
 994 0054 2368     		ldr	r3, [r4]
 995 0056 9863     		str	r0, [r3, #56]
 996              	.L52:
 125:Core/Src/main.c ****   {
 997              		.loc 1 125 3 is_stmt 1 view .LVU296
 128:Core/Src/main.c ****     readAccelData(&hi2c1, &mpu6050);
 998              		.loc 1 128 5 view .LVU297
 999 0058 1A4C     		ldr	r4, .L56
 1000 005a 6946     		mov	r1, sp
 1001 005c 2046     		mov	r0, r4
 1002 005e FFF7FEFF 		bl	readGyroData
 1003              	.LVL54:
 129:Core/Src/main.c ****     readTempData(&hi2c1, &mpu6050);
 1004              		.loc 1 129 5 view .LVU298
 1005 0062 6946     		mov	r1, sp
 1006 0064 2046     		mov	r0, r4
 1007 0066 FFF7FEFF 		bl	readAccelData
 1008              	.LVL55:
 130:Core/Src/main.c ****     calculateAngleAccel(&hi2c1, &mpu6050);
 1009              		.loc 1 130 5 view .LVU299
 1010 006a 6946     		mov	r1, sp
 1011 006c 2046     		mov	r0, r4
 1012 006e FFF7FEFF 		bl	readTempData
 1013              	.LVL56:
 131:Core/Src/main.c ****     calculateAngleGyro(&mpu6050);
 1014              		.loc 1 131 5 view .LVU300
 1015 0072 6946     		mov	r1, sp
 1016 0074 2046     		mov	r0, r4
 1017 0076 FFF7FEFF 		bl	calculateAngleAccel
 1018              	.LVL57:
 132:Core/Src/main.c **** 
 1019              		.loc 1 132 5 view .LVU301
 1020 007a 6846     		mov	r0, sp
 1021 007c FFF7FEFF 		bl	calculateAngleGyro
 1022              	.LVL58:
 134:Core/Src/main.c ****     motorRightFWD();
 1023              		.loc 1 134 5 view .LVU302
 1024 0080 FFF7FEFF 		bl	motorLeftFWD
 1025              	.LVL59:
 135:Core/Src/main.c **** 
 1026              		.loc 1 135 5 view .LVU303
 1027 0084 FFF7FEFF 		bl	motorRightFWD
 1028              	.LVL60:
 138:Core/Src/main.c ****     HAL_Delay(1);
 1029              		.loc 1 138 5 view .LVU304
 1030 0088 2021     		movs	r1, #32
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 32


 1031 008a 1048     		ldr	r0, .L56+8
 1032 008c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1033              	.LVL61:
 139:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 1034              		.loc 1 139 5 discriminator 1 view .LVU305
 1035 0090 0120     		movs	r0, #1
 1036 0092 FFF7FEFF 		bl	HAL_Delay
 1037              	.LVL62:
 125:Core/Src/main.c ****   {
 1038              		.loc 1 125 9 view .LVU306
 1039 0096 DFE7     		b	.L52
 1040              	.LVL63:
 1041              	.L51:
 1042              	.LBB12:
 109:Core/Src/main.c ****     HAL_Delay(50);
 1043              		.loc 1 109 8 view .LVU307
 1044 0098 0C4D     		ldr	r5, .L56+8
 1045 009a 2021     		movs	r1, #32
 1046 009c 2846     		mov	r0, r5
 1047 009e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1048              	.LVL64:
 110:Core/Src/main.c ****      HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 1049              		.loc 1 110 5 view .LVU308
 1050 00a2 3220     		movs	r0, #50
 1051 00a4 FFF7FEFF 		bl	HAL_Delay
 1052              	.LVL65:
 111:Core/Src/main.c ****     HAL_Delay(200);
 1053              		.loc 1 111 6 view .LVU309
 1054 00a8 2021     		movs	r1, #32
 1055 00aa 2846     		mov	r0, r5
 1056 00ac FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1057              	.LVL66:
 112:Core/Src/main.c ****     }
 1058              		.loc 1 112 5 view .LVU310
 1059 00b0 C820     		movs	r0, #200
 1060 00b2 FFF7FEFF 		bl	HAL_Delay
 1061              	.LVL67:
 108:Core/Src/main.c ****        HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 1062              		.loc 1 108 30 discriminator 3 view .LVU311
 1063 00b6 0134     		adds	r4, r4, #1
 1064              	.LVL68:
 1065              	.L49:
 108:Core/Src/main.c ****        HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 1066              		.loc 1 108 23 discriminator 1 view .LVU312
 1067 00b8 132C     		cmp	r4, #19
 1068 00ba EDDD     		ble	.L51
 1069 00bc B9E7     		b	.L50
 1070              	.LVL69:
 1071              	.L55:
 108:Core/Src/main.c ****        HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 1072              		.loc 1 108 14 is_stmt 0 view .LVU313
 1073 00be 0024     		movs	r4, #0
 1074 00c0 FAE7     		b	.L49
 1075              	.L57:
 1076 00c2 00BF     		.align	2
 1077              	.L56:
 1078 00c4 00000000 		.word	hi2c1
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 33


 1079 00c8 00000000 		.word	htim3
 1080 00cc 00000240 		.word	1073872896
 1081              	.LBE12:
 1082              		.cfi_endproc
 1083              	.LFE135:
 1085              		.global	huart2
 1086              		.section	.bss.huart2,"aw",%nobits
 1087              		.align	2
 1090              	huart2:
 1091 0000 00000000 		.space	68
 1091      00000000 
 1091      00000000 
 1091      00000000 
 1091      00000000 
 1092              		.global	htim3
 1093              		.section	.bss.htim3,"aw",%nobits
 1094              		.align	2
 1097              	htim3:
 1098 0000 00000000 		.space	72
 1098      00000000 
 1098      00000000 
 1098      00000000 
 1098      00000000 
 1099              		.global	hi2c1
 1100              		.section	.bss.hi2c1,"aw",%nobits
 1101              		.align	2
 1104              	hi2c1:
 1105 0000 00000000 		.space	84
 1105      00000000 
 1105      00000000 
 1105      00000000 
 1105      00000000 
 1106              		.text
 1107              	.Letext0:
 1108              		.file 4 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1109              		.file 5 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1110              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 1111              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1112              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1113              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1114              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1115              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1116              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1117              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1118              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1119              		.file 15 "Core/Inc/mpu6050.h"
 1120              		.file 16 "Core/Inc/pid.h"
 1121              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1122              		.file 18 "Core/Inc/main.h"
 1123              		.file 19 "Core/Inc/motor_driver.h"
 1124              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1125              		.file 21 "<built-in>"
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:192    .text.MX_GPIO_Init:000000c4 $d
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:200    .text.setParam:00000000 $t
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:206    .text.setParam:00000000 setParam
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:249    .text.calculatePID:00000000 $t
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:255    .text.calculatePID:00000000 calculatePID
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:399    .text.Error_Handler:00000000 $t
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:405    .text.Error_Handler:00000000 Error_Handler
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:437    .text.MX_I2C1_Init:00000000 $t
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:442    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:500    .text.MX_I2C1_Init:0000002c $d
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:1104   .bss.hi2c1:00000000 hi2c1
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:507    .text.MX_TIM3_Init:00000000 $t
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:512    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:679    .text.MX_TIM3_Init:000000b0 $d
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:1097   .bss.htim3:00000000 htim3
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:685    .text.MX_USART2_UART_Init:00000000 $t
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:690    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:745    .text.MX_USART2_UART_Init:0000002c $d
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:1090   .bss.huart2:00000000 huart2
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:751    .text.SystemClock_Config:00000000 $t
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:757    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:906    .text.SystemClock_Config:0000009c $d
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:912    .text.main:00000000 $t
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:918    .text.main:00000000 main
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:1078   .text.main:000000c4 $d
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:1087   .bss.huart2:00000000 $d
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:1094   .bss.htim3:00000000 $d
/var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s:1101   .bss.hi2c1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_dsub
__aeabi_dmul
__aeabi_dadd
__aeabi_d2iz
HAL_I2C_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
mpu6050Init
HAL_TIM_PWM_Start
speedControl
readGyroData
readAccelData
ARM GAS  /var/folders/w0/_w50rr155tb53qvt2cy6pxh80000gn/T//ccUEtnS7.s 			page 35


readTempData
calculateAngleAccel
calculateAngleGyro
motorLeftFWD
motorRightFWD
HAL_GPIO_TogglePin
HAL_Delay
