{
    "design_name": "bsg_mul_iterative_width_64_radix4", 
    "filelist": [  
        "basejump_stl/bsg_misc/bsg_mul_iterative_width_64_radix4.v"
        ],  
    "run_config": [{
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "95",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_width_64_radix4_300MHz",
        "parameters": []
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "87",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_width_64_radix4_325MHz",
        "parameters": []
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "81",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_width_64_radix4_350MHz",
        "parameters": []
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "76",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_width_64_radix4_375MHz",
        "parameters": []
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "71",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_width_64_radix4_400MHz",
        "parameters": []
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "67",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_width_64_radix4_425MHz",
        "parameters": []
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "63",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_width_64_radix4_450MHz",
        "parameters": []
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "60",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_width_64_radix4_475MHz",
        "parameters": []
    }]

}