#See https://boxlambda.readthedocs.io/en/latest/build-system/#bender-targets for a list of used Bender targets.

# Package metadata. Required.
package:
  # The name of the package. Required.
  name: ibex

sources:
  - target: any(verilator, vivado, openxc7)
    include_dirs:
      - ibex_out/src/lowrisc_dv_crypto_prince_ref_0.1
      - ibex_out/src/lowrisc_dv_dv_fcov_macros_0
      - ibex_out/src/lowrisc_dv_secded_enc_0
      - ibex_out/src/lowrisc_prim_util_get_scramble_params_0/rtl
      - ibex_out/src/lowrisc_prim_util_memload_0/rtl
      - ibex_out/src/lowrisc_dv_scramble_model_0
      - ibex_out/src/lowrisc_dv_verilator_memutil_dpi_0/cpp
      - ibex_out/src/lowrisc_dv_verilator_memutil_dpi_scrambled_0/cpp
      - ibex_out/src/lowrisc_prim_assert_0.1/rtl
    files:
      - ibex_out/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv
      - ibex_out/src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
      - ibex_out/src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv
      - ibex_out/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv
      - ibex_out/src/lowrisc_prim_generic_and2_0/rtl/prim_generic_and2.sv
      - ibex_out/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv
      - ibex_out/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
      - ibex_out/src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_enc.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_dec.sv
      - ibex_out/src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_enc.sv
      - ibex_out/src/lowrisc_prim_xilinx_and2_0/rtl/prim_xilinx_and2.sv
      - ibex_out/src/lowrisc_prim_xilinx_buf_0/rtl/prim_xilinx_buf.sv
      - ibex_out/src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
      - ibex_out/src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv
      - ibex_out/src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv
      - ibex_out/src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv
      - ibex_out/src/lowrisc_prim_abstract_and2_0/prim_and2.sv
      - ibex_out/src/lowrisc_prim_abstract_buf_0/prim_buf.sv
      - ibex_out/src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv
      - ibex_out/src/lowrisc_prim_abstract_flop_0/prim_flop.sv
      - ibex_out/src/lowrisc_prim_cipher_0/rtl/prim_subst_perm.sv
      - ibex_out/src/lowrisc_prim_cipher_0/rtl/prim_present.sv
      - ibex_out/src/lowrisc_prim_cipher_0/rtl/prim_prince.sv
      - ibex_out/src/lowrisc_prim_count_0/rtl/prim_count_pkg.sv
      - ibex_out/src/lowrisc_prim_count_0/rtl/prim_count.sv
      - ibex_out/src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv
      - ibex_out/src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
      - ibex_out/src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv
      - ibex_out/src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv
      - ibex_out/src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv
      - ibex_out/src/lowrisc_prim_badbit_ram_1p_0/prim_badbit_ram_1p.sv
      - ibex_out/src/lowrisc_prim_onehot_0/rtl/prim_onehot_enc.sv
      - ibex_out/src/lowrisc_prim_onehot_0/rtl/prim_onehot_mux.sv
      - ibex_out/src/lowrisc_prim_onehot_check_0/rtl/prim_onehot_check.sv
      - ibex_out/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi_pkg.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi4_sender.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi4_sync.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi4_dec.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi8_sender.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi8_sync.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi8_dec.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi12_sender.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi12_sync.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi12_dec.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi16_sender.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi16_sync.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi16_dec.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi20_sender.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi20_sync.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi20_dec.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi24_sender.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi24_sync.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi24_dec.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi28_sender.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi28_sync.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi28_dec.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi32_sender.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi32_sync.sv
      - ibex_out/src/lowrisc_prim_mubi_0.1/rtl/prim_mubi32_dec.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_branch_predict.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_no_prefetch_buffer.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv
      - ibex_out/src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv
      - ibex_out/src/lowrisc_prim_ram_1p_scr_0.1/rtl/prim_ram_1p_scr.sv
      - ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv
      - ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_fpga.sv
      - ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_latch.sv
      - ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_lockstep.sv
      - ibex_out/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv
  - target: verilator
    files:
      - lint.vlt
      - ibex_out/src/lowrisc_lint_common_0.1/tools/verilator/common.vlt
      - ibex_out/src/lowrisc_prim_assert_0.1/lint/prim_assert.vlt
      - ibex_out/src/lowrisc_prim_generic_clock_gating_0/lint/prim_generic_clock_gating.vlt
      - ibex_out/src/lowrisc_prim_xilinx_clock_gating_0/lint/prim_xilinx_clock_gating.vlt
      - ibex_out/src/lowrisc_prim_xilinx_clock_mux2_0/lint/prim_xilinx_clock_mux2.vlt
      - ibex_out/src/lowrisc_prim_cipher_0/lint/prim_cipher.vlt
      - ibex_out/src/lowrisc_prim_count_0/lint/prim_count.vlt
      - ibex_out/src/lowrisc_prim_generic_clock_mux2_0/lint/prim_generic_clock_mux2.vlt
      - ibex_out/src/lowrisc_prim_generic_ram_1p_0/lint/prim_generic_ram_1p.vlt
      - ibex_out/src/lowrisc_prim_onehot_check_0/lint/prim_onehot_check.vlt
      - ibex_out/src/lowrisc_ibex_ibex_core_0.1/lint/verilator_waiver.vlt
      - ibex_out/src/lowrisc_prim_ram_1p_scr_0.1/lint/prim_ram_1p_scr.vlt
      - ibex_out/src/lowrisc_ibex_ibex_top_0.1/lint/verilator_waiver.vlt
      - rtl/ibex_top_wrap.sv
    defines:
      PRIM_DEFAULT_IMPL: prim_pkg::ImplGeneric
  - target: vivado
    files:
      - rtl/ibex_top_wrap.sv
    defines:
      PRIM_DEFAULT_IMPL: prim_pkg::ImplXilinx
      FPGA_XILINX: ~

