{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727894450196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727894450196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  2 15:40:50 2024 " "Processing started: Wed Oct  2 15:40:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727894450196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894450196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Features_Monitor -c Features_Monitor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Features_Monitor -c Features_Monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894450196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727894450308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727894450308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_testbench-main " "Found design unit 1: main_testbench-main" {  } { { "main_testbench.vhd" "" { Text "/home/ceo/Downloads/projeto_final/main_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456044 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_testbench " "Found entity 1: main_testbench" {  } { { "main_testbench.vhd" "" { Text "/home/ceo/Downloads/projeto_final/main_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altitude_module_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altitude_module_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_altitude-main " "Found design unit 1: testbench_altitude-main" {  } { { "altitude_module_testbench.vhd" "" { Text "/home/ceo/Downloads/projeto_final/altitude_module_testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456044 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_altitude " "Found entity 1: testbench_altitude" {  } { { "altitude_module_testbench.vhd" "" { Text "/home/ceo/Downloads/projeto_final/altitude_module_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_cronometro-main " "Found design unit 1: testbench_cronometro-main" {  } { { "cronometro_testbench.vhd" "" { Text "/home/ceo/Downloads/projeto_final/cronometro_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456044 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_cronometro " "Found entity 1: testbench_cronometro" {  } { { "cronometro_testbench.vhd" "" { Text "/home/ceo/Downloads/projeto_final/cronometro_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central_alarmes_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file central_alarmes_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_central_alarmes-main " "Found design unit 1: testbench_central_alarmes-main" {  } { { "central_alarmes_testbench.vhd" "" { Text "/home/ceo/Downloads/projeto_final/central_alarmes_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456045 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_central_alarmes " "Found entity 1: testbench_central_alarmes" {  } { { "central_alarmes_testbench.vhd" "" { Text "/home/ceo/Downloads/projeto_final/central_alarmes_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Features_Monitor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Features_Monitor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Features_Monitor " "Found entity 1: Features_Monitor" {  } { { "Features_Monitor.bdf" "" { Schematic "/home/ceo/Downloads/projeto_final/Features_Monitor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central_alarmes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file central_alarmes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central_alarmes-main " "Found design unit 1: central_alarmes-main" {  } { { "central_alarmes.vhd" "" { Text "/home/ceo/Downloads/projeto_final/central_alarmes.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456046 ""} { "Info" "ISGN_ENTITY_NAME" "1 central_alarmes " "Found entity 1: central_alarmes" {  } { { "central_alarmes.vhd" "" { Text "/home/ceo/Downloads/projeto_final/central_alarmes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-main " "Found design unit 1: cronometro-main" {  } { { "cronometro.vhd" "" { Text "/home/ceo/Downloads/projeto_final/cronometro.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456046 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.vhd" "" { Text "/home/ceo/Downloads/projeto_final/cronometro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arch_display_test " "Found design unit 1: display-arch_display_test" {  } { { "display.vhd" "" { Text "/home/ceo/Downloads/projeto_final/display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456046 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "/home/ceo/Downloads/projeto_final/display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_control-main " "Found design unit 1: input_control-main" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456047 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_control " "Found entity 1: input_control" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altitude_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altitude_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altitude_module-arch_altitude " "Found design unit 1: altitude_module-arch_altitude" {  } { { "altitude_module.vhd" "" { Text "/home/ceo/Downloads/projeto_final/altitude_module.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456047 ""} { "Info" "ISGN_ENTITY_NAME" "1 altitude_module " "Found entity 1: altitude_module" {  } { { "altitude_module.vhd" "" { Text "/home/ceo/Downloads/projeto_final/altitude_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutes_second_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minutes_second_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minutes_second_module-arch_minutes_second " "Found design unit 1: minutes_second_module-arch_minutes_second" {  } { { "minutes_second_module.vhd" "" { Text "/home/ceo/Downloads/projeto_final/minutes_second_module.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456047 ""} { "Info" "ISGN_ENTITY_NAME" "1 minutes_second_module " "Found entity 1: minutes_second_module" {  } { { "minutes_second_module.vhd" "" { Text "/home/ceo/Downloads/projeto_final/minutes_second_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "umidade_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file umidade_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 umidade_module-umidade_main " "Found design unit 1: umidade_module-umidade_main" {  } { { "umidade_module.vhd" "" { Text "/home/ceo/Downloads/projeto_final/umidade_module.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456048 ""} { "Info" "ISGN_ENTITY_NAME" "1 umidade_module " "Found entity 1: umidade_module" {  } { { "umidade_module.vhd" "" { Text "/home/ceo/Downloads/projeto_final/umidade_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_core-Behavioral " "Found design unit 1: system_core-Behavioral" {  } { { "system_core.vhd" "" { Text "/home/ceo/Downloads/projeto_final/system_core.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456048 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_core " "Found entity 1: system_core" {  } { { "system_core.vhd" "" { Text "/home/ceo/Downloads/projeto_final/system_core.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_module-main " "Found design unit 1: temp_module-main" {  } { { "temp_module.vhd" "" { Text "/home/ceo/Downloads/projeto_final/temp_module.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456048 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_module " "Found entity 1: temp_module" {  } { { "temp_module.vhd" "" { Text "/home/ceo/Downloads/projeto_final/temp_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_process-arch_button " "Found design unit 1: button_process-arch_button" {  } { { "button_process.vhd" "" { Text "/home/ceo/Downloads/projeto_final/button_process.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456049 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_process " "Found entity 1: button_process" {  } { { "button_process.vhd" "" { Text "/home/ceo/Downloads/projeto_final/button_process.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "/home/ceo/Downloads/projeto_final/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_instrumented.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_instrumented.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_instrumented " "Found entity 1: main_instrumented" {  } { { "main_instrumented.bdf" "" { Schematic "/home/ceo/Downloads/projeto_final/main_instrumented.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_generated_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_generated_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_generated_source-bdf_type " "Found design unit 1: main_generated_source-bdf_type" {  } { { "main_generated_source.vhd" "" { Text "/home/ceo/Downloads/projeto_final/main_generated_source.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456049 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_generated_source " "Found entity 1: main_generated_source" {  } { { "main_generated_source.vhd" "" { Text "/home/ceo/Downloads/projeto_final/main_generated_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727894456049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "input_control " "Elaborating entity \"input_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727894456086 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_temp input_control.vhd(15) " "VHDL Process Statement warning at input_control.vhd(15): inferring latch(es) for signal or variable \"out_temp\", which holds its previous value in one or more paths through the process" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_umi input_control.vhd(15) " "VHDL Process Statement warning at input_control.vhd(15): inferring latch(es) for signal or variable \"out_umi\", which holds its previous value in one or more paths through the process" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_alt input_control.vhd(15) " "VHDL Process Statement warning at input_control.vhd(15): inferring latch(es) for signal or variable \"out_alt\", which holds its previous value in one or more paths through the process" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alt\[0\] input_control.vhd(15) " "Inferred latch for \"out_alt\[0\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alt\[1\] input_control.vhd(15) " "Inferred latch for \"out_alt\[1\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alt\[2\] input_control.vhd(15) " "Inferred latch for \"out_alt\[2\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alt\[3\] input_control.vhd(15) " "Inferred latch for \"out_alt\[3\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alt\[4\] input_control.vhd(15) " "Inferred latch for \"out_alt\[4\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alt\[5\] input_control.vhd(15) " "Inferred latch for \"out_alt\[5\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alt\[6\] input_control.vhd(15) " "Inferred latch for \"out_alt\[6\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alt\[7\] input_control.vhd(15) " "Inferred latch for \"out_alt\[7\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_umi\[0\] input_control.vhd(15) " "Inferred latch for \"out_umi\[0\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_umi\[1\] input_control.vhd(15) " "Inferred latch for \"out_umi\[1\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_umi\[2\] input_control.vhd(15) " "Inferred latch for \"out_umi\[2\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_umi\[3\] input_control.vhd(15) " "Inferred latch for \"out_umi\[3\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_umi\[4\] input_control.vhd(15) " "Inferred latch for \"out_umi\[4\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_umi\[5\] input_control.vhd(15) " "Inferred latch for \"out_umi\[5\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_umi\[6\] input_control.vhd(15) " "Inferred latch for \"out_umi\[6\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_umi\[7\] input_control.vhd(15) " "Inferred latch for \"out_umi\[7\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_temp\[0\] input_control.vhd(15) " "Inferred latch for \"out_temp\[0\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_temp\[1\] input_control.vhd(15) " "Inferred latch for \"out_temp\[1\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_temp\[2\] input_control.vhd(15) " "Inferred latch for \"out_temp\[2\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_temp\[3\] input_control.vhd(15) " "Inferred latch for \"out_temp\[3\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_temp\[4\] input_control.vhd(15) " "Inferred latch for \"out_temp\[4\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_temp\[5\] input_control.vhd(15) " "Inferred latch for \"out_temp\[5\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_temp\[6\] input_control.vhd(15) " "Inferred latch for \"out_temp\[6\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_temp\[7\] input_control.vhd(15) " "Inferred latch for \"out_temp\[7\]\" at input_control.vhd(15)" {  } { { "input_control.vhd" "" { Text "/home/ceo/Downloads/projeto_final/input_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456087 "|input_control"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727894456496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727894456836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727894456836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727894456855 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727894456855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727894456855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727894456855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727894456858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  2 15:40:56 2024 " "Processing ended: Wed Oct  2 15:40:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727894456858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727894456858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727894456858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727894456858 ""}
