module Program_Counter_Pipe (
    input clk, reset, en,
    input [31:0] d,
    output reg [31:0] q
);
    always @(posedge clk or negedge reset) begin
        if (~reset) q <= 0;
        else if (en) q <= d;
    end
endmodule