digraph "0_qemu_f153b563f8cf121aebf5a2fff5f0110faf58ccb3@pointer" {
"1000146" [label="(Call,memory_region_set_dirty(&s->vga.vram, off_cur, off_cur_end - off_cur))"];
"1000154" [label="(Call,off_cur_end - off_cur)"];
"1000143" [label="(Call,off_cur_end >= off_cur)"];
"1000133" [label="(Call,off_cur_end = (off_cur + bytesperline) & s->cirrus_addr_mask)"];
"1000135" [label="(Call,(off_cur + bytesperline) & s->cirrus_addr_mask)"];
"1000130" [label="(Call,off_cur = off_begin)"];
"1000157" [label="(Call,off_begin += off_pitch)"];
"1000111" [label="(Call,off_pitch < 0)"];
"1000103" [label="(MethodParameterIn,int off_pitch)"];
"1000102" [label="(MethodParameterIn,int off_begin)"];
"1000115" [label="(Call,off_begin -= bytesperline - 1)"];
"1000117" [label="(Call,bytesperline - 1)"];
"1000104" [label="(MethodParameterIn,int bytesperline)"];
"1000158" [label="(Identifier,off_begin)"];
"1000169" [label="(Call,s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000113" [label="(Literal,0)"];
"1000115" [label="(Call,off_begin -= bytesperline - 1)"];
"1000212" [label="(MethodReturn,static void)"];
"1000146" [label="(Call,memory_region_set_dirty(&s->vga.vram, off_cur, off_cur_end - off_cur))"];
"1000122" [label="(Identifier,y)"];
"1000147" [label="(Call,&s->vga.vram)"];
"1000144" [label="(Identifier,off_cur_end)"];
"1000142" [label="(Call,assert(off_cur_end >= off_cur))"];
"1000156" [label="(Identifier,off_cur)"];
"1000118" [label="(Identifier,bytesperline)"];
"1000143" [label="(Call,off_cur_end >= off_cur)"];
"1000155" [label="(Identifier,off_cur_end)"];
"1000130" [label="(Call,off_cur = off_begin)"];
"1000104" [label="(MethodParameterIn,int bytesperline)"];
"1000102" [label="(MethodParameterIn,int off_begin)"];
"1000134" [label="(Identifier,off_cur_end)"];
"1000111" [label="(Call,off_pitch < 0)"];
"1000110" [label="(ControlStructure,if (off_pitch < 0))"];
"1000135" [label="(Call,(off_cur + bytesperline) & s->cirrus_addr_mask)"];
"1000116" [label="(Identifier,off_begin)"];
"1000133" [label="(Call,off_cur_end = (off_cur + bytesperline) & s->cirrus_addr_mask)"];
"1000153" [label="(Identifier,off_cur)"];
"1000114" [label="(Block,)"];
"1000159" [label="(Identifier,off_pitch)"];
"1000103" [label="(MethodParameterIn,int off_pitch)"];
"1000136" [label="(Call,off_cur + bytesperline)"];
"1000117" [label="(Call,bytesperline - 1)"];
"1000157" [label="(Call,off_begin += off_pitch)"];
"1000139" [label="(Call,s->cirrus_addr_mask)"];
"1000129" [label="(Block,)"];
"1000119" [label="(Literal,1)"];
"1000145" [label="(Identifier,off_cur)"];
"1000132" [label="(Identifier,off_begin)"];
"1000131" [label="(Identifier,off_cur)"];
"1000128" [label="(Identifier,y)"];
"1000154" [label="(Call,off_cur_end - off_cur)"];
"1000112" [label="(Identifier,off_pitch)"];
"1000146" -> "1000129"  [label="AST: "];
"1000146" -> "1000154"  [label="CFG: "];
"1000147" -> "1000146"  [label="AST: "];
"1000153" -> "1000146"  [label="AST: "];
"1000154" -> "1000146"  [label="AST: "];
"1000158" -> "1000146"  [label="CFG: "];
"1000146" -> "1000212"  [label="DDG: off_cur_end - off_cur"];
"1000146" -> "1000212"  [label="DDG: off_cur"];
"1000146" -> "1000212"  [label="DDG: memory_region_set_dirty(&s->vga.vram, off_cur, off_cur_end - off_cur)"];
"1000146" -> "1000212"  [label="DDG: &s->vga.vram"];
"1000154" -> "1000146"  [label="DDG: off_cur"];
"1000154" -> "1000146"  [label="DDG: off_cur_end"];
"1000154" -> "1000156"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000156" -> "1000154"  [label="AST: "];
"1000154" -> "1000212"  [label="DDG: off_cur_end"];
"1000143" -> "1000154"  [label="DDG: off_cur_end"];
"1000143" -> "1000154"  [label="DDG: off_cur"];
"1000143" -> "1000142"  [label="AST: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000145" -> "1000143"  [label="AST: "];
"1000142" -> "1000143"  [label="CFG: "];
"1000143" -> "1000142"  [label="DDG: off_cur_end"];
"1000143" -> "1000142"  [label="DDG: off_cur"];
"1000133" -> "1000143"  [label="DDG: off_cur_end"];
"1000130" -> "1000143"  [label="DDG: off_cur"];
"1000133" -> "1000129"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000135" -> "1000133"  [label="AST: "];
"1000144" -> "1000133"  [label="CFG: "];
"1000133" -> "1000212"  [label="DDG: (off_cur + bytesperline) & s->cirrus_addr_mask"];
"1000135" -> "1000133"  [label="DDG: off_cur + bytesperline"];
"1000135" -> "1000133"  [label="DDG: s->cirrus_addr_mask"];
"1000135" -> "1000139"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000139" -> "1000135"  [label="AST: "];
"1000135" -> "1000212"  [label="DDG: off_cur + bytesperline"];
"1000130" -> "1000135"  [label="DDG: off_cur"];
"1000117" -> "1000135"  [label="DDG: bytesperline"];
"1000104" -> "1000135"  [label="DDG: bytesperline"];
"1000135" -> "1000169"  [label="DDG: s->cirrus_addr_mask"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000134" -> "1000130"  [label="CFG: "];
"1000157" -> "1000130"  [label="DDG: off_begin"];
"1000115" -> "1000130"  [label="DDG: off_begin"];
"1000102" -> "1000130"  [label="DDG: off_begin"];
"1000130" -> "1000136"  [label="DDG: off_cur"];
"1000157" -> "1000129"  [label="AST: "];
"1000157" -> "1000159"  [label="CFG: "];
"1000158" -> "1000157"  [label="AST: "];
"1000159" -> "1000157"  [label="AST: "];
"1000128" -> "1000157"  [label="CFG: "];
"1000157" -> "1000212"  [label="DDG: off_pitch"];
"1000157" -> "1000212"  [label="DDG: off_begin"];
"1000111" -> "1000157"  [label="DDG: off_pitch"];
"1000103" -> "1000157"  [label="DDG: off_pitch"];
"1000102" -> "1000157"  [label="DDG: off_begin"];
"1000115" -> "1000157"  [label="DDG: off_begin"];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000116" -> "1000111"  [label="CFG: "];
"1000122" -> "1000111"  [label="CFG: "];
"1000111" -> "1000212"  [label="DDG: off_pitch"];
"1000111" -> "1000212"  [label="DDG: off_pitch < 0"];
"1000103" -> "1000111"  [label="DDG: off_pitch"];
"1000103" -> "1000100"  [label="AST: "];
"1000103" -> "1000212"  [label="DDG: off_pitch"];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000212"  [label="DDG: off_begin"];
"1000102" -> "1000115"  [label="DDG: off_begin"];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000122" -> "1000115"  [label="CFG: "];
"1000115" -> "1000212"  [label="DDG: bytesperline - 1"];
"1000115" -> "1000212"  [label="DDG: off_begin"];
"1000117" -> "1000115"  [label="DDG: bytesperline"];
"1000117" -> "1000115"  [label="DDG: 1"];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000117" -> "1000212"  [label="DDG: bytesperline"];
"1000104" -> "1000117"  [label="DDG: bytesperline"];
"1000117" -> "1000136"  [label="DDG: bytesperline"];
"1000104" -> "1000100"  [label="AST: "];
"1000104" -> "1000212"  [label="DDG: bytesperline"];
"1000104" -> "1000136"  [label="DDG: bytesperline"];
}
