$date
	Tue Dec 28 15:36:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$scope module dut $end
$var wire 1 ! c2 $end
$var wire 1 " c1 $end
$var wire 1 # c0 $end
$var wire 4 $ S [3:0] $end
$var wire 1 % Cout $end
$var wire 1 & Cin $end
$var wire 4 ' B [3:0] $end
$var wire 4 ( A [3:0] $end
$scope module add0 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 # Cout $end
$var wire 1 + S $end
$var wire 1 & Cin $end
$upscope $end
$scope module add1 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 # Cin $end
$var wire 1 " Cout $end
$var wire 1 . S $end
$upscope $end
$scope module add2 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 " Cin $end
$var wire 1 ! Cout $end
$var wire 1 1 S $end
$upscope $end
$scope module add3 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 ! Cin $end
$var wire 1 % Cout $end
$var wire 1 4 S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
03
02
11
00
0/
0.
0-
1,
0+
1*
1)
b11 (
b1 '
0&
0%
b100 $
1#
1"
0!
$end
#100000
1%
1!
04
01
b0 $
0+
1-
12
1/
0,
0)
1&
b11 '
b1100 (
#200000
