

================================================================
== Vitis HLS Report for 'mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L'
================================================================
* Date:           Wed Dec 15 12:28:01 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        mul_mec_matrix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XCL_WG_DIM_X_L  |        ?|        ?|        46|          1|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%value = alloca i32 1"   --->   Operation 49 'alloca' 'value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 50 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 51 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%phi_ln31 = alloca i32 1"   --->   Operation 52 'alloca' 'phi_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 53 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_23, void @empty_22, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mul_ln31_6_mid2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %mul_ln31_6_mid2"   --->   Operation 55 'read' 'mul_ln31_6_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%I_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %I"   --->   Operation 56 'read' 'I_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mul16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul16"   --->   Operation 57 'read' 'mul16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%wi_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wi"   --->   Operation 58 'read' 'wi_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%global_id_base_x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %global_id_base_x"   --->   Operation 59 'read' 'global_id_base_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%hi_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hi"   --->   Operation 60 'read' 'hi_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mul8_mid2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul8_mid2"   --->   Operation 61 'read' 'mul8_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 62 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mul_ln31_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln31_4"   --->   Operation 63 'read' 'mul_ln31_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bound_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %bound"   --->   Operation 64 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i35 0, i35 %indvar_flatten"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %phi_ln31"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i192 0, i192 %shiftreg"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %value"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i35 %indvar_flatten" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 71 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.03ns)   --->   "%icmp_ln70 = icmp_eq  i35 %indvar_flatten_load, i35 %bound_read" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 72 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.02ns)   --->   "%add_ln70 = add i35 %indvar_flatten_load, i35 1" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 73 'add' 'add_ln70' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %kernel.loop.inc0.loopexit, void %kernel.loop.inc1.exitStub" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 74 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [mul_mec_matrix/mul_mec_matrix.cl:63]   --->   Operation 75 'load' 'j_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.99ns)   --->   "%icmp_ln63 = icmp_eq  i32 %j_load, i32 %mul_ln31_4_read" [mul_mec_matrix/mul_mec_matrix.cl:63]   --->   Operation 76 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln70)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.44ns)   --->   "%select_ln70 = select i1 %icmp_ln63, i32 0, i32 %j_load" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 77 'select' 'select_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [36/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 78 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [36/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 79 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %select_ln70" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 80 'trunc' 'empty_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.78ns)   --->   "%add_ln66 = add i6 %empty_32, i6 %mul_ln31_6_mid2_read" [mul_mec_matrix/mul_mec_matrix.cl:66]   --->   Operation 81 'add' 'add_ln66' <Predicate = (!icmp_ln70)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.01ns)   --->   "%j_1 = add i32 %select_ln70, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:63]   --->   Operation 82 'add' 'j_1' <Predicate = (!icmp_ln70)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln70 = store i35 %add_ln70, i35 %indvar_flatten" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 83 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln63 = store i32 %j_1, i32 %j" [mul_mec_matrix/mul_mec_matrix.cl:63]   --->   Operation 84 'store' 'store_ln63' <Predicate = (!icmp_ln70)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 85 [35/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 85 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [35/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 86 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 87 [34/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 87 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [34/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 88 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 89 [33/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 89 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [33/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 90 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 91 [32/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 91 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [32/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 92 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 93 [31/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 93 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [31/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 94 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 95 [30/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 95 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [30/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 96 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 97 [29/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 97 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [29/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 98 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 99 [28/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 99 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [28/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 100 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 101 [27/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 101 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [27/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 102 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.45>
ST_12 : Operation 103 [26/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 103 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [26/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 104 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.45>
ST_13 : Operation 105 [25/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 105 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [25/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 106 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.45>
ST_14 : Operation 107 [24/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 107 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [24/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 108 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.45>
ST_15 : Operation 109 [23/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 109 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [23/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 110 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.45>
ST_16 : Operation 111 [22/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 111 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [22/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 112 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.45>
ST_17 : Operation 113 [21/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 113 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 114 [21/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 114 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.45>
ST_18 : Operation 115 [20/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 115 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [20/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 116 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.45>
ST_19 : Operation 117 [19/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 117 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [19/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 118 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 119 [18/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 119 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [18/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 120 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 121 [17/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 121 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 122 [17/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 122 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 123 [16/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 123 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [16/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 124 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.45>
ST_23 : Operation 125 [15/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 125 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 126 [15/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 126 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.45>
ST_24 : Operation 127 [14/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 127 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 128 [14/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 128 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.45>
ST_25 : Operation 129 [13/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 129 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 130 [13/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 130 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.45>
ST_26 : Operation 131 [12/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 131 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [12/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 132 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.45>
ST_27 : Operation 133 [11/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 133 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 134 [11/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 134 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.45>
ST_28 : Operation 135 [10/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 135 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 136 [10/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 136 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.45>
ST_29 : Operation 137 [9/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 137 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 138 [9/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 138 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.45>
ST_30 : Operation 139 [8/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 139 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 140 [8/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 140 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.45>
ST_31 : Operation 141 [7/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 141 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 142 [7/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 142 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.45>
ST_32 : Operation 143 [6/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 143 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 144 [6/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 144 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.45>
ST_33 : Operation 145 [5/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 145 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 146 [5/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 146 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.45>
ST_34 : Operation 147 [4/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 147 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 148 [4/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 148 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.45>
ST_35 : Operation 149 [3/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 149 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 150 [3/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 150 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.45>
ST_36 : Operation 151 [2/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 151 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 152 [2/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 152 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.62>
ST_37 : Operation 153 [1/1] (0.00ns)   --->   "%phi_ln31_load = load i3 %phi_ln31" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 153 'load' 'phi_ln31_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_37 : Operation 154 [1/1] (0.67ns)   --->   "%add_ln70_1 = add i3 %phi_ln31_load, i3 1" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 154 'add' 'add_ln70_1' <Predicate = (!icmp_ln70 & icmp_ln63)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 155 [1/1] (0.20ns)   --->   "%select_ln70_2 = select i1 %icmp_ln63, i3 %add_ln70_1, i3 %phi_ln31_load" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 155 'select' 'select_ln70_2' <Predicate = (!icmp_ln70)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i3 %select_ln70_2" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 156 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_37 : Operation 157 [1/36] (1.45ns)   --->   "%udiv_ln65 = udiv i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 157 'udiv' 'udiv_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 158 [1/36] (1.45ns)   --->   "%urem_ln65 = urem i32 %select_ln70, i32 %mul_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 158 'urem' 'urem_ln65' <Predicate = (!icmp_ln70)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 159 [1/1] (1.01ns)   --->   "%tmp3 = add i32 %udiv_ln65, i32 %mul8_mid2_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 159 'add' 'tmp3' <Predicate = (!icmp_ln70)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 160 [1/1] (3.42ns)   --->   "%tmp4 = mul i32 %tmp3, i32 %hi_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 160 'mul' 'tmp4' <Predicate = (!icmp_ln70)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i32 %tmp4, i32 %global_id_base_x_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 161 'add' 'tmp9' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 162 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp9, i32 %zext_ln70" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 162 'add' 'tmp2' <Predicate = (!icmp_ln70)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln70 = store i3 %select_ln70_2, i3 %phi_ln31" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 163 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.42>

State 38 <SV = 37> <Delay = 5.23>
ST_38 : Operation 164 [1/1] (3.42ns)   --->   "%tmp5 = mul i32 %tmp2, i32 %wi_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 164 'mul' 'tmp5' <Predicate = (!icmp_ln70)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65 = add i32 %tmp5, i32 %mul16_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 165 'add' 'add_ln65' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 166 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln65_1 = add i32 %add_ln65, i32 %urem_ln65" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 166 'add' 'add_ln65_1' <Predicate = (!icmp_ln70)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln65_1, i2 0" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 167 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i34 %shl_ln" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 168 'zext' 'zext_ln65' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_38 : Operation 169 [1/1] (1.08ns)   --->   "%add_ln65_2 = add i64 %zext_ln65, i64 %I_read" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 169 'add' 'add_ln65_2' <Predicate = (!icmp_ln70)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln65_2, i32 2, i32 63" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 170 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_38 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i62 %trunc_ln1" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 171 'sext' 'sext_ln65' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln65" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 172 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 173 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 173 'readreq' 'empty' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 174 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 174 'readreq' 'empty' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 175 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 175 'readreq' 'empty' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 176 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 176 'readreq' 'empty' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 177 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 177 'readreq' 'empty' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 178 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 178 'readreq' 'empty' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 179 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 179 'readreq' 'empty' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 180 [1/1] (7.30ns)   --->   "%i = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [mul_mec_matrix/mul_mec_matrix.cl:65]   --->   Operation 180 'read' 'i' <Predicate = (!icmp_ln70)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i6 %add_ln66" [mul_mec_matrix/mul_mec_matrix.cl:66]   --->   Operation 181 'zext' 'zext_ln66' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_46 : Operation 182 [1/1] (0.00ns)   --->   "%mul_mec_matrix_K_addr = getelementptr i32 %mul_mec_matrix_K, i64 0, i64 %zext_ln66" [mul_mec_matrix/mul_mec_matrix.cl:66]   --->   Operation 182 'getelementptr' 'mul_mec_matrix_K_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_46 : Operation 183 [2/2] (1.23ns)   --->   "%k = load i6 %mul_mec_matrix_K_addr" [mul_mec_matrix/mul_mec_matrix.cl:66]   --->   Operation 183 'load' 'k' <Predicate = (!icmp_ln70)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>

State 47 <SV = 46> <Delay = 6.10>
ST_47 : Operation 184 [1/1] (0.00ns)   --->   "%shiftreg_load = load i192 %shiftreg"   --->   Operation 184 'load' 'shiftreg_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 185 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 185 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 186 [1/1] (0.00ns)   --->   "%lshr_ln69_dup = partselect i160 @_ssdm_op_PartSelect.i160.i192.i32.i32, i192 %shiftreg_load, i32 32, i32 191" [mul_mec_matrix/mul_mec_matrix.cl:69]   --->   Operation 186 'partselect' 'lshr_ln69_dup' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_47 : Operation 187 [1/1] (0.00ns)   --->   "%value_load_1 = load i32 %value" [mul_mec_matrix/mul_mec_matrix.cl:69]   --->   Operation 187 'load' 'value_load_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_47 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @XCL_WG_DIM_X_L_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_47 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node value_1)   --->   "%select_ln70_1 = select i1 %icmp_ln63, i32 0, i32 %value_load_1" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 189 'select' 'select_ln70_1' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 190 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 190 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_47 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln69_dup = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i160, i32 %value_load_1, i160 %lshr_ln69_dup" [mul_mec_matrix/mul_mec_matrix.cl:69]   --->   Operation 191 'bitconcatenate' 'or_ln69_dup' <Predicate = (!icmp_ln70 & icmp_ln63)> <Delay = 0.00>
ST_47 : Operation 192 [1/1] (0.53ns)   --->   "%select_ln70_3 = select i1 %icmp_ln63, i192 %or_ln69_dup, i192 %shiftreg_load" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 192 'select' 'select_ln70_3' <Predicate = (!icmp_ln70)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 193 [1/2] (1.23ns)   --->   "%k = load i6 %mul_mec_matrix_K_addr" [mul_mec_matrix/mul_mec_matrix.cl:66]   --->   Operation 193 'load' 'k' <Predicate = (!icmp_ln70)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_47 : Operation 194 [1/1] (3.42ns)   --->   "%mul_ln67 = mul i32 %k, i32 %i" [mul_mec_matrix/mul_mec_matrix.cl:67]   --->   Operation 194 'mul' 'mul_ln67' <Predicate = (!icmp_ln70)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 195 [1/1] (1.01ns) (out node of the LUT)   --->   "%value_1 = add i32 %mul_ln67, i32 %select_ln70_1" [mul_mec_matrix/mul_mec_matrix.cl:67]   --->   Operation 195 'add' 'value_1' <Predicate = (!icmp_ln70)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 196 [1/1] (0.42ns)   --->   "%store_ln70 = store i192 %select_ln70_3, i192 %shiftreg" [mul_mec_matrix/mul_mec_matrix.cl:70]   --->   Operation 196 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.42>
ST_47 : Operation 197 [1/1] (0.42ns)   --->   "%store_ln67 = store i32 %value_1, i32 %value" [mul_mec_matrix/mul_mec_matrix.cl:67]   --->   Operation 197 'store' 'store_ln67' <Predicate = (!icmp_ln70)> <Delay = 0.42>
ST_47 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 198 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_47 : Operation 199 [1/1] (0.00ns)   --->   "%value_load = load i32 %value"   --->   Operation 199 'load' 'value_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_47 : Operation 200 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i192P0A, i192 %shiftreg_out, i192 %shiftreg_load"   --->   Operation 200 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_47 : Operation 201 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %value_out, i32 %value_load"   --->   Operation 201 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_47 : Operation 202 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 202 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [19]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [31]  (0.427 ns)

 <State 2>: 2.89ns
The critical path consists of the following:
	'load' operation ('j_load', mul_mec_matrix/mul_mec_matrix.cl:63) on local variable 'j' [47]  (0 ns)
	'icmp' operation ('icmp_ln63', mul_mec_matrix/mul_mec_matrix.cl:63) [50]  (0.991 ns)
	'select' operation ('select_ln70', mul_mec_matrix/mul_mec_matrix.cl:70) [51]  (0.449 ns)
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 4>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 5>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 6>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 7>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 8>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 9>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 10>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 11>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 12>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 13>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 14>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 15>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 16>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 17>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 18>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 19>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 20>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 21>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 22>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 23>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 24>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 25>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 26>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 27>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 28>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 29>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 30>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 31>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 32>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 33>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 34>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 35>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 36>: 1.45ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)

 <State 37>: 6.62ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [59]  (1.45 ns)
	'add' operation ('tmp3', mul_mec_matrix/mul_mec_matrix.cl:65) [61]  (1.02 ns)
	'mul' operation ('tmp4', mul_mec_matrix/mul_mec_matrix.cl:65) [62]  (3.42 ns)
	'add' operation ('tmp9', mul_mec_matrix/mul_mec_matrix.cl:65) [63]  (0 ns)
	'add' operation ('tmp2', mul_mec_matrix/mul_mec_matrix.cl:65) [64]  (0.731 ns)

 <State 38>: 5.24ns
The critical path consists of the following:
	'mul' operation ('tmp5', mul_mec_matrix/mul_mec_matrix.cl:65) [65]  (3.42 ns)
	'add' operation ('add_ln65', mul_mec_matrix/mul_mec_matrix.cl:65) [66]  (0 ns)
	'add' operation ('add_ln65_1', mul_mec_matrix/mul_mec_matrix.cl:65) [67]  (0.731 ns)
	'add' operation ('add_ln65_2', mul_mec_matrix/mul_mec_matrix.cl:65) [70]  (1.08 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:65) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:65) [74]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:65) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:65) [74]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:65) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:65) [74]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:65) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:65) [74]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:65) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:65) [74]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:65) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:65) [74]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', mul_mec_matrix/mul_mec_matrix.cl:65) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:65) [74]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus read operation ('i', mul_mec_matrix/mul_mec_matrix.cl:65) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:65) [75]  (7.3 ns)

 <State 47>: 6.1ns
The critical path consists of the following:
	'load' operation ('k', mul_mec_matrix/mul_mec_matrix.cl:66) on array 'mul_mec_matrix_K' [80]  (1.24 ns)
	'mul' operation ('mul_ln67', mul_mec_matrix/mul_mec_matrix.cl:67) [81]  (3.42 ns)
	'add' operation ('value', mul_mec_matrix/mul_mec_matrix.cl:67) [82]  (1.02 ns)
	'store' operation ('store_ln67', mul_mec_matrix/mul_mec_matrix.cl:67) of variable 'value', mul_mec_matrix/mul_mec_matrix.cl:67 on local variable 'value' [88]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
