// Seed: 2665146709
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output supply0 id_8
);
  wire id_10;
  ;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    inout tri0 id_2,
    output logic id_3,
    output wor id_4,
    input wand id_5,
    output uwire id_6,
    input uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input wire id_10,
    output tri0 id_11,
    input wand id_12,
    input wand id_13,
    output tri0 id_14,
    output tri0 id_15,
    input supply1 id_16,
    output supply0 id_17,
    input wand id_18,
    input wire id_19,
    input supply0 id_20
);
  logic id_22;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_19,
      id_9,
      id_19,
      id_0,
      id_11,
      id_17
  );
  assign modCall_1.id_6 = 0;
  wire id_23;
  assign id_14 = 1;
  logic id_24;
  ;
  wire id_25;
  always id_3 <= 1 == (id_23);
endmodule
