{
  "name": "ostd::arch::kernel::apic::ApicId::x2apic_logical_cluster_id",
  "span": "ostd/src/arch/x86/kernel/apic/mod.rs:232:5: 232:51",
  "mir": "fn ostd::arch::kernel::apic::ApicId::x2apic_logical_cluster_id(_1: &arch::kernel::apic::ApicId) -> u32 {\n    let mut _0: u32;\n    let  _2: u32;\n    let mut _3: isize;\n    let  _4: u8;\n    let  _5: u32;\n    let mut _6: &u32;\n    let mut _7: core::ops::RangeInclusive<usize>;\n    debug self => _1;\n    debug apic_id => _2;\n    debug id => _4;\n    debug id => _5;\n    bb0: {\n        StorageLive(_2);\n        _3 = discriminant((*_1));\n        switchInt(move _3) -> [0: bb3, 1: bb2, otherwise: bb1];\n    }\n    bb1: {\n        unreachable;\n    }\n    bb2: {\n        StorageLive(_5);\n        _5 = (((*_1) as variant#1).0: u32);\n        _2 = _5;\n        StorageDead(_5);\n        goto -> bb4;\n    }\n    bb3: {\n        _4 = (((*_1) as variant#0).0: u8);\n        _2 = _4 as u32;\n        goto -> bb4;\n    }\n    bb4: {\n        StorageLive(_6);\n        _6 = &_2;\n        StorageLive(_7);\n        _7 = core::ops::RangeInclusive::<usize>::new(4_usize, 19_usize) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _0 = <u32 as bit_field::BitField>::get_bits::<core::ops::RangeInclusive<usize>>(move _6, move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}