/* LICENSE>>
Copyright 2020 Soji Yamakawa (CaptainYS, http://www.ysflight.com)

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

<< LICENSE */
#include <iostream>

#include "cpputil.h"
#include "fm77avfdc.h"
#include "fm77avdef.h"
#include "fm77av.h"


FM77AVFDC::FM77AVFDC(class FM77AV *fm77avPtr) : DiskDrive(fm77avPtr)
{
	this->fm77avPtr=fm77avPtr;

	Reset();
	debugBreakOnCommandWrite=false;
}

////////////////////////////////////////////////////////////


void FM77AVFDC::SendCommand(unsigned int cmd)
{
	DiskDrive::SendCommand(cmd,fm77avPtr->state.fm77avTime);
}
void FM77AVFDC::MakeReady(void)
{
	state.busy=false;
	fm77avPtr->state.main.irqSource|=FM77AV::SystemState::MAIN_IRQ_SOURCE_FDC;
	state.IRQ=true;
	fm77avPtr->UnscheduleDeviceCallBack(*this);
	state.lastStatus&=0xFE;  // Clear busy-flag.  Don't touch other status.

	if(true==debugBreakOnFDCIRQ)
	{
		fm77avPtr->mainCPU.debugger.ExternalBreak("FDC IRQ");
	}
}

////////////////////////////////////////////////////////////

/* virtual */ void FM77AVFDC::RunScheduledTask(unsigned long long int fm77avTime)
{
	auto &drv=state.drive[DriveSelect()];
	auto imgFilePtr=GetDriveImageFile(DriveSelect());
	auto diskIdx=drv.diskIndex;
	DiskDrive::DiskImage *imgPtr=nullptr;
	if(nullptr!=imgFilePtr)
	{
		imgPtr=&imgFilePtr->img;
	}

	state.recordType=false;
	state.recordNotFound=false;
	state.CRCError=false;
	state.lostData=false;
	state.writeFault=false;

	// Memo to avoid confusion: 
	// drv.trackPos always keeps the head position in 2DD drive if the machine type is FM77AV40. 
	// The type of inserted media or the drive mode setting doesn't matter.
	switch(state.lastCmd&0xF0)
	{
	case 0x00: // Restore
		MakeReady();
		drv.trackPos=0;
		drv.trackReg=0;
		break;
	case 0x10: // Seek
		{
			MakeReady();
			// Seek to dataReg
			int numSteps=drv.dataReg-drv.trackReg;
			if(0<numSteps)
			{
				drv.lastSeekDir=1;
			}
			else if(0>numSteps)
			{
				drv.lastSeekDir=-1;
			}
			if(true==has2DD() && state7.driveMode==FDD_DRIVE_TYPE_2D) {
				numSteps*=2;
			}
			drv.trackPos+=numSteps;
			if(0>drv.trackPos)
			{
				drv.trackPos=0;
			}
			if(80<drv.trackPos)
			{
				drv.trackPos=80;
			}
			if(state.lastCmd&0x10)
			{
				drv.trackReg=drv.dataReg;
			}
		}
		break;
	case 0x20: // Step?
	case 0x30: // Step?
		{
			MakeReady();
			size_t numSteps=(true==has2DD() && state7.driveMode==FDD_DRIVE_TYPE_2D)?2:1;
			for(size_t i=0; i<numSteps; i++)
			{
				drv.trackPos+=drv.lastSeekDir;
				if(drv.trackPos<0)
				{
					drv.trackPos=0;
				}
				else if(80<drv.trackPos)
				{
					drv.trackPos=80;
				}
			}
			if(state.lastCmd&0x10)
			{
				drv.trackReg+=drv.lastSeekDir;
				if(drv.trackReg<0)
				{
					drv.trackReg=0;
				}
				else if(80<drv.trackReg)
				{
					drv.trackReg=80;
				}
			}
		}
		break;
	case 0x40: // Step In
	case 0x50: // Step In
		{
			MakeReady();
			size_t numSteps=(true==has2DD() && state7.driveMode==FDD_DRIVE_TYPE_2D)?2:1;
			for(size_t i=0; i<numSteps; i++)
			{
				++drv.trackPos;
				if(80<drv.trackPos)
				{
					drv.trackPos=80;
				}
			}
			if(state.lastCmd&0x10)
			{
				++drv.trackReg;
				if(drv.trackReg>80)
				{
					drv.trackReg=80;
				}
			}
			drv.lastSeekDir=-1;
		}
		break;
	case 0x60: // Step Out
	case 0x70: // Step Out
		{
			MakeReady();
			size_t numSteps=(true==has2DD() && state7.driveMode==FDD_DRIVE_TYPE_2D)?2:1;
			for(size_t i=0; i<numSteps; i++)
			{
				--drv.trackPos;
				if(drv.trackPos<0)
				{
					drv.trackPos=0;
				}
			}
			if(state.lastCmd&0x10)
			{
				--drv.trackReg;
			}
			drv.lastSeekDir=1;
		}
		break;

	case 0x80: // Read Data (Read Sector)
	case 0x90: // Read Data (Read Sector)
		if(0==state.data.size()) // Need to prepare sector data.
		{
			if(true==state7.needIncrementSector)
			{
				SetSectorReg(GetSectorReg()+1);
				if(nullptr==imgPtr || 0==imgPtr->GetSectorLength(diskIdx,compensateTrackNumber(drv.trackPos),state.side,GetSectorReg()))
				{
					if(true==monitorFDC)
					{
						std::cout << "End of continuous read." << std::endl;
					}
					MakeReady();
					break;
				}
			}

			if(state7.CCache!=compensateTrackNumber(drv.trackPos) ||
			   state7.HCache!=state.side ||
			   state7.RCache!=GetSectorReg())
			{
				if(true==monitorFDC)
				{
					// Value of C,H, or R changed after the command before actually reading?
					std::cout << " ExecRead C " << compensateTrackNumber(drv.trackPos) << " H " << state.side << " R " << GetSectorReg() << std::endl;
				}
				for(auto &c : debugCond)
				{
					if(true==c.MatchCHR(GetTrackReg(),state.side,GetSectorReg()))
					{
						std::cout << "Read Sector (Sector Change after Command)" << std::endl;;
						std::cout << "C " << compensateTrackNumber(drv.trackPos) << " H " << state.side << " R " << GetSectorReg() << " ";
						if(true!=c.monitorOnly)
						{
							fm77avPtr->mainCPU.debugger.ExternalBreak("FDC Command");
						}
					}
				}
			}


			if(nullptr!=imgPtr)
			{
				if(true==CheckMediaTypeAndDriveModeCompatible(drv.mediaType,GetDriveMode()))
				{
					bool verifySide=(0!=(state.lastCmd&2));
					unsigned int nSteps=0;
					auto sector=imgPtr->ReadSectorFrom(diskIdx,
					    compensateTrackNumber(drv.trackPos),state.side,
					    drv.trackReg,state.side,GetSectorReg(),verifySide,state.sectorPositionInTrack,nSteps);
					if(true==sector.exists)
					{
						std::swap(state.data,sector.data);
						state.CRCErrorAfterRead=(0!=sector.crcStatus);
						state.DDMErrorAfterRead=(0!=sector.DDM);
						state.nanosecPerByte=imgPtr->GetNanoSecPerByte(diskIdx,compensateTrackNumber(drv.trackPos),state.side,GetSectorReg());
						if(0==state.nanosecPerByte)
						{
							state.nanosecPerByte=NANOSEC_PER_BYTE;
						}
						if(MACHINETYPE_FM77AV40<=fm77avPtr->state.machineType &&
						   true==fm77avPtr->dmac.TxRQ() &&
						   true==fm77avPtr->dmac.FDCtoMEM())
						{
							// DMA Transfer
							fm77avPtr->dmac.SetDMAEnd(false);
							fm77avPtr->dmac.SetIRQ(false);
							fm77avPtr->dmac.SetBusy(true);
							fm77avPtr->ScheduleDeviceCallBack(*this,fm77avTime+state.nanosecPerByte*state.data.size());
						}
						else
						{
							state.dataReadPointer=0;
							state.DRQ=true;
							state.lastDRQTime=fm77avTime;
							// Should I raise IRQ?

							// CPU needs to read a byte from the data register and clear DRQ before this schedule.
							fm77avPtr->ScheduleDeviceCallBack(*this,fm77avTime+state.nanosecPerByte);
						}
					}
					else
					{
						state.recordNotFound=true;
						MakeReady();
					}
				}
				else
				{
					state.recordNotFound=true;
					MakeReady();
				}
			}
			else
			{
				MakeReady(); // Must return drive not ready.  Taken care by MakeUpStatus.
			}
		}
		else
		{
			if(MACHINETYPE_FM77AV40<=fm77avPtr->state.machineType &&
			   true==fm77avPtr->dmac.TxRQ() &&
			   true==fm77avPtr->dmac.FDCtoMEM())
			{
				auto addr0=fm77avPtr->dmac.Address();
				// The MMR segment 0 is always used regardless of the value set in the MMR-seg register when DMA accesses the memory.
				uint8_t mmrseg_bkup = fm77avPtr->mainMemAcc.state.MMRSEG;
				fm77avPtr->mainMemAcc.state.MMRSEG = 0;
				for(unsigned int i=0; i<fm77avPtr->dmac.NumBytes() && i<state.data.size(); ++i)
				{
					fm77avPtr->mainMemAcc.StoreByte(&fm77avPtr->dmac,addr0+i,state.data[i]);
				}
				fm77avPtr->mainMemAcc.state.MMRSEG = mmrseg_bkup;
				fm77avPtr->dmac.SetDMAEnd(true);
				fm77avPtr->dmac.SetIRQ(true);
				fm77avPtr->dmac.SetBusy(false);
				if(true==fm77avPtr->dmac.IRQEnabled())
				{
					fm77avPtr->state.main.irqSource|=FM77AV::SystemState::MAIN_IRQ_SOURCE_DMA;
				}
				std::cout << "DMA Transfer (Read Sector)" << std::endl;
				state.DRQ=false;
				MakeReady();
			}
			else
			{
				if(true!=state.DRQ && state.dataReadPointer<state.data.size())
				{
					// Pointer is incremented at IORead.
					state.DRQ=true;
					state.lastDRQTime+=state.nanosecPerByte;
					fm77avPtr->ScheduleDeviceCallBack(*this,state.lastDRQTime+state.nanosecPerByte);

					// Memo to myself:
					//   I was scheduling next DRQ as fm77avTime+NANOSEC_PER_BYTE, which was incorrect.
					//   FDC doesn't care when CPU reads a byte, therefore next DRQ will come
					//   one-byte-length on the disk after the last DRQ.
					//   YsII for FM77AV measures time for reading one sector by counting loop between DRQs.
					//   This difference matters.
				}
				else // Data was not read in time.
				{
					state.lostData=true;
					MakeReady();
				}
			}
		}
		break;
	case 0xA0: // Write Data (Write Sector)
	case 0xB0: // Write Data (Write Sector)
		if(state.expectedWriteLength==0)
		{
			if(nullptr!=imgPtr)
			{
				if(true==imgPtr->WriteProtected(diskIdx))
				{
					// Write protected.
				}
				else if(true==CheckMediaTypeAndDriveModeCompatible(drv.mediaType,GetDriveMode()))
				{
					bool verifySide=(0!=(state.lastCmd&2));
					auto sector=imgPtr->ReadSector(
					    diskIdx,compensateTrackNumber(drv.trackPos),state.side,
					    drv.trackReg,state.side,GetSectorReg(),verifySide);
					if(true==sector.exists && 0<sector.data.size())
					{
						state.data.resize(sector.data.size());
						state.expectedWriteLength=sector.data.size();
						state.dataReadPointer=0; // Maybe I should call it just data pointer.
						state.DRQ=true;
						state.lastDRQTime=fm77avTime;
						// Should I raise IRQ?
						fm77avPtr->ScheduleDeviceCallBack(*this,fm77avTime+NANOSEC_PER_BYTE);
					}
					else
					{
						state.recordNotFound=true;
						MakeReady();
					}
				}
				else
				{
					state.recordNotFound=true;
					MakeReady();
				}
			}
			else
			{
				MakeReady(); // Must return drive not ready.  Taken care by MakeUpStatus.
			}
		}
		else
		{
			if(MACHINETYPE_FM77AV40<=fm77avPtr->state.machineType &&
			   true==fm77avPtr->dmac.TxRQ() &&
			   true==fm77avPtr->dmac.MEMtoFDC())
			{
				std::cout << "DMA Sector Write not supported yet." << std::endl;  state.lostData=true;
				MakeReady();
			}
			else if(true!=state.DRQ)
			{
				state.DRQ=true;
				// Should I raise IRQ?
				state.lastDRQTime+=NANOSEC_PER_BYTE;
				fm77avPtr->ScheduleDeviceCallBack(*this,state.lastDRQTime+NANOSEC_PER_BYTE);
			}
			else // Data didn't come in time.  In fact, I may need to write partial and mark it as CRC error.
			{
				state.lostData=true;
				MakeReady();
			}
		}
		break;

	case 0xC0: // Read Address
		if(0==state.data.size())
		{
			if(nullptr!=imgPtr)
			{
				if(true==CheckMediaTypeAndDriveModeCompatible(drv.mediaType,GetDriveMode()))
				{
					if(state.nextIndexHoleTime<fm77avPtr->state.fm77avTime)
					{
						if(true==monitorFDC)
						{
							std::cout << "Index Hole" << std::endl;
						}
						state.addrMarkReadCount=0;
						state.nextIndexHoleTime=fm77avPtr->state.fm77avTime;
						state.nextIndexHoleTime/=INDEXHOLE_INTERVAL;
						state.nextIndexHoleTime*=INDEXHOLE_INTERVAL;
						state.nextIndexHoleTime+=INDEXHOLE_INTERVAL;
					}

					// Copy CHRN and CRC CRC to DMA.
					state.data=imgPtr->ReadAddress(diskIdx,compensateTrackNumber(drv.trackPos),state.side,state.addrMarkReadCount);
					if(0<state.data.size())
					{
						state.dataReadPointer=0;
						state.DRQ=true;
						state.lastDRQTime=fm77avTime;
						// Should I raise IRQ?
						fm77avPtr->ScheduleDeviceCallBack(*this,fm77avTime+NANOSEC_PER_BYTE);

						// Trick: Also update sector-read position.
						// This trick should re-produce Thexder copy protection with no code alteration.
						state.sectorPositionInTrack=state.addrMarkReadCount;
					}
				}
				else
				{
					MakeReady();
					state.recordNotFound=true;
				}
			}
			else
			{
				MakeReady(); // Must return drive not ready.  Taken care by MakeUpStatus.
			}
		}
		else
		{
			if(MACHINETYPE_FM77AV40<=fm77avPtr->state.machineType &&
			   true==fm77avPtr->dmac.TxRQ() &&
			   true==fm77avPtr->dmac.FDCtoMEM())
			{
				auto addr0=fm77avPtr->dmac.Address();
				// The MMR segment 0 is always used regardless of the value set in the MMR-seg register when DMA accesses the memory.
				uint8_t mmrseg_bkup = fm77avPtr->mainMemAcc.state.MMRSEG;
				fm77avPtr->mainMemAcc.state.MMRSEG = 0;
				for(unsigned int i=0; i<fm77avPtr->dmac.NumBytes() && i<state.data.size(); ++i)
				{
					fm77avPtr->mainMemAcc.StoreByte(&fm77avPtr->dmac,addr0+i,state.data[i]);
				}
				fm77avPtr->mainMemAcc.state.MMRSEG = mmrseg_bkup;
				fm77avPtr->dmac.SetDMAEnd(true);
				fm77avPtr->dmac.SetIRQ(true);
				fm77avPtr->dmac.SetBusy(false);
				if(true==fm77avPtr->dmac.IRQEnabled())
				{
					fm77avPtr->state.main.irqSource|=FM77AV::SystemState::MAIN_IRQ_SOURCE_DMA;
				}
				std::cout << "DMA Transfer (Read Address)" << std::endl;

				// OS-9 for AV40 checks DRQ is still set after DMA transfer, and if it is, it fails.
				state.DRQ=false;
				MakeReady();
			}
			else if(true!=state.DRQ)
			{
				state.DRQ=true;
				state.lastDRQTime+=NANOSEC_PER_BYTE;
				// Should I raise IRQ?
				fm77avPtr->ScheduleDeviceCallBack(*this,state.lastDRQTime+NANOSEC_PER_BYTE);
			}
			else
			{
				state.lostData=true;
				MakeReady();
			}
		}
		break;
	case 0xE0: // Read Track
		if(0==state.data.size())
		{
			if(nullptr!=imgPtr)
			{
				if(true==CheckMediaTypeAndDriveModeCompatible(drv.mediaType,GetDriveMode()))
				{
					std::vector <unsigned char> rawRead;
					for(int i=0; i<0x1800; ++i)
					{
						rawRead.push_back(0x4E);
					}

					std::swap(state.data,rawRead);
					state.dataReadPointer=0;
					state.DRQ=true;
					state.lastDRQTime=fm77avTime;
					// Should I raise IRQ?
					fm77avPtr->ScheduleDeviceCallBack(*this,fm77avTime+NANOSEC_PER_BYTE);
				}
				else
				{
					MakeReady();
					state.recordNotFound=true;
				}
			}
			else
			{
				MakeReady(); // Must return drive not ready.  Taken care by MakeUpStatus.
			}
		}
		else if(true!=state.DRQ)
		{
			state.DRQ=true;
			state.lastDRQTime+=NANOSEC_PER_BYTE;
			// Should I raise IRQ?
			fm77avPtr->ScheduleDeviceCallBack(*this,state.lastDRQTime+NANOSEC_PER_BYTE);
		}
		else
		{
			state.lostData=true;
			MakeReady();
		}
		break;
	case 0xF0: // Write Track
		if(state.expectedWriteLength==0)
		{
			if(nullptr!=imgPtr)
			{
				if(true==imgPtr->WriteProtected(diskIdx))
				{
					// Write protected.
				}
				else if(true==CheckMediaTypeAndDriveModeCompatible(drv.mediaType,GetDriveMode()))
				{
					state.expectedWriteLength=FORMAT_WRITE_LENGTH_2D_2DD;
					state.data.resize(state.expectedWriteLength);
					state.dataReadPointer=0;
					state.DRQ=true;
					state.lastDRQTime=fm77avTime;
					// Should I raise IRQ?
					fm77avPtr->ScheduleDeviceCallBack(*this,state.lastDRQTime+NANOSEC_PER_BYTE);
				}
				else
				{
					state.writeFault=true;
					MakeReady();
				}
			}
			else
			{
				MakeReady(); // Must return drive not ready.  Taken care by MakeUpStatus.
			}
		}
		else if(true!=state.DRQ)
		{
			state.DRQ=true;
			state.lastDRQTime+=NANOSEC_PER_BYTE;
			// Should I raise IRQ?
			fm77avPtr->ScheduleDeviceCallBack(*this,state.lastDRQTime+NANOSEC_PER_BYTE);
		}
		else // Data didn't come in time.  In fact, I may need to write partial and mark it as CRC error.
		{
			// In fact, if it ends partial, it should still make sectors, or the sectors have already been created
			// from disk-drive point of view.
			WriteTrack(state.data);
			state.lostData=true;
			MakeReady();
		}
		break;

	default:
	case 0xD0: // Force Interrupt
		if(true==state.busy)
		{
			std::cout << "Terminated FDC command:" << cpputil::Ubtox(state.lastCmd) << std::endl;
		}
		state.busy=false;
		break;
	}
	state.lastStatus=MakeUpStatus(state.lastCmd,fm77avTime);
}

void FM77AVFDC::IOWrite(unsigned int ioport,unsigned int data)
{
	auto &drv=state.drive[DriveSelect()];
	auto imgFilePtr=GetDriveImageFile(DriveSelect());
	auto diskIdx=drv.diskIndex;
	DiskDrive::DiskImage *imgPtr=nullptr;
	if(nullptr!=imgFilePtr)
	{
		imgPtr=&imgFilePtr->img;
	}

	switch(ioport)
	{
	case FM77AVIO_FDC_STATUS_COMMAND://=      0xFD18,
		SendCommand(data);
		state.drive[DriveSelect()].diskChange=false; // Is this the right timing to erase diskChange flag?
		state7.needIncrementSector=false; // This can be only true after reading a sector in consequtive read.

		if(0xD0==(data&0xF0))
		{
			fm77avPtr->state.main.irqSource|=FM77AV::SystemState::MAIN_IRQ_SOURCE_FDC;
			state.IRQ=true;
		}
		else
		{
			fm77avPtr->state.main.irqSource&=~FM77AV::SystemState::MAIN_IRQ_SOURCE_FDC;
			state.IRQ=false;
		}

		if(true==debugBreakOnCommandWrite)
		{
			fm77avPtr->mainCPU.debugger.ExternalBreak("FDC Command Write "+cpputil::Ubtox(data)+" "+FDCCommandToExplanation(data));
		}

		for(auto &c : debugCond)
		{
			if((data&0xE0)==c.cmd && 0x80==c.cmd && true==c.MatchCHR(GetTrackReg(),state.side,GetSectorReg()))
			{
				state7.CCache=compensateTrackNumber(drv.trackPos);
				state7.HCache=state.side;
				state7.RCache=GetSectorReg();

				std::cout << "Read Sector";
				std::cout << " C " << compensateTrackNumber(drv.trackPos) << " H " << state.side << " R " << GetSectorReg() << " ";
				if(true!=c.monitorOnly)
				{
					fm77avPtr->mainCPU.debugger.ExternalBreak("FDC Command");
				}
			}
		}

		if(true==monitorFDC)
		{
			std::cout << "At PC=" + cpputil::Ustox(fm77avPtr->mainCPU.state.PC);
			std::cout << " FDC CMD "+cpputil::Ubtox(data)+" "+FDCCommandToExplanation(data);
			std::cout << " DRV " << DriveSelect();
			switch(data&0xF0)
			{
			case 0x00: // Restore
				break;
			case 0x10: // Seek
				std::cout << " To Track " << drv.dataReg;
				break;
			case 0x20: // Step?
			case 0x30: // Step?
				std::cout << " Dir " << drv.lastSeekDir << " To Track " << compensateTrackNumber(drv.trackPos);
				break;
			case 0x40: // Step In
			case 0x50: // Step In
				std::cout << " To Track " << compensateTrackNumber(drv.trackPos);
				break;
			case 0x60: // Step Out
			case 0x70: // Step Out
				std::cout << " To Track " << compensateTrackNumber(drv.trackPos);
				break;

			case 0x80: // Read Data (Read Sector)
			case 0x90: // Read Data (Read Sector)
				std::cout << " C " << compensateTrackNumber(drv.trackPos) << " H " << state.side << " R " << GetSectorReg();
				{
					if(nullptr!=imgPtr)
					{
						state7.CCache=compensateTrackNumber(drv.trackPos);
						state7.HCache=state.side;
						state7.RCache=GetSectorReg();

						bool verifySide=(0!=(state.lastCmd&2));
						auto sector=imgPtr->ReadSector(
						    diskIdx,compensateTrackNumber(drv.trackPos),state.side,
						    drv.trackReg,state.side,GetSectorReg(),verifySide);
						if(true==sector.exists && 0!=sector.crcStatus)
						{
							std::cout << " CRC Error";
						}
						else if(true!=sector.exists)
						{
							std::cout << " Sector Not Exist";
						}
					}
				}
				break;
			case 0xA0: // Write Data (Write Sector)
			case 0xB0: // Write Data (Write Sector)
				std::cout << " C " << compensateTrackNumber(drv.trackPos) << " H " << state.side << " R " << GetSectorReg();
				{
					if(nullptr!=imgPtr)
					{
						bool verifySide=(0!=(state.lastCmd&2));
						auto sector=imgPtr->ReadSector(
						    diskIdx,compensateTrackNumber(drv.trackPos),state.side,
						    drv.trackReg,state.side,GetSectorReg(),verifySide);
						if(true==sector.exists && 0!=sector.crcStatus)
						{
							std::cout << " CRC Error";
						}
						else if(true!=sector.exists)
						{
							std::cout << " Sector Not Exist";
						}
					}
				}
				break;
			case 0xC0: // Read Address
				break;
			case 0xE0: // Read Track
				break;
			case 0xF0: // Write Track
				break;

			default:
			case 0xD0: // Force Interrupt
				break;
			}
			std::cout << std::endl;
		}
		break;
	case FM77AVIO_FDC_TRACK://=               0xFD19,
		// state.drive[DriveSelect()].trackReg=data;
		for(auto &drv : state.drive)
		{
			drv.trackReg=data;
		}
		break;
	case FM77AVIO_FDC_SECTOR://=              0xFD1A,
		SetSectorReg(data);
		break;
	case FM77AVIO_FDC_DATA://=                0xFD1B,
		if(true==state.DRQ)
		{
			state.DRQ=false;
			if(state.dataReadPointer<state.data.size())
			{
				state.data[state.dataReadPointer++]=data;
			}
			auto &drv=state.drive[DriveSelect()];

			if(state.expectedWriteLength<=state.dataReadPointer)
			{
				if(0xA0==(state.lastCmd&0xF0) || 0xB0==(state.lastCmd&0xF0)) // Write Data (Write Sector)
				{
					auto len=imgPtr->GetSectorLength(diskIdx,compensateTrackNumber(drv.trackPos),state.side,GetSectorReg());
					if(0<len)
					{
						auto writeSize=std::max(state.dataReadPointer,len);
						imgPtr->WriteSector(diskIdx,compensateTrackNumber(drv.trackPos),state.side,GetSectorReg(),writeSize,state.data.data());
						if(state.lastCmd&0x10) // Multi Record
						{
							SetSectorReg(GetSectorReg()+1);
							if(0<imgPtr->GetSectorLength(diskIdx,compensateTrackNumber(drv.trackPos),state.side,GetSectorReg()))
							{
								state.expectedWriteLength=0; // Signal new sector
								fm77avPtr->ScheduleDeviceCallBack(*this,fm77avPtr->state.fm77avTime+NANOSEC_BETWEEN_MULTI_SECTOR_READ);
							}
							else
							{
								MakeReady();
							}
						}
						else
						{
							MakeReady();
						}
					}
					else
					{
						MakeReady();
					}
				}
				else if(0xF0==(state.lastCmd&0xF0)) // // Write Track
				{
					WriteTrack(state.data);
					MakeReady();
				}
			}
			state.lastStatus=MakeUpStatus(state.lastCmd,fm77avPtr->state.fm77avTime);
		}
		state.drive[DriveSelect()].dataReg=data;
		break;
	case FM77AVIO_FDC_SIDE://=                0xFD1C,
		state.side=(data&1);
		break;
	case FM77AVIO_FDC_MOTOR_DRIVE://=         0xFD1D,
		state7.currentDS=data&0x03;
		state.driveSelectBit=1<<mapDrive(state7.currentDS);
		state.drive[DriveSelect()].motor=(0!=(data&0x80));
		break;
	case FM77AVIO_FDC_DRIVE_MODE://=          0xFD1E,
		state7.driveMode=(data&0x40)?1:0;
		state7.enableDriveMap=(data&0x10)?true:false;
		if(true==state7.enableDriveMap) {
			uint8_t logical  = (data>>2)&3;
			uint8_t physical = (data   )&3;
			state7.driveMapping[logical]=physical;
			state7.lastLogicalDriveWritten=logical;  // keep last logical drive number for registr reading
		}
		break;
	}
}
unsigned int FM77AVFDC::IORead(unsigned int ioport)
{
	auto &drv=state.drive[DriveSelect()];
	auto imgFilePtr=GetDriveImageFile(DriveSelect());
	auto diskIdx=drv.diskIndex;
	DiskDrive::DiskImage *imgPtr=nullptr;
	if(nullptr!=imgFilePtr)
	{
		imgPtr=&imgFilePtr->img;
	}

	unsigned char data=0xFF;
	if(FM77AVIO_FDC_DATA==ioport)
	{
		if(true==state.DRQ)
		{
			state.DRQ=false;
			state.drive[DriveSelect()].dataReg=state.data[state.dataReadPointer++];
			if(state.data.size()<=state.dataReadPointer)
			{
				state.CRCError=state.CRCErrorAfterRead;
				state.recordType=state.DDMErrorAfterRead;
				if(0x90==(state.lastCmd&0xF0) && nullptr!=imgPtr) // Read Sector + MultiRecordFlag
				{
					state.data.clear();
					state.dataReadPointer=0;

					// Albatross (Telenet) does this:
					//   Read Data Register
					//   If sector is incremented, break the loop.
					//   If not store byte, and wait for next DRQ
					// If sector register is incremented immediately, the last byte won't be stored.
					// 

					// In order to emulate Albatross, the following line needs delay. >>
					// SetSectorReg(GetSectorReg()+1);
					// << Need delay.
					state7.needIncrementSector=true;

					// Question.  Should I raise IRQ here?  ->  No.  Thanks, Albatross.
				}
				else
				{
					MakeReady();
				}
			}
		}
		state.lastStatus=MakeUpStatus(state.lastCmd,fm77avPtr->state.fm77avTime);
	}
	else if(FM77AVIO_FDC_DRIVE_MODE==ioport)//=          0xFD1E,
	{
		//nop
	}
	else if(FM77AVIO_FDC_STATUS_COMMAND==ioport)//=      0xFD18,
	{
		fm77avPtr->state.main.irqSource&=~FM77AV::SystemState::MAIN_IRQ_SOURCE_FDC;
		state.IRQ=false;
	}
	return NonDestructiveIORead(ioport);
}
unsigned int FM77AVFDC::NonDestructiveIORead(unsigned int ioport) const
{
	unsigned char data=0xFF;
	switch(ioport)
	{
	case FM77AVIO_FDC_STATUS_COMMAND://=      0xFD18,
		// This status byte is supposed to be a command status.  My original interpretation was it updates
		// only when FDC command was issued.
		// However, FM-OASYS reads this byte and checks bit 7 for drive-not ready without issuing a command.
		// Presumably, bit 7 of this byte returns current drive-ready state.
		// I assume FM-7 FDC works the same.  It's Fujitsu-made chip.
		data=state.lastStatus;
		if(true==DriveReady(fm77avPtr->state.fm77avTime))
		{
			data&=0x7F;
		}
		else
		{
			data|=0x80;
		}
		switch(state.lastCmd&0xF0)
		{
		case 0x00: // Restore
		case 0x10: // Seek
		case 0x20: // Step?
		case 0x30: // Step?
		case 0x40: // Step In
		case 0x50: // Step In
		case 0x60: // Step Out
		case 0x70: // Step Out
		case 0xD0: // Force Interrupt
			data|=(true==IndexHole(fm77avPtr->state.fm77avTime) ? 0x02 : 0);
			break;

		case 0x80: // Read Data (Read Sector)
		case 0x90: // Read Data (Read Sector)
		case 0xA0: // Write Data (Write Sector)
		case 0xB0: // Write Data (Write Sector)
		case 0xC0: // Read Address
		case 0xE0: // Read Track
		case 0xF0: // Write Track
			break;
		}
		return data;
	case FM77AVIO_FDC_TRACK://=               0xFD19,
		return state.drive[DriveSelect()].trackReg;
	case FM77AVIO_FDC_SECTOR://=              0xFD1A,
		return GetSectorReg();
	case FM77AVIO_FDC_DATA://=                0xFD1B,
	return state.drive[DriveSelect()].dataReg;
	case FM77AVIO_FDC_SIDE://=                0xFD1C,
		return (state.side&1)|0xFE;
	case FM77AVIO_FDC_MOTOR_DRIVE://=         0xFD1D,
		data=(true==state.drive[DriveSelect()].motor ? 0x80 : 0);
		data|=state7.currentDS;
		return data;
	case FM77AVIO_FDC_DRIVE_MODE://=          0xFD1E,
		data =0b10100000;
		data|=(state7.driveMode<<6);
		data|=(state7.lastLogicalDriveWritten<<2) | state7.driveMapping[state7.lastLogicalDriveWritten];
		return data;
	case FM77AVIO_FDC_DRQ_IRQ://=             0xFD1F,
		data=0x3F;
		if(true==state.DRQ)
		{
			data|=0x80;
		}
		if(true==state.IRQ)
		{
			data|=0x40;
		}
		return data;
	}
	return data;
}
void FM77AVFDC::Reset(void)
{
	DiskDrive::Reset();
	state.HISPD=false;

	state7.driveMode=FDD_DRIVE_TYPE_2DD;
	state7.enableDriveMap=false;
	state7.driveMapping[0]=0;
	state7.driveMapping[1]=1;
	state7.driveMapping[2]=2;
	state7.driveMapping[3]=3;
	state7.currentDS=0;
	state7.lastLogicalDriveWritten=0;
}

void FM77AVFDC::WriteTrack(const std::vector <uint8_t> &formatData)
{
	auto &drv=state.drive[DriveSelect()];
	auto imgFilePtr=GetDriveImageFile(DriveSelect());
	auto diskIdx=drv.diskIndex;
	DiskDrive::DiskImage *imgPtr=nullptr;
	if(nullptr!=imgFilePtr)
	{
		imgPtr=&imgFilePtr->img;
	}

	if(nullptr!=imgPtr)
	{
		if(true==imgPtr->WriteProtected(diskIdx))
		{
			// Write protected.
		}
		else if(true==CheckMediaTypeAndDriveModeCompatibleForFormat(drv.mediaType,GetDriveMode()))
		{
			// What's the length?
			// Looks like fm77av MENU makes 2DE0H bytes of data.
			// [10]
			//   1232KB format 1024 bytes per sector,  8 sectors per track, 77 tracks
			//   1440KB format  512 bytes per sector, 18 sectors per track, 80 tracks
			//    640KB format  512 bytes per sector,  8 sectors per track, 80 tracks
			//    720KB format  512 bytes per sector,  9 sectors per track, 80 tracks
			// [2] pp. 250
			// From the index hole:
			//    GAP        80 bytes 0x4E
			//    SYNC       12 bytes 0x00
			//    INDEX MARK  4 bytes 0xC2,0xC2,0xC2,0xFC (or 0xF6,0xF6,0xF6,0xFC)
			//    GAP        50 bytes 0x4E
			//    {
			//    SYNC       12 bytes 0x00
			//    ADDR MARK   4 bytes 0xA1,0xA1,0xA1,0xFE (or 0xF5,0xF5,0xF5,0xFE)
			//    CHRN        4 bytes
			//    CRC         2 bytes 0xF7 (Write 1 byte will become 2 bytes of CRC code)
			//    GAP        22 bytes
			//    SYNC       12 bytes
			//    DATA Mark   4 bytes 0xA1,0xA1,0xA1,0xFB (or 0xF5,0xF5,0xF5,0xFB)
			//    DATA        x bytes (x=128*(2^N))
			//    CRC         2 bytes 0xF7 (Write 1 byte will become 2 bytes of CRC code)
			//    GAP        54/84/116/108 bytes.
			//    } times sectors
			//    GAP        598/400/654/? bytes
			// 1232KB format -> 80+12+4+50+(12+4+4+2+22+12+4+1024+2+116)*8+654=10416 (28B0H)
			// 1440KB format -> 80+12+4+50+(12+4+4+2+22+12+4+512+2+108)*18+?=12422+? (3086H+?)
			//  640KB format -> 80+12+4+50+(12+4+4+2+22+12+4+512+2+84)*8+598=6008 (1778H)
			//  720KB format -> 80+12+4+50+(12+4+4+2+22+12+4+512+2+54)*9+400=6198 (1836H)

			// 2HD -> Read 0x3286 bytes
			// 2DD -> Read 0x1836 bytes

			unsigned int C=0,H=0,R=0,N=0,trackCapacity=0;
			std::vector <D77File::D77Disk::D77Sector> sectors;
			for(unsigned int ptr=0; ptr<formatData.size()-4; ++ptr)
			{
				// FM-OASYS writes 00 00 00 FE, 00 00 00 FB for formatting the track 0 side 0.
				if((0xA1==formatData[ptr] &&
				    0xA1==formatData[ptr+1] &&
				    0xA1==formatData[ptr+2] &&
				    0xFE==formatData[ptr+3]) ||
				   (0xF5==formatData[ptr] &&
				    0xF5==formatData[ptr+1] &&
				    0xF5==formatData[ptr+2] &&
				    0xFE==formatData[ptr+3]) ||
				   (0x00==formatData[ptr] &&
				    0x00==formatData[ptr+1] &&
				    0x00==formatData[ptr+2] &&
				    0xFE==formatData[ptr+3])
				    ) // Address Mark
				{
					C=formatData[ptr+4];
					H=formatData[ptr+5];
					R=formatData[ptr+6];
					N=formatData[ptr+7];
					std::cout << "CHRN:" << C << " " << H << " " << R << " " << N << std::endl;
					ptr+=7;
				}
				else if((0xA1==formatData[ptr] &&
				         0xA1==formatData[ptr+1] &&
				         0xA1==formatData[ptr+2] &&
				         0xFB==formatData[ptr+3]) ||
				        (0xF5==formatData[ptr] &&
				         0xF5==formatData[ptr+1] &&
				         0xF5==formatData[ptr+2] &&
				         0xFB==formatData[ptr+3]) ||
				        (0x00==formatData[ptr] &&
				         0x00==formatData[ptr+1] &&
				         0x00==formatData[ptr+2] &&
				         0xFB==formatData[ptr+3])
				         ) // Data Mark
				{
					auto dataPtr=formatData.data()+ptr+4;
					unsigned int sectorSize=128*(1<<N);
					if(0xF7==dataPtr[sectorSize]) // CRC
					{
						std::cout << "Sector Data" << std::endl;
						D77File::D77Disk::D77Sector sector;
						sector.Make(C,H,R,sectorSize);
						for(unsigned int i=0; i<sectorSize; ++i)
						{
							sector.sectorData[i]=dataPtr[i];
						}
						sectors.push_back(sector);
						trackCapacity+=sectorSize;
					}
				}
			}

			auto writeSize=std::max<unsigned int>(state.data.size(),state.dataReadPointer);
			state.data.resize(writeSize);
			auto newDiskMediaType=imgPtr->WriteTrack(diskIdx,compensateTrackNumber(drv.trackPos),state.side,state.data);

			if(MEDIA_UNKNOWN!=newDiskMediaType)
			{
				if(drv.mediaType==MEDIA_2D)
				{
					// Don't change media type from 2D to 2DD.
				}
				else if((drv.mediaType==MEDIA_2DD_640KB || drv.mediaType==MEDIA_2DD_720KB) &&
				        (newDiskMediaType==MEDIA_2DD_640KB || newDiskMediaType==MEDIA_2DD_720KB))
				{
					// 2D 640KB,720KB can be re-formatted to 720KB,640KB
					drv.mediaType=newDiskMediaType;
				}
			}
		}
	}
}
bool FM77AVFDC::IndexHole(unsigned long long fm77avTime) const
{
	return (fm77avTime%INDEXHOLE_INTERVAL<INDEXHOLE_DURATION);
}
inline bool FM77AVFDC::has2DD(void) const 
{
	return fm77avPtr->state.machineType>=MACHINETYPE_FM77AV40;
}
unsigned int FM77AVFDC::compensateTrackNumber(unsigned int trackPos)
{
	auto &drv=state.drive[DriveSelect()];
	auto imgFilePtr=GetDriveImageFile(DriveSelect());
	auto diskIdx=drv.diskIndex;
	DiskDrive::DiskImage *imgPtr=nullptr;
	if(nullptr!=imgFilePtr)
	{
		imgPtr=&imgFilePtr->img;
	}
	if(has2DD() && imgPtr->IdentifyDiskMediaType(diskIdx)==DiskDrive::MEDIA_2D)
	{
		return trackPos/=2;
	}
	return trackPos;
}
inline unsigned int FM77AVFDC::mapDrive(unsigned int logicalDrive) const {
	return state7.driveMapping[logicalDrive];
}



/* virtual */ uint32_t FM77AVFDC::SerializeVersion(void) const
{
	// Version 2 adds fields for I/O read/write (not DMA)
	// Version 3 adds CRCErrorAfterRead
	// Version 4 adds lastDRQTime.
	// Version 5 Disk image was always stored as D77 format until version 4.  Version 5 and later stores as is.
	// Version 6 adds sectorPositionInTrack,nanosecPerByte,nextIndexHoleTime,DDMErrorAfterRead;
	// -- Diverged from common serialization with Tsugaru --
	// Version 7 adds driveMode,enableDriveMap,driveMapping[],currentDS,lastLogicalDriveWritten.
	// Version 8 adds needIncrementSector flag.
	return 8;
}
/* virtual */ void FM77AVFDC::SpecificSerialize(std::vector <unsigned char> &data,std::string stateFName) const
{
	SerializeVersion0to6(data,stateFName);

	// Version 7
	PushUint16(data,state7.driveMode);
	PushBool(data,state7.enableDriveMap);
	PushUcharArray(data,4,state7.driveMapping);
	PushUint16(data,state7.currentDS);
	PushUint16(data,state7.lastLogicalDriveWritten);

	// Version 8
	PushBool(data,state7.needIncrementSector);
}
/* virtual */ bool FM77AVFDC::SpecificDeserialize(const unsigned char *&data,std::string stateFName,uint32_t version)
{
	bool res=DeserializeVersion0to6(data,stateFName,version);
	if(7<=version)
	{
		state7.driveMode=ReadUint16(data);
		state7.enableDriveMap=ReadBool(data);
		ReadUcharArray(data,4,state7.driveMapping);
		state7.currentDS=ReadUint16(data);
		state7.lastLogicalDriveWritten=ReadUint16(data);

		if(8<=version)
		{
			state7.needIncrementSector=ReadBool(data);
		}
	}
	else
	{
		// Before version 7, there was no track compensation, and most likely the program was 2D.
		// If the state file for AV40 was before version 7, trackPos must be doubled.
		// Also driveMode probably should be set to 2D.
		// It cannot save all old state files, but hopefully not too many.
		if(true==has2DD())
		{
			state7.driveMode=FDD_DRIVE_TYPE_2D; // Prob should be in 2D mode.
			state7.enableDriveMap=false;
			state7.driveMapping[0]=0;
			state7.driveMapping[1]=1;
			state7.driveMapping[2]=2;
			state7.driveMapping[3]=3;
			state7.currentDS=0;
			state7.lastLogicalDriveWritten=0;
			for(auto &drv : state.drive)
			{
				drv.trackPos*=2;
			}
		}
	}
	return res;
}

void FM77AVFDC::BreakOnSectorRead(uint8_t C,uint8_t H,uint8_t R,bool monitorOnly)
{
	DebugCondition cond;
	cond.monitorOnly=monitorOnly;
	cond.anyTrack=false;
	cond.cmd=0x80;
	cond.C=C;
	cond.H=H;
	cond.R=R;
	debugCond.push_back(cond);
}
void FM77AVFDC::BreakOnSectorRead(uint8_t R,bool monitorOnly)
{
	DebugCondition cond;
	cond.monitorOnly=monitorOnly;
	cond.anyTrack=true;
	cond.cmd=0x80;
	cond.C=0xFF;
	cond.H=0xFF;
	cond.R=R;
	debugCond.push_back(cond);
}
void FM77AVFDC::ClearBreakOnSectorRead(uint8_t C,uint8_t H,uint8_t R)
{
	for(int i=debugCond.size()-1; 0<=i; --i)
	{
		if(0x80==debugCond[i].cmd && true==debugCond[i].MatchCHR(C,H,R))
		{
			debugCond.erase(debugCond.begin()+i);
		}
	}
}
void FM77AVFDC::ClearBreakOnSectorRead(uint8_t R)
{
	for(int i=debugCond.size()-1; 0<=i; --i)
	{
		if(0x80==debugCond[i].cmd && R==debugCond[i].R)
		{
			debugCond.erase(debugCond.begin()+i);
		}
	}
}
void FM77AVFDC::ClearBreakOnAllSectorRead(void)
{
	for(int i=debugCond.size()-1; 0<=i; --i)
	{
		if(0x80==debugCond[i].cmd)
		{
			debugCond.erase(debugCond.begin()+i);
		}
	}
}
