/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vec_cfg.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 10:10p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:25:20 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_vec_cfg.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 10:10p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_VEC_CFG_H__
#define BCHP_VEC_CFG_H__

/***************************************************************************
 *VEC_CFG - Top-Level Controls
 ***************************************************************************/
#define BCHP_VEC_CFG_REVISION_ID                 0x00884c00 /* Revision ID Register for Video Encoder */
#define BCHP_VEC_CFG_TP_CTRL                     0x00884c04 /* Test port control Register for Video Encoder */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR          0x00884c08 /* RAM test control for CBAR RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0          0x00884c0c /* RAM test control for IT_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1          0x00884c10 /* RAM test control for IT_1 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0       0x00884c14 /* RAM test control for DTRAM_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0        0x00884c18 /* RAM test control for SCTE_0 RAM */
#define BCHP_VEC_CFG_VF_0_SOURCE                 0x00884c1c /* Source Select Register for VF_0 */
#define BCHP_VEC_CFG_VF_1_SOURCE                 0x00884c20 /* Source Select Register for VF_1 */
#define BCHP_VEC_CFG_VF_2_SOURCE                 0x00884c24 /* Source Select Register for VF_2 */
#define BCHP_VEC_CFG_SECAM_0_SOURCE              0x00884c28 /* Source Select Register for SECAM_0 */
#define BCHP_VEC_CFG_SECAM_1_SOURCE              0x00884c2c /* Source Select Register for SECAM_1 */
#define BCHP_VEC_CFG_SECAM_2_SOURCE              0x00884c30 /* Source Select Register for SECAM_2 */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE              0x00884c34 /* Source Select Register for SDSRC_0 */
#define BCHP_VEC_CFG_SDSRC_1_SOURCE              0x00884c38 /* Source Select Register for SDSRC_1 */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE              0x00884c3c /* Source Select Register for HDSRC_0 */
#define BCHP_VEC_CFG_IT_0_SOURCE                 0x00884c40 /* Source Select Register for IT_0 */
#define BCHP_VEC_CFG_IT_1_SOURCE                 0x00884c44 /* Source Select Register for IT_1 */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE            0x00884c48 /* Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_DECIM_0_SOURCE              0x00884c4c /* Source Select Register for DECIM_0 */
#define BCHP_VEC_CFG_SW_RESET_IT_0               0x00884c50 /* Reset register for IT_0 */
#define BCHP_VEC_CFG_SW_RESET_IT_1               0x00884c54 /* Reset register for IT_1 */
#define BCHP_VEC_CFG_SW_RESET_VF_0               0x00884c58 /* Reset register for VF_0 */
#define BCHP_VEC_CFG_SW_RESET_VF_1               0x00884c5c /* Reset register for VF_1 */
#define BCHP_VEC_CFG_SW_RESET_VF_2               0x00884c60 /* Reset register for VF_2 */
#define BCHP_VEC_CFG_SW_RESET_SECAM_0            0x00884c64 /* Reset register for SECAM_0 */
#define BCHP_VEC_CFG_SW_RESET_SECAM_1            0x00884c68 /* Reset register for SECAM_1 */
#define BCHP_VEC_CFG_SW_RESET_SECAM_2            0x00884c6c /* Reset register for SECAM_2 */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0            0x00884c70 /* Reset register for SDSRC_0 */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1            0x00884c74 /* Reset register for SDSRC_1 */
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0            0x00884c78 /* Reset register for HDSRC_0 */
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC           0x00884c7c /* Reset register for ANA_MISC */
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0            0x00884c80 /* Reset register for DTRAM_0 */
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC           0x00884c84 /* Reset register for VEC MISC */
#define BCHP_VEC_CFG_SW_RESET_TPG_0              0x00884c88 /* Reset register for TPG_0 */
#define BCHP_VEC_CFG_SW_RESET_MISC               0x00884c8c /* Reset register for MISC */
#define BCHP_VEC_CFG_SW_RESET_DECIM_0            0x00884c90 /* Reset register for DECIM_0 */
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0          0x00884c94 /* Reset register for DVI DTG_0 */
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0          0x00884c98 /* Reset register for DVI CSC_0 */
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0          0x00884c9c /* Reset register for DVI DVF_0 */
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0         0x00884ca0 /* Reset register for DVI MISC_0 */
#define BCHP_VEC_CFG_SW_RESET_CCE_0              0x00884ca4 /* Reset register for CCE_0 */
#define BCHP_VEC_CFG_SW_RESET_CCE_1              0x00884ca8 /* Reset register for CCE_1 */
#define BCHP_VEC_CFG_SW_RESET_WSE_0              0x00884cac /* Reset register for WSE_0 */
#define BCHP_VEC_CFG_SW_RESET_WSE_1              0x00884cb0 /* Reset register for WSE_1 */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0           0x00884cb4 /* Reset register for CGMSAE_0 */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1           0x00884cb8 /* Reset register for CGMSAE_1 */
#define BCHP_VEC_CFG_SW_RESET_TTE_0              0x00884cbc /* Reset register for TTE_0 */
#define BCHP_VEC_CFG_SW_RESET_TTE_1              0x00884cc0 /* Reset register for TTE_1 */
#define BCHP_VEC_CFG_SW_RESET_GSE_0              0x00884cc4 /* Reset register for GSE_0 */
#define BCHP_VEC_CFG_SW_RESET_GSE_1              0x00884cc8 /* Reset register for GSE_1 */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0            0x00884ccc /* Reset register for AMOLE_0 */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1            0x00884cd0 /* Reset register for AMOLE_1 */
#define BCHP_VEC_CFG_SW_RESET_SCTE_0             0x00884cd4 /* Reset register for SCTE_0 */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0         0x00884cd8 /* Reset register for PASSTHRU_0 */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1         0x00884cdc /* Reset register for PASSTHRU_1 */
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC           0x00884ce0 /* Reset register for VBI_MISC */

/***************************************************************************
 *REVISION_ID - Revision ID Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VEC_CFG_REVISION_ID_reserved0_MASK                    0xffff0000
#define BCHP_VEC_CFG_REVISION_ID_reserved0_SHIFT                   16

/* VEC_CFG :: REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_MASK                  0x0000ffff
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_SHIFT                 0

/***************************************************************************
 *TP_CTRL - Test port control Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: TP_CTRL :: reserved0 [31:03] */
#define BCHP_VEC_CFG_TP_CTRL_reserved0_MASK                        0xfffffff8
#define BCHP_VEC_CFG_TP_CTRL_reserved0_SHIFT                       3

/* VEC_CFG :: TP_CTRL :: TP_SELECT [02:00] */
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_MASK                        0x00000007
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_SHIFT                       0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_0                        0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_1                        1
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_2                        2
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_3                        3

/***************************************************************************
 *RAM_TEST_CTRL_CBAR - RAM test control for CBAR RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: reserved0 [31:10] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_MASK             0xfffffc00
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_SHIFT            10

/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: TM [09:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_MASK                    0x000003ff
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_SHIFT                   0

/***************************************************************************
 *RAM_TEST_CTRL_IT_0 - RAM test control for IT_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_SHIFT                   0

/***************************************************************************
 *RAM_TEST_CTRL_IT_1 - RAM test control for IT_1 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_SHIFT                   0

/***************************************************************************
 *RAM_TEST_CTRL_DTRAM_0 - RAM test control for DTRAM_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_MASK          0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_SHIFT         4

/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_MASK                 0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_SHIFT                0

/***************************************************************************
 *RAM_TEST_CTRL_SCTE_0 - RAM test control for SCTE_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_SCTE_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0_reserved0_MASK           0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0_reserved0_SHIFT          4

/* VEC_CFG :: RAM_TEST_CTRL_SCTE_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0_TM_MASK                  0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0_TM_SHIFT                 0

/***************************************************************************
 *VF_0_SOURCE - Source Select Register for VF_0
 ***************************************************************************/
/* VEC_CFG :: VF_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DISABLE                    2

/***************************************************************************
 *VF_1_SOURCE - Source Select Register for VF_1
 ***************************************************************************/
/* VEC_CFG :: VF_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_DISABLE                    2

/***************************************************************************
 *VF_2_SOURCE - Source Select Register for VF_2
 ***************************************************************************/
/* VEC_CFG :: VF_2_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_2_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_2_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_2_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_DISABLE                    2

/***************************************************************************
 *SECAM_0_SOURCE - Source Select Register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SECAM_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_2                    2
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *SECAM_1_SOURCE - Source Select Register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SECAM_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_2                    2
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *SECAM_2_SOURCE - Source Select Register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SECAM_2_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SECAM_2_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_2                    2
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *SDSRC_0_SOURCE - Source Select Register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SDSRC_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SDSRC_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *SDSRC_1_SOURCE - Source Select Register for SDSRC_1
 ***************************************************************************/
/* VEC_CFG :: SDSRC_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: SDSRC_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *HDSRC_0_SOURCE - Source Select Register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: HDSRC_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_MASK                 0xfffffffc
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_SHIFT                2

/* VEC_CFG :: HDSRC_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_MASK                    0x00000003
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_DISABLE                 3

/***************************************************************************
 *IT_0_SOURCE - Source Select Register for IT_0
 ***************************************************************************/
/* VEC_CFG :: IT_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DECIM_0                    2
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_TPG_0                      3
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DISABLE                    4

/***************************************************************************
 *IT_1_SOURCE - Source Select Register for IT_1
 ***************************************************************************/
/* VEC_CFG :: IT_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DECIM_0                    2
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_TPG_0                      3
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DISABLE                    4

/***************************************************************************
 *DVI_DTG_0_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_MASK               0xfffffff8
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_SHIFT              3

/* VEC_CFG :: DVI_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_MASK                  0x00000007
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_0                   0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_1                   1
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DECIM_0               2
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_TPG_0                 3
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DISABLE               4

/***************************************************************************
 *DECIM_0_SOURCE - Source Select Register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: DECIM_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: DECIM_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_0                     0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_1                     1
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *SW_RESET_IT_0 - Reset register for IT_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_IT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_IT_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_IT_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_IT_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_IT_0_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_IT_0_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_IT_1 - Reset register for IT_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_IT_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_IT_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_IT_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_IT_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_IT_1_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_IT_1_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_VF_0 - Reset register for VF_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VF_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VF_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_VF_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VF_0_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_VF_0_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_VF_1 - Reset register for VF_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VF_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VF_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VF_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_VF_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VF_1_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_VF_1_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_VF_2 - Reset register for VF_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VF_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VF_2_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VF_2_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_VF_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VF_2_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_VF_2_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_SECAM_0 - Reset register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SECAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SECAM_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SECAM_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SECAM_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SECAM_1 - Reset register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SECAM_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_1_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SECAM_1_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SECAM_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_1_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SECAM_1_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SECAM_2 - Reset register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SECAM_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_2_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SECAM_2_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SECAM_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_2_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SECAM_2_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SDSRC_0 - Reset register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SDSRC_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SDSRC_1 - Reset register for SDSRC_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SDSRC_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SDSRC_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_HDSRC_0 - Reset register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_HDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_HDSRC_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_ANA_MISC - Reset register for ANA_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_ANA_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_ANA_MISC :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC_RESET_SHIFT                 0

/***************************************************************************
 *SW_RESET_DTRAM_0 - Reset register for DTRAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DTRAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_DTRAM_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_VEC_MISC - Reset register for VEC MISC
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VEC_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_VEC_MISC :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC_RESET_SHIFT                 0

/***************************************************************************
 *SW_RESET_TPG_0 - Reset register for TPG_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_TPG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_TPG_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_TPG_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_TPG_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_TPG_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_TPG_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_MISC - Reset register for MISC
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_MISC_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_MISC_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_MISC :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_MISC_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_MISC_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_DECIM_0 - Reset register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DECIM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DECIM_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DECIM_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_DECIM_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DECIM_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_DECIM_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_DVI_DTG_0 - Reset register for DVI DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DVI_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_RESET_DVI_DTG_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0_RESET_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0_RESET_SHIFT                0

/***************************************************************************
 *SW_RESET_DVI_CSC_0 - Reset register for DVI CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DVI_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_RESET_DVI_CSC_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0_RESET_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0_RESET_SHIFT                0

/***************************************************************************
 *SW_RESET_DVI_DVF_0 - Reset register for DVI DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DVI_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_RESET_DVI_DVF_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0_RESET_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0_RESET_SHIFT                0

/***************************************************************************
 *SW_RESET_DVI_MISC_0 - Reset register for DVI MISC_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DVI_MISC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_RESET_DVI_MISC_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0_RESET_MASK                0x00000001
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0_RESET_SHIFT               0

/***************************************************************************
 *SW_RESET_CCE_0 - Reset register for CCE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CCE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CCE_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CCE_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_CCE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CCE_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_CCE_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_CCE_1 - Reset register for CCE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CCE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CCE_1_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CCE_1_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_CCE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CCE_1_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_CCE_1_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_WSE_0 - Reset register for WSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_WSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_WSE_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_WSE_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_WSE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_WSE_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_WSE_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_WSE_1 - Reset register for WSE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_WSE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_WSE_1_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_WSE_1_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_WSE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_WSE_1_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_WSE_1_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_CGMSAE_0 - Reset register for CGMSAE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CGMSAE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_CGMSAE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0_RESET_SHIFT                 0

/***************************************************************************
 *SW_RESET_CGMSAE_1 - Reset register for CGMSAE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CGMSAE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_CGMSAE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1_RESET_SHIFT                 0

/***************************************************************************
 *SW_RESET_TTE_0 - Reset register for TTE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_TTE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_TTE_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_TTE_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_TTE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_TTE_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_TTE_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_TTE_1 - Reset register for TTE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_TTE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_TTE_1_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_TTE_1_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_TTE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_TTE_1_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_TTE_1_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_GSE_0 - Reset register for GSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_GSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_GSE_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_GSE_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_GSE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_GSE_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_GSE_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_GSE_1 - Reset register for GSE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_GSE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_GSE_1_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_GSE_1_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_GSE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_GSE_1_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_GSE_1_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_AMOLE_0 - Reset register for AMOLE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_AMOLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_AMOLE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_AMOLE_1 - Reset register for AMOLE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_AMOLE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_AMOLE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SCTE_0 - Reset register for SCTE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SCTE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SCTE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SCTE_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_RESET_SCTE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SCTE_0_RESET_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_RESET_SCTE_0_RESET_SHIFT                   0

/***************************************************************************
 *SW_RESET_PASSTHRU_0 - Reset register for PASSTHRU_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_PASSTHRU_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_RESET_PASSTHRU_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0_RESET_MASK                0x00000001
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0_RESET_SHIFT               0

/***************************************************************************
 *SW_RESET_PASSTHRU_1 - Reset register for PASSTHRU_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_PASSTHRU_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1_reserved0_SHIFT           1

/* VEC_CFG :: SW_RESET_PASSTHRU_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1_RESET_MASK                0x00000001
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1_RESET_SHIFT               0

/***************************************************************************
 *SW_RESET_VBI_MISC - Reset register for VBI_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VBI_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_VBI_MISC :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC_RESET_SHIFT                 0

#endif /* #ifndef BCHP_VEC_CFG_H__ */

/* End of File */
