
App_001_Blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b84  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08005d14  08005d14  00006d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e2c  08005e2c  00007014  2**0
                  CONTENTS
  4 .ARM          00000008  08005e2c  08005e2c  00006e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e34  08005e34  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e34  08005e34  00006e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005e38  08005e38  00006e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08005e3c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          00019870  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20019884  20019884  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014021  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ce7  00000000  00000000  0001b065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001378  00000000  00000000  0001dd50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ef6  00000000  00000000  0001f0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f54  00000000  00000000  0001ffbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016034  00000000  00000000  00043f12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8094  00000000  00000000  00059f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00141fda  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005118  00000000  00000000  00142020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000aa  00000000  00000000  00147138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005cfc 	.word	0x08005cfc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08005cfc 	.word	0x08005cfc

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012e0c 	.word	0x20012e0c

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b96a 	b.w	8000550 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	460c      	mov	r4, r1
 800029c:	2b00      	cmp	r3, #0
 800029e:	d14e      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a0:	4694      	mov	ip, r2
 80002a2:	458c      	cmp	ip, r1
 80002a4:	4686      	mov	lr, r0
 80002a6:	fab2 f282 	clz	r2, r2
 80002aa:	d962      	bls.n	8000372 <__udivmoddi4+0xde>
 80002ac:	b14a      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002ae:	f1c2 0320 	rsb	r3, r2, #32
 80002b2:	4091      	lsls	r1, r2
 80002b4:	fa20 f303 	lsr.w	r3, r0, r3
 80002b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002bc:	4319      	orrs	r1, r3
 80002be:	fa00 fe02 	lsl.w	lr, r0, r2
 80002c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002c6:	fa1f f68c 	uxth.w	r6, ip
 80002ca:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002d2:	fb07 1114 	mls	r1, r7, r4, r1
 80002d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002da:	fb04 f106 	mul.w	r1, r4, r6
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f104 30ff 	add.w	r0, r4, #4294967295
 80002ea:	f080 8112 	bcs.w	8000512 <__udivmoddi4+0x27e>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 810f 	bls.w	8000512 <__udivmoddi4+0x27e>
 80002f4:	3c02      	subs	r4, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a59      	subs	r1, r3, r1
 80002fa:	fa1f f38e 	uxth.w	r3, lr
 80002fe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000302:	fb07 1110 	mls	r1, r7, r0, r1
 8000306:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030a:	fb00 f606 	mul.w	r6, r0, r6
 800030e:	429e      	cmp	r6, r3
 8000310:	d90a      	bls.n	8000328 <__udivmoddi4+0x94>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f100 31ff 	add.w	r1, r0, #4294967295
 800031a:	f080 80fc 	bcs.w	8000516 <__udivmoddi4+0x282>
 800031e:	429e      	cmp	r6, r3
 8000320:	f240 80f9 	bls.w	8000516 <__udivmoddi4+0x282>
 8000324:	4463      	add	r3, ip
 8000326:	3802      	subs	r0, #2
 8000328:	1b9b      	subs	r3, r3, r6
 800032a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800032e:	2100      	movs	r1, #0
 8000330:	b11d      	cbz	r5, 800033a <__udivmoddi4+0xa6>
 8000332:	40d3      	lsrs	r3, r2
 8000334:	2200      	movs	r2, #0
 8000336:	e9c5 3200 	strd	r3, r2, [r5]
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d905      	bls.n	800034e <__udivmoddi4+0xba>
 8000342:	b10d      	cbz	r5, 8000348 <__udivmoddi4+0xb4>
 8000344:	e9c5 0100 	strd	r0, r1, [r5]
 8000348:	2100      	movs	r1, #0
 800034a:	4608      	mov	r0, r1
 800034c:	e7f5      	b.n	800033a <__udivmoddi4+0xa6>
 800034e:	fab3 f183 	clz	r1, r3
 8000352:	2900      	cmp	r1, #0
 8000354:	d146      	bne.n	80003e4 <__udivmoddi4+0x150>
 8000356:	42a3      	cmp	r3, r4
 8000358:	d302      	bcc.n	8000360 <__udivmoddi4+0xcc>
 800035a:	4290      	cmp	r0, r2
 800035c:	f0c0 80f0 	bcc.w	8000540 <__udivmoddi4+0x2ac>
 8000360:	1a86      	subs	r6, r0, r2
 8000362:	eb64 0303 	sbc.w	r3, r4, r3
 8000366:	2001      	movs	r0, #1
 8000368:	2d00      	cmp	r5, #0
 800036a:	d0e6      	beq.n	800033a <__udivmoddi4+0xa6>
 800036c:	e9c5 6300 	strd	r6, r3, [r5]
 8000370:	e7e3      	b.n	800033a <__udivmoddi4+0xa6>
 8000372:	2a00      	cmp	r2, #0
 8000374:	f040 8090 	bne.w	8000498 <__udivmoddi4+0x204>
 8000378:	eba1 040c 	sub.w	r4, r1, ip
 800037c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000380:	fa1f f78c 	uxth.w	r7, ip
 8000384:	2101      	movs	r1, #1
 8000386:	fbb4 f6f8 	udiv	r6, r4, r8
 800038a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800038e:	fb08 4416 	mls	r4, r8, r6, r4
 8000392:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000396:	fb07 f006 	mul.w	r0, r7, r6
 800039a:	4298      	cmp	r0, r3
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x11c>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 34ff 	add.w	r4, r6, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x11a>
 80003a8:	4298      	cmp	r0, r3
 80003aa:	f200 80cd 	bhi.w	8000548 <__udivmoddi4+0x2b4>
 80003ae:	4626      	mov	r6, r4
 80003b0:	1a1c      	subs	r4, r3, r0
 80003b2:	fa1f f38e 	uxth.w	r3, lr
 80003b6:	fbb4 f0f8 	udiv	r0, r4, r8
 80003ba:	fb08 4410 	mls	r4, r8, r0, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb00 f707 	mul.w	r7, r0, r7
 80003c6:	429f      	cmp	r7, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x148>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x146>
 80003d4:	429f      	cmp	r7, r3
 80003d6:	f200 80b0 	bhi.w	800053a <__udivmoddi4+0x2a6>
 80003da:	4620      	mov	r0, r4
 80003dc:	1bdb      	subs	r3, r3, r7
 80003de:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e2:	e7a5      	b.n	8000330 <__udivmoddi4+0x9c>
 80003e4:	f1c1 0620 	rsb	r6, r1, #32
 80003e8:	408b      	lsls	r3, r1
 80003ea:	fa22 f706 	lsr.w	r7, r2, r6
 80003ee:	431f      	orrs	r7, r3
 80003f0:	fa20 fc06 	lsr.w	ip, r0, r6
 80003f4:	fa04 f301 	lsl.w	r3, r4, r1
 80003f8:	ea43 030c 	orr.w	r3, r3, ip
 80003fc:	40f4      	lsrs	r4, r6
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	0c38      	lsrs	r0, r7, #16
 8000404:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000408:	fbb4 fef0 	udiv	lr, r4, r0
 800040c:	fa1f fc87 	uxth.w	ip, r7
 8000410:	fb00 441e 	mls	r4, r0, lr, r4
 8000414:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000418:	fb0e f90c 	mul.w	r9, lr, ip
 800041c:	45a1      	cmp	r9, r4
 800041e:	fa02 f201 	lsl.w	r2, r2, r1
 8000422:	d90a      	bls.n	800043a <__udivmoddi4+0x1a6>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f10e 3aff 	add.w	sl, lr, #4294967295
 800042a:	f080 8084 	bcs.w	8000536 <__udivmoddi4+0x2a2>
 800042e:	45a1      	cmp	r9, r4
 8000430:	f240 8081 	bls.w	8000536 <__udivmoddi4+0x2a2>
 8000434:	f1ae 0e02 	sub.w	lr, lr, #2
 8000438:	443c      	add	r4, r7
 800043a:	eba4 0409 	sub.w	r4, r4, r9
 800043e:	fa1f f983 	uxth.w	r9, r3
 8000442:	fbb4 f3f0 	udiv	r3, r4, r0
 8000446:	fb00 4413 	mls	r4, r0, r3, r4
 800044a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800044e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000452:	45a4      	cmp	ip, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x1d2>
 8000456:	193c      	adds	r4, r7, r4
 8000458:	f103 30ff 	add.w	r0, r3, #4294967295
 800045c:	d267      	bcs.n	800052e <__udivmoddi4+0x29a>
 800045e:	45a4      	cmp	ip, r4
 8000460:	d965      	bls.n	800052e <__udivmoddi4+0x29a>
 8000462:	3b02      	subs	r3, #2
 8000464:	443c      	add	r4, r7
 8000466:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800046a:	fba0 9302 	umull	r9, r3, r0, r2
 800046e:	eba4 040c 	sub.w	r4, r4, ip
 8000472:	429c      	cmp	r4, r3
 8000474:	46ce      	mov	lr, r9
 8000476:	469c      	mov	ip, r3
 8000478:	d351      	bcc.n	800051e <__udivmoddi4+0x28a>
 800047a:	d04e      	beq.n	800051a <__udivmoddi4+0x286>
 800047c:	b155      	cbz	r5, 8000494 <__udivmoddi4+0x200>
 800047e:	ebb8 030e 	subs.w	r3, r8, lr
 8000482:	eb64 040c 	sbc.w	r4, r4, ip
 8000486:	fa04 f606 	lsl.w	r6, r4, r6
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431e      	orrs	r6, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	e9c5 6400 	strd	r6, r4, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	e750      	b.n	800033a <__udivmoddi4+0xa6>
 8000498:	f1c2 0320 	rsb	r3, r2, #32
 800049c:	fa20 f103 	lsr.w	r1, r0, r3
 80004a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004a4:	fa24 f303 	lsr.w	r3, r4, r3
 80004a8:	4094      	lsls	r4, r2
 80004aa:	430c      	orrs	r4, r1
 80004ac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b0:	fa00 fe02 	lsl.w	lr, r0, r2
 80004b4:	fa1f f78c 	uxth.w	r7, ip
 80004b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004bc:	fb08 3110 	mls	r1, r8, r0, r3
 80004c0:	0c23      	lsrs	r3, r4, #16
 80004c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004c6:	fb00 f107 	mul.w	r1, r0, r7
 80004ca:	4299      	cmp	r1, r3
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x24c>
 80004ce:	eb1c 0303 	adds.w	r3, ip, r3
 80004d2:	f100 36ff 	add.w	r6, r0, #4294967295
 80004d6:	d22c      	bcs.n	8000532 <__udivmoddi4+0x29e>
 80004d8:	4299      	cmp	r1, r3
 80004da:	d92a      	bls.n	8000532 <__udivmoddi4+0x29e>
 80004dc:	3802      	subs	r0, #2
 80004de:	4463      	add	r3, ip
 80004e0:	1a5b      	subs	r3, r3, r1
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb3 f1f8 	udiv	r1, r3, r8
 80004e8:	fb08 3311 	mls	r3, r8, r1, r3
 80004ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f0:	fb01 f307 	mul.w	r3, r1, r7
 80004f4:	42a3      	cmp	r3, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x276>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000500:	d213      	bcs.n	800052a <__udivmoddi4+0x296>
 8000502:	42a3      	cmp	r3, r4
 8000504:	d911      	bls.n	800052a <__udivmoddi4+0x296>
 8000506:	3902      	subs	r1, #2
 8000508:	4464      	add	r4, ip
 800050a:	1ae4      	subs	r4, r4, r3
 800050c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000510:	e739      	b.n	8000386 <__udivmoddi4+0xf2>
 8000512:	4604      	mov	r4, r0
 8000514:	e6f0      	b.n	80002f8 <__udivmoddi4+0x64>
 8000516:	4608      	mov	r0, r1
 8000518:	e706      	b.n	8000328 <__udivmoddi4+0x94>
 800051a:	45c8      	cmp	r8, r9
 800051c:	d2ae      	bcs.n	800047c <__udivmoddi4+0x1e8>
 800051e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000522:	eb63 0c07 	sbc.w	ip, r3, r7
 8000526:	3801      	subs	r0, #1
 8000528:	e7a8      	b.n	800047c <__udivmoddi4+0x1e8>
 800052a:	4631      	mov	r1, r6
 800052c:	e7ed      	b.n	800050a <__udivmoddi4+0x276>
 800052e:	4603      	mov	r3, r0
 8000530:	e799      	b.n	8000466 <__udivmoddi4+0x1d2>
 8000532:	4630      	mov	r0, r6
 8000534:	e7d4      	b.n	80004e0 <__udivmoddi4+0x24c>
 8000536:	46d6      	mov	lr, sl
 8000538:	e77f      	b.n	800043a <__udivmoddi4+0x1a6>
 800053a:	4463      	add	r3, ip
 800053c:	3802      	subs	r0, #2
 800053e:	e74d      	b.n	80003dc <__udivmoddi4+0x148>
 8000540:	4606      	mov	r6, r0
 8000542:	4623      	mov	r3, r4
 8000544:	4608      	mov	r0, r1
 8000546:	e70f      	b.n	8000368 <__udivmoddi4+0xd4>
 8000548:	3e02      	subs	r6, #2
 800054a:	4463      	add	r3, ip
 800054c:	e730      	b.n	80003b0 <__udivmoddi4+0x11c>
 800054e:	bf00      	nop

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055a:	f000 fa4d 	bl	80009f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800055e:	f000 f821 	bl	80005a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000562:	f000 f889 	bl	8000678 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  /* enable CYCCNT (Cycle Count, needed for SEGGER SystemView) in DWT_CTRL register */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000566:	4b0c      	ldr	r3, [pc, #48]	@ (8000598 <main+0x44>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4a0b      	ldr	r2, [pc, #44]	@ (8000598 <main+0x44>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6013      	str	r3, [r2, #0]

  /* initialize and configure SEGGER SystemView */
  SEGGER_SYSVIEW_Conf();
 8000572:	f003 fea1 	bl	80042b8 <SEGGER_SYSVIEW_Conf>

  /* start recording SEGGER SystemView events */
  SEGGER_SYSVIEW_Start();
 8000576:	f004 fbf7 	bl	8004d68 <SEGGER_SYSVIEW_Start>

  /* create one FreeRTOS task (LED_Task) */
  xTaskCreate( LED_Task, "BLUE LED", 128, NULL, 1, NULL );
 800057a:	2300      	movs	r3, #0
 800057c:	9301      	str	r3, [sp, #4]
 800057e:	2301      	movs	r3, #1
 8000580:	9300      	str	r3, [sp, #0]
 8000582:	2300      	movs	r3, #0
 8000584:	2280      	movs	r2, #128	@ 0x80
 8000586:	4905      	ldr	r1, [pc, #20]	@ (800059c <main+0x48>)
 8000588:	4805      	ldr	r0, [pc, #20]	@ (80005a0 <main+0x4c>)
 800058a:	f002 f86e 	bl	800266a <xTaskCreate>

  /* start FreeRTOS scheduler */
  vTaskStartScheduler();
 800058e:	f002 fa5d 	bl	8002a4c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000592:	bf00      	nop
 8000594:	e7fd      	b.n	8000592 <main+0x3e>
 8000596:	bf00      	nop
 8000598:	e0001000 	.word	0xe0001000
 800059c:	08005d14 	.word	0x08005d14
 80005a0:	08000799 	.word	0x08000799

080005a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b094      	sub	sp, #80	@ 0x50
 80005a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005aa:	f107 0320 	add.w	r3, r7, #32
 80005ae:	2230      	movs	r2, #48	@ 0x30
 80005b0:	2100      	movs	r1, #0
 80005b2:	4618      	mov	r0, r3
 80005b4:	f005 fb67 	bl	8005c86 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b8:	f107 030c 	add.w	r3, r7, #12
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c8:	2300      	movs	r3, #0
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	4b28      	ldr	r3, [pc, #160]	@ (8000670 <SystemClock_Config+0xcc>)
 80005ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d0:	4a27      	ldr	r2, [pc, #156]	@ (8000670 <SystemClock_Config+0xcc>)
 80005d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005d8:	4b25      	ldr	r3, [pc, #148]	@ (8000670 <SystemClock_Config+0xcc>)
 80005da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	4b22      	ldr	r3, [pc, #136]	@ (8000674 <SystemClock_Config+0xd0>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a21      	ldr	r2, [pc, #132]	@ (8000674 <SystemClock_Config+0xd0>)
 80005ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000674 <SystemClock_Config+0xd0>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005fc:	607b      	str	r3, [r7, #4]
 80005fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000600:	2302      	movs	r3, #2
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000604:	2301      	movs	r3, #1
 8000606:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000608:	2310      	movs	r3, #16
 800060a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060c:	2302      	movs	r3, #2
 800060e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000610:	2300      	movs	r3, #0
 8000612:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000614:	2308      	movs	r3, #8
 8000616:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000618:	2332      	movs	r3, #50	@ 0x32
 800061a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800061c:	2304      	movs	r3, #4
 800061e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000620:	2307      	movs	r3, #7
 8000622:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000624:	f107 0320 	add.w	r3, r7, #32
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fcd9 	bl	8000fe0 <HAL_RCC_OscConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000634:	f000 f8d4 	bl	80007e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	230f      	movs	r3, #15
 800063a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063c:	2302      	movs	r3, #2
 800063e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000644:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000648:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800064a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800064e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f000 ff3a 	bl	80014d0 <HAL_RCC_ClockConfig>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000662:	f000 f8bd 	bl	80007e0 <Error_Handler>
  }
}
 8000666:	bf00      	nop
 8000668:	3750      	adds	r7, #80	@ 0x50
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40023800 	.word	0x40023800
 8000674:	40007000 	.word	0x40007000

08000678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b08a      	sub	sp, #40	@ 0x28
 800067c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	613b      	str	r3, [r7, #16]
 8000692:	4b3c      	ldr	r3, [pc, #240]	@ (8000784 <MX_GPIO_Init+0x10c>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a3b      	ldr	r2, [pc, #236]	@ (8000784 <MX_GPIO_Init+0x10c>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b39      	ldr	r3, [pc, #228]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	2300      	movs	r3, #0
 80006ac:	60fb      	str	r3, [r7, #12]
 80006ae:	4b35      	ldr	r3, [pc, #212]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	4a34      	ldr	r2, [pc, #208]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006b4:	f043 0302 	orr.w	r3, r3, #2
 80006b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ba:	4b32      	ldr	r3, [pc, #200]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	f003 0302 	and.w	r3, r3, #2
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006c6:	2300      	movs	r3, #0
 80006c8:	60bb      	str	r3, [r7, #8]
 80006ca:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ce:	4a2d      	ldr	r2, [pc, #180]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006d0:	f043 0308 	orr.w	r3, r3, #8
 80006d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d6:	4b2b      	ldr	r3, [pc, #172]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	f003 0308 	and.w	r3, r3, #8
 80006de:	60bb      	str	r3, [r7, #8]
 80006e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e2:	2300      	movs	r3, #0
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	4b27      	ldr	r3, [pc, #156]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a26      	ldr	r2, [pc, #152]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006ec:	f043 0304 	orr.w	r3, r3, #4
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f2:	4b24      	ldr	r3, [pc, #144]	@ (8000784 <MX_GPIO_Init+0x10c>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0304 	and.w	r3, r3, #4
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 80006fe:	2200      	movs	r2, #0
 8000700:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000704:	4820      	ldr	r0, [pc, #128]	@ (8000788 <MX_GPIO_Init+0x110>)
 8000706:	f000 fc37 	bl	8000f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800070a:	2301      	movs	r3, #1
 800070c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800070e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000718:	f107 0314 	add.w	r3, r7, #20
 800071c:	4619      	mov	r1, r3
 800071e:	481b      	ldr	r0, [pc, #108]	@ (800078c <MX_GPIO_Init+0x114>)
 8000720:	f000 fa8e 	bl	8000c40 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000724:	2304      	movs	r3, #4
 8000726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000730:	f107 0314 	add.w	r3, r7, #20
 8000734:	4619      	mov	r1, r3
 8000736:	4816      	ldr	r0, [pc, #88]	@ (8000790 <MX_GPIO_Init+0x118>)
 8000738:	f000 fa82 	bl	8000c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 800073c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000740:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000742:	2301      	movs	r3, #1
 8000744:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074a:	2300      	movs	r3, #0
 800074c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800074e:	f107 0314 	add.w	r3, r7, #20
 8000752:	4619      	mov	r1, r3
 8000754:	480c      	ldr	r0, [pc, #48]	@ (8000788 <MX_GPIO_Init+0x110>)
 8000756:	f000 fa73 	bl	8000c40 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_MCK_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 800075a:	2380      	movs	r3, #128	@ 0x80
 800075c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075e:	2302      	movs	r3, #2
 8000760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000762:	2300      	movs	r3, #0
 8000764:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000766:	2300      	movs	r3, #0
 8000768:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800076a:	2306      	movs	r3, #6
 800076c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 800076e:	f107 0314 	add.w	r3, r7, #20
 8000772:	4619      	mov	r1, r3
 8000774:	4807      	ldr	r0, [pc, #28]	@ (8000794 <MX_GPIO_Init+0x11c>)
 8000776:	f000 fa63 	bl	8000c40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800077a:	bf00      	nop
 800077c:	3728      	adds	r7, #40	@ 0x28
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800
 8000788:	40020c00 	.word	0x40020c00
 800078c:	40020000 	.word	0x40020000
 8000790:	40020400 	.word	0x40020400
 8000794:	40020800 	.word	0x40020800

08000798 <LED_Task>:
 * @brief 
 * 
 * @param pvParameters : no parameters used at all for this task
 */
void LED_Task( void *pvParameters )
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  for ( ; ; )
  {
    /* toggle blue LED */
    HAL_GPIO_TogglePin( GPIOD, LD6_Pin );
 80007a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007a4:	4804      	ldr	r0, [pc, #16]	@ (80007b8 <LED_Task+0x20>)
 80007a6:	f000 fc00 	bl	8000faa <HAL_GPIO_TogglePin>

    /* wait for 500 tick periods (500 ms) */
    vTaskDelay( pdMS_TO_TICKS( 500 ) );
 80007aa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007ae:	f002 f8cb 	bl	8002948 <vTaskDelay>
    HAL_GPIO_TogglePin( GPIOD, LD6_Pin );
 80007b2:	bf00      	nop
 80007b4:	e7f4      	b.n	80007a0 <LED_Task+0x8>
 80007b6:	bf00      	nop
 80007b8:	40020c00 	.word	0x40020c00

080007bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a04      	ldr	r2, [pc, #16]	@ (80007dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d101      	bne.n	80007d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007ce:	f000 f935 	bl	8000a3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40001000 	.word	0x40001000

080007e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007e4:	b672      	cpsid	i
}
 80007e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <Error_Handler+0x8>

080007ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	4b10      	ldr	r3, [pc, #64]	@ (8000838 <HAL_MspInit+0x4c>)
 80007f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007fa:	4a0f      	ldr	r2, [pc, #60]	@ (8000838 <HAL_MspInit+0x4c>)
 80007fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000800:	6453      	str	r3, [r2, #68]	@ 0x44
 8000802:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <HAL_MspInit+0x4c>)
 8000804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000806:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	603b      	str	r3, [r7, #0]
 8000812:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <HAL_MspInit+0x4c>)
 8000814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000816:	4a08      	ldr	r2, [pc, #32]	@ (8000838 <HAL_MspInit+0x4c>)
 8000818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800081c:	6413      	str	r3, [r2, #64]	@ 0x40
 800081e:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <HAL_MspInit+0x4c>)
 8000820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000826:	603b      	str	r3, [r7, #0]
 8000828:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  HAL_NVIC_SetPriorityGrouping( 0 );
 800082a:	2000      	movs	r0, #0
 800082c:	f000 f9d3 	bl	8000bd6 <HAL_NVIC_SetPriorityGrouping>
  /* USER CODE END MspInit 1 */
}
 8000830:	bf00      	nop
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40023800 	.word	0x40023800

0800083c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b08e      	sub	sp, #56	@ 0x38
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000844:	2300      	movs	r3, #0
 8000846:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000848:	2300      	movs	r3, #0
 800084a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	4b33      	ldr	r3, [pc, #204]	@ (8000920 <HAL_InitTick+0xe4>)
 8000852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000854:	4a32      	ldr	r2, [pc, #200]	@ (8000920 <HAL_InitTick+0xe4>)
 8000856:	f043 0310 	orr.w	r3, r3, #16
 800085a:	6413      	str	r3, [r2, #64]	@ 0x40
 800085c:	4b30      	ldr	r3, [pc, #192]	@ (8000920 <HAL_InitTick+0xe4>)
 800085e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000860:	f003 0310 	and.w	r3, r3, #16
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000868:	f107 0210 	add.w	r2, r7, #16
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	4611      	mov	r1, r2
 8000872:	4618      	mov	r0, r3
 8000874:	f001 f838 	bl	80018e8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000878:	6a3b      	ldr	r3, [r7, #32]
 800087a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800087c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800087e:	2b00      	cmp	r3, #0
 8000880:	d103      	bne.n	800088a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000882:	f001 f81d 	bl	80018c0 <HAL_RCC_GetPCLK1Freq>
 8000886:	6378      	str	r0, [r7, #52]	@ 0x34
 8000888:	e004      	b.n	8000894 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800088a:	f001 f819 	bl	80018c0 <HAL_RCC_GetPCLK1Freq>
 800088e:	4603      	mov	r3, r0
 8000890:	005b      	lsls	r3, r3, #1
 8000892:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000896:	4a23      	ldr	r2, [pc, #140]	@ (8000924 <HAL_InitTick+0xe8>)
 8000898:	fba2 2303 	umull	r2, r3, r2, r3
 800089c:	0c9b      	lsrs	r3, r3, #18
 800089e:	3b01      	subs	r3, #1
 80008a0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80008a2:	4b21      	ldr	r3, [pc, #132]	@ (8000928 <HAL_InitTick+0xec>)
 80008a4:	4a21      	ldr	r2, [pc, #132]	@ (800092c <HAL_InitTick+0xf0>)
 80008a6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80008a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000928 <HAL_InitTick+0xec>)
 80008aa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008ae:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80008b0:	4a1d      	ldr	r2, [pc, #116]	@ (8000928 <HAL_InitTick+0xec>)
 80008b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008b4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80008b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000928 <HAL_InitTick+0xec>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000928 <HAL_InitTick+0xec>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c2:	4b19      	ldr	r3, [pc, #100]	@ (8000928 <HAL_InitTick+0xec>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80008c8:	4817      	ldr	r0, [pc, #92]	@ (8000928 <HAL_InitTick+0xec>)
 80008ca:	f001 f83f 	bl	800194c <HAL_TIM_Base_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80008d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d11b      	bne.n	8000914 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80008dc:	4812      	ldr	r0, [pc, #72]	@ (8000928 <HAL_InitTick+0xec>)
 80008de:	f001 f88f 	bl	8001a00 <HAL_TIM_Base_Start_IT>
 80008e2:	4603      	mov	r3, r0
 80008e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80008e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d111      	bne.n	8000914 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80008f0:	2036      	movs	r0, #54	@ 0x36
 80008f2:	f000 f997 	bl	8000c24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2b0f      	cmp	r3, #15
 80008fa:	d808      	bhi.n	800090e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80008fc:	2200      	movs	r2, #0
 80008fe:	6879      	ldr	r1, [r7, #4]
 8000900:	2036      	movs	r0, #54	@ 0x36
 8000902:	f000 f973 	bl	8000bec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000906:	4a0a      	ldr	r2, [pc, #40]	@ (8000930 <HAL_InitTick+0xf4>)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6013      	str	r3, [r2, #0]
 800090c:	e002      	b.n	8000914 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800090e:	2301      	movs	r3, #1
 8000910:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000914:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000918:	4618      	mov	r0, r3
 800091a:	3738      	adds	r7, #56	@ 0x38
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	40023800 	.word	0x40023800
 8000924:	431bde83 	.word	0x431bde83
 8000928:	20000030 	.word	0x20000030
 800092c:	40001000 	.word	0x40001000
 8000930:	20000004 	.word	0x20000004

08000934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <NMI_Handler+0x4>

0800093c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <HardFault_Handler+0x4>

08000944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <MemManage_Handler+0x4>

0800094c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <BusFault_Handler+0x4>

08000954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000958:	bf00      	nop
 800095a:	e7fd      	b.n	8000958 <UsageFault_Handler+0x4>

0800095c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
	...

0800096c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000970:	4802      	ldr	r0, [pc, #8]	@ (800097c <TIM6_DAC_IRQHandler+0x10>)
 8000972:	f001 f8b5 	bl	8001ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000030 	.word	0x20000030

08000980 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <SystemInit+0x20>)
 8000986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800098a:	4a05      	ldr	r2, [pc, #20]	@ (80009a0 <SystemInit+0x20>)
 800098c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000990:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e000ed00 	.word	0xe000ed00

080009a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80009a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80009a8:	f7ff ffea 	bl	8000980 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009ac:	480c      	ldr	r0, [pc, #48]	@ (80009e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009ae:	490d      	ldr	r1, [pc, #52]	@ (80009e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009b0:	4a0d      	ldr	r2, [pc, #52]	@ (80009e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b4:	e002      	b.n	80009bc <LoopCopyDataInit>

080009b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ba:	3304      	adds	r3, #4

080009bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009c0:	d3f9      	bcc.n	80009b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009c2:	4a0a      	ldr	r2, [pc, #40]	@ (80009ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009c4:	4c0a      	ldr	r4, [pc, #40]	@ (80009f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c8:	e001      	b.n	80009ce <LoopFillZerobss>

080009ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009cc:	3204      	adds	r2, #4

080009ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009d0:	d3fb      	bcc.n	80009ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009d2:	f005 f961 	bl	8005c98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009d6:	f7ff fdbd 	bl	8000554 <main>
  bx  lr    
 80009da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80009dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009e4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80009e8:	08005e3c 	.word	0x08005e3c
  ldr r2, =_sbss
 80009ec:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80009f0:	20019884 	.word	0x20019884

080009f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009f4:	e7fe      	b.n	80009f4 <ADC_IRQHandler>
	...

080009f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a38 <HAL_Init+0x40>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a0d      	ldr	r2, [pc, #52]	@ (8000a38 <HAL_Init+0x40>)
 8000a02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a08:	4b0b      	ldr	r3, [pc, #44]	@ (8000a38 <HAL_Init+0x40>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000a38 <HAL_Init+0x40>)
 8000a0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a14:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <HAL_Init+0x40>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a07      	ldr	r2, [pc, #28]	@ (8000a38 <HAL_Init+0x40>)
 8000a1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a20:	2003      	movs	r0, #3
 8000a22:	f000 f8d8 	bl	8000bd6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a26:	2000      	movs	r0, #0
 8000a28:	f7ff ff08 	bl	800083c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a2c:	f7ff fede 	bl	80007ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a30:	2300      	movs	r3, #0
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40023c00 	.word	0x40023c00

08000a3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a40:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <HAL_IncTick+0x20>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	461a      	mov	r2, r3
 8000a46:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <HAL_IncTick+0x24>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4413      	add	r3, r2
 8000a4c:	4a04      	ldr	r2, [pc, #16]	@ (8000a60 <HAL_IncTick+0x24>)
 8000a4e:	6013      	str	r3, [r2, #0]
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	20000008 	.word	0x20000008
 8000a60:	20000078 	.word	0x20000078

08000a64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  return uwTick;
 8000a68:	4b03      	ldr	r3, [pc, #12]	@ (8000a78 <HAL_GetTick+0x14>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	20000078 	.word	0x20000078

08000a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f003 0307 	and.w	r3, r3, #7
 8000a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a92:	68ba      	ldr	r2, [r7, #8]
 8000a94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000aa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000aa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aae:	4a04      	ldr	r2, [pc, #16]	@ (8000ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	60d3      	str	r3, [r2, #12]
}
 8000ab4:	bf00      	nop
 8000ab6:	3714      	adds	r7, #20
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr
 8000ac0:	e000ed00 	.word	0xe000ed00

08000ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ac8:	4b04      	ldr	r3, [pc, #16]	@ (8000adc <__NVIC_GetPriorityGrouping+0x18>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	0a1b      	lsrs	r3, r3, #8
 8000ace:	f003 0307 	and.w	r3, r3, #7
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000ed00 	.word	0xe000ed00

08000ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	db0b      	blt.n	8000b0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	f003 021f 	and.w	r2, r3, #31
 8000af8:	4907      	ldr	r1, [pc, #28]	@ (8000b18 <__NVIC_EnableIRQ+0x38>)
 8000afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afe:	095b      	lsrs	r3, r3, #5
 8000b00:	2001      	movs	r0, #1
 8000b02:	fa00 f202 	lsl.w	r2, r0, r2
 8000b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b0a:	bf00      	nop
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000e100 	.word	0xe000e100

08000b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	6039      	str	r1, [r7, #0]
 8000b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	db0a      	blt.n	8000b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	b2da      	uxtb	r2, r3
 8000b34:	490c      	ldr	r1, [pc, #48]	@ (8000b68 <__NVIC_SetPriority+0x4c>)
 8000b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3a:	0112      	lsls	r2, r2, #4
 8000b3c:	b2d2      	uxtb	r2, r2
 8000b3e:	440b      	add	r3, r1
 8000b40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b44:	e00a      	b.n	8000b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	b2da      	uxtb	r2, r3
 8000b4a:	4908      	ldr	r1, [pc, #32]	@ (8000b6c <__NVIC_SetPriority+0x50>)
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	f003 030f 	and.w	r3, r3, #15
 8000b52:	3b04      	subs	r3, #4
 8000b54:	0112      	lsls	r2, r2, #4
 8000b56:	b2d2      	uxtb	r2, r2
 8000b58:	440b      	add	r3, r1
 8000b5a:	761a      	strb	r2, [r3, #24]
}
 8000b5c:	bf00      	nop
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr
 8000b68:	e000e100 	.word	0xe000e100
 8000b6c:	e000ed00 	.word	0xe000ed00

08000b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b089      	sub	sp, #36	@ 0x24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	f003 0307 	and.w	r3, r3, #7
 8000b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	f1c3 0307 	rsb	r3, r3, #7
 8000b8a:	2b04      	cmp	r3, #4
 8000b8c:	bf28      	it	cs
 8000b8e:	2304      	movcs	r3, #4
 8000b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b92:	69fb      	ldr	r3, [r7, #28]
 8000b94:	3304      	adds	r3, #4
 8000b96:	2b06      	cmp	r3, #6
 8000b98:	d902      	bls.n	8000ba0 <NVIC_EncodePriority+0x30>
 8000b9a:	69fb      	ldr	r3, [r7, #28]
 8000b9c:	3b03      	subs	r3, #3
 8000b9e:	e000      	b.n	8000ba2 <NVIC_EncodePriority+0x32>
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ba8:	69bb      	ldr	r3, [r7, #24]
 8000baa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bae:	43da      	mvns	r2, r3
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	401a      	ands	r2, r3
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc2:	43d9      	mvns	r1, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc8:	4313      	orrs	r3, r2
         );
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3724      	adds	r7, #36	@ 0x24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b082      	sub	sp, #8
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f7ff ff4c 	bl	8000a7c <__NVIC_SetPriorityGrouping>
}
 8000be4:	bf00      	nop
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
 8000bf8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bfe:	f7ff ff61 	bl	8000ac4 <__NVIC_GetPriorityGrouping>
 8000c02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	68b9      	ldr	r1, [r7, #8]
 8000c08:	6978      	ldr	r0, [r7, #20]
 8000c0a:	f7ff ffb1 	bl	8000b70 <NVIC_EncodePriority>
 8000c0e:	4602      	mov	r2, r0
 8000c10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c14:	4611      	mov	r1, r2
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff ff80 	bl	8000b1c <__NVIC_SetPriority>
}
 8000c1c:	bf00      	nop
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff ff54 	bl	8000ae0 <__NVIC_EnableIRQ>
}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b089      	sub	sp, #36	@ 0x24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c56:	2300      	movs	r3, #0
 8000c58:	61fb      	str	r3, [r7, #28]
 8000c5a:	e16b      	b.n	8000f34 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	697a      	ldr	r2, [r7, #20]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	f040 815a 	bne.w	8000f2e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f003 0303 	and.w	r3, r3, #3
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d005      	beq.n	8000c92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c8e:	2b02      	cmp	r3, #2
 8000c90:	d130      	bne.n	8000cf4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	689b      	ldr	r3, [r3, #8]
 8000c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c98:	69fb      	ldr	r3, [r7, #28]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	2203      	movs	r2, #3
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	69ba      	ldr	r2, [r7, #24]
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	68da      	ldr	r2, [r3, #12]
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb6:	69ba      	ldr	r2, [r7, #24]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	69ba      	ldr	r2, [r7, #24]
 8000cc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cc8:	2201      	movs	r2, #1
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd0:	43db      	mvns	r3, r3
 8000cd2:	69ba      	ldr	r2, [r7, #24]
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	091b      	lsrs	r3, r3, #4
 8000cde:	f003 0201 	and.w	r2, r3, #1
 8000ce2:	69fb      	ldr	r3, [r7, #28]
 8000ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce8:	69ba      	ldr	r2, [r7, #24]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	69ba      	ldr	r2, [r7, #24]
 8000cf2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f003 0303 	and.w	r3, r3, #3
 8000cfc:	2b03      	cmp	r3, #3
 8000cfe:	d017      	beq.n	8000d30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	2203      	movs	r2, #3
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	69ba      	ldr	r2, [r7, #24]
 8000d14:	4013      	ands	r3, r2
 8000d16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	689a      	ldr	r2, [r3, #8]
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	fa02 f303 	lsl.w	r3, r2, r3
 8000d24:	69ba      	ldr	r2, [r7, #24]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	69ba      	ldr	r2, [r7, #24]
 8000d2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f003 0303 	and.w	r3, r3, #3
 8000d38:	2b02      	cmp	r3, #2
 8000d3a:	d123      	bne.n	8000d84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d3c:	69fb      	ldr	r3, [r7, #28]
 8000d3e:	08da      	lsrs	r2, r3, #3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3208      	adds	r2, #8
 8000d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	f003 0307 	and.w	r3, r3, #7
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	220f      	movs	r2, #15
 8000d54:	fa02 f303 	lsl.w	r3, r2, r3
 8000d58:	43db      	mvns	r3, r3
 8000d5a:	69ba      	ldr	r2, [r7, #24]
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	691a      	ldr	r2, [r3, #16]
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	f003 0307 	and.w	r3, r3, #7
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d70:	69ba      	ldr	r2, [r7, #24]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	08da      	lsrs	r2, r3, #3
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	3208      	adds	r2, #8
 8000d7e:	69b9      	ldr	r1, [r7, #24]
 8000d80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	2203      	movs	r2, #3
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	43db      	mvns	r3, r3
 8000d96:	69ba      	ldr	r2, [r7, #24]
 8000d98:	4013      	ands	r3, r2
 8000d9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f003 0203 	and.w	r2, r3, #3
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dac:	69ba      	ldr	r2, [r7, #24]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	69ba      	ldr	r2, [r7, #24]
 8000db6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	f000 80b4 	beq.w	8000f2e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	4b60      	ldr	r3, [pc, #384]	@ (8000f4c <HAL_GPIO_Init+0x30c>)
 8000dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dce:	4a5f      	ldr	r2, [pc, #380]	@ (8000f4c <HAL_GPIO_Init+0x30c>)
 8000dd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dd6:	4b5d      	ldr	r3, [pc, #372]	@ (8000f4c <HAL_GPIO_Init+0x30c>)
 8000dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000de2:	4a5b      	ldr	r2, [pc, #364]	@ (8000f50 <HAL_GPIO_Init+0x310>)
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	089b      	lsrs	r3, r3, #2
 8000de8:	3302      	adds	r3, #2
 8000dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	f003 0303 	and.w	r3, r3, #3
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	220f      	movs	r2, #15
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	43db      	mvns	r3, r3
 8000e00:	69ba      	ldr	r2, [r7, #24]
 8000e02:	4013      	ands	r3, r2
 8000e04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a52      	ldr	r2, [pc, #328]	@ (8000f54 <HAL_GPIO_Init+0x314>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d02b      	beq.n	8000e66 <HAL_GPIO_Init+0x226>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4a51      	ldr	r2, [pc, #324]	@ (8000f58 <HAL_GPIO_Init+0x318>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d025      	beq.n	8000e62 <HAL_GPIO_Init+0x222>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a50      	ldr	r2, [pc, #320]	@ (8000f5c <HAL_GPIO_Init+0x31c>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d01f      	beq.n	8000e5e <HAL_GPIO_Init+0x21e>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a4f      	ldr	r2, [pc, #316]	@ (8000f60 <HAL_GPIO_Init+0x320>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d019      	beq.n	8000e5a <HAL_GPIO_Init+0x21a>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a4e      	ldr	r2, [pc, #312]	@ (8000f64 <HAL_GPIO_Init+0x324>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d013      	beq.n	8000e56 <HAL_GPIO_Init+0x216>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a4d      	ldr	r2, [pc, #308]	@ (8000f68 <HAL_GPIO_Init+0x328>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d00d      	beq.n	8000e52 <HAL_GPIO_Init+0x212>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a4c      	ldr	r2, [pc, #304]	@ (8000f6c <HAL_GPIO_Init+0x32c>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d007      	beq.n	8000e4e <HAL_GPIO_Init+0x20e>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a4b      	ldr	r2, [pc, #300]	@ (8000f70 <HAL_GPIO_Init+0x330>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d101      	bne.n	8000e4a <HAL_GPIO_Init+0x20a>
 8000e46:	2307      	movs	r3, #7
 8000e48:	e00e      	b.n	8000e68 <HAL_GPIO_Init+0x228>
 8000e4a:	2308      	movs	r3, #8
 8000e4c:	e00c      	b.n	8000e68 <HAL_GPIO_Init+0x228>
 8000e4e:	2306      	movs	r3, #6
 8000e50:	e00a      	b.n	8000e68 <HAL_GPIO_Init+0x228>
 8000e52:	2305      	movs	r3, #5
 8000e54:	e008      	b.n	8000e68 <HAL_GPIO_Init+0x228>
 8000e56:	2304      	movs	r3, #4
 8000e58:	e006      	b.n	8000e68 <HAL_GPIO_Init+0x228>
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	e004      	b.n	8000e68 <HAL_GPIO_Init+0x228>
 8000e5e:	2302      	movs	r3, #2
 8000e60:	e002      	b.n	8000e68 <HAL_GPIO_Init+0x228>
 8000e62:	2301      	movs	r3, #1
 8000e64:	e000      	b.n	8000e68 <HAL_GPIO_Init+0x228>
 8000e66:	2300      	movs	r3, #0
 8000e68:	69fa      	ldr	r2, [r7, #28]
 8000e6a:	f002 0203 	and.w	r2, r2, #3
 8000e6e:	0092      	lsls	r2, r2, #2
 8000e70:	4093      	lsls	r3, r2
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e78:	4935      	ldr	r1, [pc, #212]	@ (8000f50 <HAL_GPIO_Init+0x310>)
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	089b      	lsrs	r3, r3, #2
 8000e7e:	3302      	adds	r3, #2
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e86:	4b3b      	ldr	r3, [pc, #236]	@ (8000f74 <HAL_GPIO_Init+0x334>)
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	4013      	ands	r3, r2
 8000e94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d003      	beq.n	8000eaa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000ea2:	69ba      	ldr	r2, [r7, #24]
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000eaa:	4a32      	ldr	r2, [pc, #200]	@ (8000f74 <HAL_GPIO_Init+0x334>)
 8000eac:	69bb      	ldr	r3, [r7, #24]
 8000eae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000eb0:	4b30      	ldr	r3, [pc, #192]	@ (8000f74 <HAL_GPIO_Init+0x334>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d003      	beq.n	8000ed4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ed4:	4a27      	ldr	r2, [pc, #156]	@ (8000f74 <HAL_GPIO_Init+0x334>)
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000eda:	4b26      	ldr	r3, [pc, #152]	@ (8000f74 <HAL_GPIO_Init+0x334>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d003      	beq.n	8000efe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000ef6:	69ba      	ldr	r2, [r7, #24]
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000efe:	4a1d      	ldr	r2, [pc, #116]	@ (8000f74 <HAL_GPIO_Init+0x334>)
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f04:	4b1b      	ldr	r3, [pc, #108]	@ (8000f74 <HAL_GPIO_Init+0x334>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	69ba      	ldr	r2, [r7, #24]
 8000f10:	4013      	ands	r3, r2
 8000f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d003      	beq.n	8000f28 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f28:	4a12      	ldr	r2, [pc, #72]	@ (8000f74 <HAL_GPIO_Init+0x334>)
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3301      	adds	r3, #1
 8000f32:	61fb      	str	r3, [r7, #28]
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	2b0f      	cmp	r3, #15
 8000f38:	f67f ae90 	bls.w	8000c5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f3c:	bf00      	nop
 8000f3e:	bf00      	nop
 8000f40:	3724      	adds	r7, #36	@ 0x24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	40023800 	.word	0x40023800
 8000f50:	40013800 	.word	0x40013800
 8000f54:	40020000 	.word	0x40020000
 8000f58:	40020400 	.word	0x40020400
 8000f5c:	40020800 	.word	0x40020800
 8000f60:	40020c00 	.word	0x40020c00
 8000f64:	40021000 	.word	0x40021000
 8000f68:	40021400 	.word	0x40021400
 8000f6c:	40021800 	.word	0x40021800
 8000f70:	40021c00 	.word	0x40021c00
 8000f74:	40013c00 	.word	0x40013c00

08000f78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	807b      	strh	r3, [r7, #2]
 8000f84:	4613      	mov	r3, r2
 8000f86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f88:	787b      	ldrb	r3, [r7, #1]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d003      	beq.n	8000f96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f8e:	887a      	ldrh	r2, [r7, #2]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f94:	e003      	b.n	8000f9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f96:	887b      	ldrh	r3, [r7, #2]
 8000f98:	041a      	lsls	r2, r3, #16
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	619a      	str	r2, [r3, #24]
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b085      	sub	sp, #20
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000fbc:	887a      	ldrh	r2, [r7, #2]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	041a      	lsls	r2, r3, #16
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	43d9      	mvns	r1, r3
 8000fc8:	887b      	ldrh	r3, [r7, #2]
 8000fca:	400b      	ands	r3, r1
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	619a      	str	r2, [r3, #24]
}
 8000fd2:	bf00      	nop
 8000fd4:	3714      	adds	r7, #20
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d101      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e267      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d075      	beq.n	80010ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ffe:	4b88      	ldr	r3, [pc, #544]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	f003 030c 	and.w	r3, r3, #12
 8001006:	2b04      	cmp	r3, #4
 8001008:	d00c      	beq.n	8001024 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800100a:	4b85      	ldr	r3, [pc, #532]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001012:	2b08      	cmp	r3, #8
 8001014:	d112      	bne.n	800103c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001016:	4b82      	ldr	r3, [pc, #520]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800101e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001022:	d10b      	bne.n	800103c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001024:	4b7e      	ldr	r3, [pc, #504]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800102c:	2b00      	cmp	r3, #0
 800102e:	d05b      	beq.n	80010e8 <HAL_RCC_OscConfig+0x108>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d157      	bne.n	80010e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001038:	2301      	movs	r3, #1
 800103a:	e242      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001044:	d106      	bne.n	8001054 <HAL_RCC_OscConfig+0x74>
 8001046:	4b76      	ldr	r3, [pc, #472]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a75      	ldr	r2, [pc, #468]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 800104c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001050:	6013      	str	r3, [r2, #0]
 8001052:	e01d      	b.n	8001090 <HAL_RCC_OscConfig+0xb0>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800105c:	d10c      	bne.n	8001078 <HAL_RCC_OscConfig+0x98>
 800105e:	4b70      	ldr	r3, [pc, #448]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a6f      	ldr	r2, [pc, #444]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001064:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001068:	6013      	str	r3, [r2, #0]
 800106a:	4b6d      	ldr	r3, [pc, #436]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a6c      	ldr	r2, [pc, #432]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001074:	6013      	str	r3, [r2, #0]
 8001076:	e00b      	b.n	8001090 <HAL_RCC_OscConfig+0xb0>
 8001078:	4b69      	ldr	r3, [pc, #420]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a68      	ldr	r2, [pc, #416]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 800107e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001082:	6013      	str	r3, [r2, #0]
 8001084:	4b66      	ldr	r3, [pc, #408]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a65      	ldr	r2, [pc, #404]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 800108a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800108e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d013      	beq.n	80010c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001098:	f7ff fce4 	bl	8000a64 <HAL_GetTick>
 800109c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800109e:	e008      	b.n	80010b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010a0:	f7ff fce0 	bl	8000a64 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	2b64      	cmp	r3, #100	@ 0x64
 80010ac:	d901      	bls.n	80010b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80010ae:	2303      	movs	r3, #3
 80010b0:	e207      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d0f0      	beq.n	80010a0 <HAL_RCC_OscConfig+0xc0>
 80010be:	e014      	b.n	80010ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010c0:	f7ff fcd0 	bl	8000a64 <HAL_GetTick>
 80010c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010c6:	e008      	b.n	80010da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010c8:	f7ff fccc 	bl	8000a64 <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	2b64      	cmp	r3, #100	@ 0x64
 80010d4:	d901      	bls.n	80010da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010d6:	2303      	movs	r3, #3
 80010d8:	e1f3      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010da:	4b51      	ldr	r3, [pc, #324]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d1f0      	bne.n	80010c8 <HAL_RCC_OscConfig+0xe8>
 80010e6:	e000      	b.n	80010ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d063      	beq.n	80011be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	f003 030c 	and.w	r3, r3, #12
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00b      	beq.n	800111a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001102:	4b47      	ldr	r3, [pc, #284]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800110a:	2b08      	cmp	r3, #8
 800110c:	d11c      	bne.n	8001148 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800110e:	4b44      	ldr	r3, [pc, #272]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d116      	bne.n	8001148 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800111a:	4b41      	ldr	r3, [pc, #260]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f003 0302 	and.w	r3, r3, #2
 8001122:	2b00      	cmp	r3, #0
 8001124:	d005      	beq.n	8001132 <HAL_RCC_OscConfig+0x152>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	68db      	ldr	r3, [r3, #12]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d001      	beq.n	8001132 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e1c7      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001132:	4b3b      	ldr	r3, [pc, #236]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	691b      	ldr	r3, [r3, #16]
 800113e:	00db      	lsls	r3, r3, #3
 8001140:	4937      	ldr	r1, [pc, #220]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001142:	4313      	orrs	r3, r2
 8001144:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001146:	e03a      	b.n	80011be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d020      	beq.n	8001192 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001150:	4b34      	ldr	r3, [pc, #208]	@ (8001224 <HAL_RCC_OscConfig+0x244>)
 8001152:	2201      	movs	r2, #1
 8001154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001156:	f7ff fc85 	bl	8000a64 <HAL_GetTick>
 800115a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115c:	e008      	b.n	8001170 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800115e:	f7ff fc81 	bl	8000a64 <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	2b02      	cmp	r3, #2
 800116a:	d901      	bls.n	8001170 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e1a8      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001170:	4b2b      	ldr	r3, [pc, #172]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d0f0      	beq.n	800115e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800117c:	4b28      	ldr	r3, [pc, #160]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	691b      	ldr	r3, [r3, #16]
 8001188:	00db      	lsls	r3, r3, #3
 800118a:	4925      	ldr	r1, [pc, #148]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 800118c:	4313      	orrs	r3, r2
 800118e:	600b      	str	r3, [r1, #0]
 8001190:	e015      	b.n	80011be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001192:	4b24      	ldr	r3, [pc, #144]	@ (8001224 <HAL_RCC_OscConfig+0x244>)
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001198:	f7ff fc64 	bl	8000a64 <HAL_GetTick>
 800119c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800119e:	e008      	b.n	80011b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011a0:	f7ff fc60 	bl	8000a64 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d901      	bls.n	80011b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e187      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d1f0      	bne.n	80011a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0308 	and.w	r3, r3, #8
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d036      	beq.n	8001238 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d016      	beq.n	8001200 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011d2:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <HAL_RCC_OscConfig+0x248>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011d8:	f7ff fc44 	bl	8000a64 <HAL_GetTick>
 80011dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011de:	e008      	b.n	80011f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011e0:	f7ff fc40 	bl	8000a64 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d901      	bls.n	80011f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e167      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <HAL_RCC_OscConfig+0x240>)
 80011f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d0f0      	beq.n	80011e0 <HAL_RCC_OscConfig+0x200>
 80011fe:	e01b      	b.n	8001238 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001200:	4b09      	ldr	r3, [pc, #36]	@ (8001228 <HAL_RCC_OscConfig+0x248>)
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001206:	f7ff fc2d 	bl	8000a64 <HAL_GetTick>
 800120a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800120c:	e00e      	b.n	800122c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800120e:	f7ff fc29 	bl	8000a64 <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d907      	bls.n	800122c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e150      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
 8001220:	40023800 	.word	0x40023800
 8001224:	42470000 	.word	0x42470000
 8001228:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800122c:	4b88      	ldr	r3, [pc, #544]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 800122e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1ea      	bne.n	800120e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0304 	and.w	r3, r3, #4
 8001240:	2b00      	cmp	r3, #0
 8001242:	f000 8097 	beq.w	8001374 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001246:	2300      	movs	r3, #0
 8001248:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800124a:	4b81      	ldr	r3, [pc, #516]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d10f      	bne.n	8001276 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	4b7d      	ldr	r3, [pc, #500]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125e:	4a7c      	ldr	r2, [pc, #496]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 8001260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001264:	6413      	str	r3, [r2, #64]	@ 0x40
 8001266:	4b7a      	ldr	r3, [pc, #488]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001272:	2301      	movs	r3, #1
 8001274:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001276:	4b77      	ldr	r3, [pc, #476]	@ (8001454 <HAL_RCC_OscConfig+0x474>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800127e:	2b00      	cmp	r3, #0
 8001280:	d118      	bne.n	80012b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001282:	4b74      	ldr	r3, [pc, #464]	@ (8001454 <HAL_RCC_OscConfig+0x474>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a73      	ldr	r2, [pc, #460]	@ (8001454 <HAL_RCC_OscConfig+0x474>)
 8001288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800128c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800128e:	f7ff fbe9 	bl	8000a64 <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001296:	f7ff fbe5 	bl	8000a64 <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e10c      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001454 <HAL_RCC_OscConfig+0x474>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d0f0      	beq.n	8001296 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d106      	bne.n	80012ca <HAL_RCC_OscConfig+0x2ea>
 80012bc:	4b64      	ldr	r3, [pc, #400]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012c0:	4a63      	ldr	r2, [pc, #396]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012c2:	f043 0301 	orr.w	r3, r3, #1
 80012c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80012c8:	e01c      	b.n	8001304 <HAL_RCC_OscConfig+0x324>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	2b05      	cmp	r3, #5
 80012d0:	d10c      	bne.n	80012ec <HAL_RCC_OscConfig+0x30c>
 80012d2:	4b5f      	ldr	r3, [pc, #380]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012d6:	4a5e      	ldr	r2, [pc, #376]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80012de:	4b5c      	ldr	r3, [pc, #368]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80012ea:	e00b      	b.n	8001304 <HAL_RCC_OscConfig+0x324>
 80012ec:	4b58      	ldr	r3, [pc, #352]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012f0:	4a57      	ldr	r2, [pc, #348]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012f2:	f023 0301 	bic.w	r3, r3, #1
 80012f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80012f8:	4b55      	ldr	r3, [pc, #340]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012fc:	4a54      	ldr	r2, [pc, #336]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80012fe:	f023 0304 	bic.w	r3, r3, #4
 8001302:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d015      	beq.n	8001338 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800130c:	f7ff fbaa 	bl	8000a64 <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001312:	e00a      	b.n	800132a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001314:	f7ff fba6 	bl	8000a64 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001322:	4293      	cmp	r3, r2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e0cb      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800132a:	4b49      	ldr	r3, [pc, #292]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 800132c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0ee      	beq.n	8001314 <HAL_RCC_OscConfig+0x334>
 8001336:	e014      	b.n	8001362 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001338:	f7ff fb94 	bl	8000a64 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800133e:	e00a      	b.n	8001356 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001340:	f7ff fb90 	bl	8000a64 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800134e:	4293      	cmp	r3, r2
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e0b5      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001356:	4b3e      	ldr	r3, [pc, #248]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 8001358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d1ee      	bne.n	8001340 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001362:	7dfb      	ldrb	r3, [r7, #23]
 8001364:	2b01      	cmp	r3, #1
 8001366:	d105      	bne.n	8001374 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001368:	4b39      	ldr	r3, [pc, #228]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 800136a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136c:	4a38      	ldr	r2, [pc, #224]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 800136e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001372:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	2b00      	cmp	r3, #0
 800137a:	f000 80a1 	beq.w	80014c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800137e:	4b34      	ldr	r3, [pc, #208]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f003 030c 	and.w	r3, r3, #12
 8001386:	2b08      	cmp	r3, #8
 8001388:	d05c      	beq.n	8001444 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	2b02      	cmp	r3, #2
 8001390:	d141      	bne.n	8001416 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001392:	4b31      	ldr	r3, [pc, #196]	@ (8001458 <HAL_RCC_OscConfig+0x478>)
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001398:	f7ff fb64 	bl	8000a64 <HAL_GetTick>
 800139c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800139e:	e008      	b.n	80013b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013a0:	f7ff fb60 	bl	8000a64 <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d901      	bls.n	80013b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80013ae:	2303      	movs	r3, #3
 80013b0:	e087      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013b2:	4b27      	ldr	r3, [pc, #156]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1f0      	bne.n	80013a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	69da      	ldr	r2, [r3, #28]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6a1b      	ldr	r3, [r3, #32]
 80013c6:	431a      	orrs	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013cc:	019b      	lsls	r3, r3, #6
 80013ce:	431a      	orrs	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013d4:	085b      	lsrs	r3, r3, #1
 80013d6:	3b01      	subs	r3, #1
 80013d8:	041b      	lsls	r3, r3, #16
 80013da:	431a      	orrs	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013e0:	061b      	lsls	r3, r3, #24
 80013e2:	491b      	ldr	r1, [pc, #108]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 80013e4:	4313      	orrs	r3, r2
 80013e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001458 <HAL_RCC_OscConfig+0x478>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ee:	f7ff fb39 	bl	8000a64 <HAL_GetTick>
 80013f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013f4:	e008      	b.n	8001408 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013f6:	f7ff fb35 	bl	8000a64 <HAL_GetTick>
 80013fa:	4602      	mov	r2, r0
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	2b02      	cmp	r3, #2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e05c      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001408:	4b11      	ldr	r3, [pc, #68]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001410:	2b00      	cmp	r3, #0
 8001412:	d0f0      	beq.n	80013f6 <HAL_RCC_OscConfig+0x416>
 8001414:	e054      	b.n	80014c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001416:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <HAL_RCC_OscConfig+0x478>)
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800141c:	f7ff fb22 	bl	8000a64 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001424:	f7ff fb1e 	bl	8000a64 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e045      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <HAL_RCC_OscConfig+0x470>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d1f0      	bne.n	8001424 <HAL_RCC_OscConfig+0x444>
 8001442:	e03d      	b.n	80014c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d107      	bne.n	800145c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e038      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
 8001450:	40023800 	.word	0x40023800
 8001454:	40007000 	.word	0x40007000
 8001458:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800145c:	4b1b      	ldr	r3, [pc, #108]	@ (80014cc <HAL_RCC_OscConfig+0x4ec>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	699b      	ldr	r3, [r3, #24]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d028      	beq.n	80014bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001474:	429a      	cmp	r2, r3
 8001476:	d121      	bne.n	80014bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001482:	429a      	cmp	r2, r3
 8001484:	d11a      	bne.n	80014bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800148c:	4013      	ands	r3, r2
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001492:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001494:	4293      	cmp	r3, r2
 8001496:	d111      	bne.n	80014bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a2:	085b      	lsrs	r3, r3, #1
 80014a4:	3b01      	subs	r3, #1
 80014a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d107      	bne.n	80014bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d001      	beq.n	80014c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	e000      	b.n	80014c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3718      	adds	r7, #24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800

080014d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d101      	bne.n	80014e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e0cc      	b.n	800167e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014e4:	4b68      	ldr	r3, [pc, #416]	@ (8001688 <HAL_RCC_ClockConfig+0x1b8>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0307 	and.w	r3, r3, #7
 80014ec:	683a      	ldr	r2, [r7, #0]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d90c      	bls.n	800150c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014f2:	4b65      	ldr	r3, [pc, #404]	@ (8001688 <HAL_RCC_ClockConfig+0x1b8>)
 80014f4:	683a      	ldr	r2, [r7, #0]
 80014f6:	b2d2      	uxtb	r2, r2
 80014f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fa:	4b63      	ldr	r3, [pc, #396]	@ (8001688 <HAL_RCC_ClockConfig+0x1b8>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	683a      	ldr	r2, [r7, #0]
 8001504:	429a      	cmp	r2, r3
 8001506:	d001      	beq.n	800150c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e0b8      	b.n	800167e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0302 	and.w	r3, r3, #2
 8001514:	2b00      	cmp	r3, #0
 8001516:	d020      	beq.n	800155a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0304 	and.w	r3, r3, #4
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001524:	4b59      	ldr	r3, [pc, #356]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	4a58      	ldr	r2, [pc, #352]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 800152a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800152e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0308 	and.w	r3, r3, #8
 8001538:	2b00      	cmp	r3, #0
 800153a:	d005      	beq.n	8001548 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800153c:	4b53      	ldr	r3, [pc, #332]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	4a52      	ldr	r2, [pc, #328]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 8001542:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001546:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001548:	4b50      	ldr	r3, [pc, #320]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	494d      	ldr	r1, [pc, #308]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 8001556:	4313      	orrs	r3, r2
 8001558:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	2b00      	cmp	r3, #0
 8001564:	d044      	beq.n	80015f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d107      	bne.n	800157e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800156e:	4b47      	ldr	r3, [pc, #284]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d119      	bne.n	80015ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e07f      	b.n	800167e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	2b02      	cmp	r3, #2
 8001584:	d003      	beq.n	800158e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800158a:	2b03      	cmp	r3, #3
 800158c:	d107      	bne.n	800159e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800158e:	4b3f      	ldr	r3, [pc, #252]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d109      	bne.n	80015ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e06f      	b.n	800167e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800159e:	4b3b      	ldr	r3, [pc, #236]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d101      	bne.n	80015ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e067      	b.n	800167e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015ae:	4b37      	ldr	r3, [pc, #220]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f023 0203 	bic.w	r2, r3, #3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	4934      	ldr	r1, [pc, #208]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 80015bc:	4313      	orrs	r3, r2
 80015be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015c0:	f7ff fa50 	bl	8000a64 <HAL_GetTick>
 80015c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015c6:	e00a      	b.n	80015de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015c8:	f7ff fa4c 	bl	8000a64 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e04f      	b.n	800167e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015de:	4b2b      	ldr	r3, [pc, #172]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f003 020c 	and.w	r2, r3, #12
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d1eb      	bne.n	80015c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015f0:	4b25      	ldr	r3, [pc, #148]	@ (8001688 <HAL_RCC_ClockConfig+0x1b8>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f003 0307 	and.w	r3, r3, #7
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d20c      	bcs.n	8001618 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015fe:	4b22      	ldr	r3, [pc, #136]	@ (8001688 <HAL_RCC_ClockConfig+0x1b8>)
 8001600:	683a      	ldr	r2, [r7, #0]
 8001602:	b2d2      	uxtb	r2, r2
 8001604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001606:	4b20      	ldr	r3, [pc, #128]	@ (8001688 <HAL_RCC_ClockConfig+0x1b8>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	683a      	ldr	r2, [r7, #0]
 8001610:	429a      	cmp	r2, r3
 8001612:	d001      	beq.n	8001618 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e032      	b.n	800167e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	d008      	beq.n	8001636 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001624:	4b19      	ldr	r3, [pc, #100]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	4916      	ldr	r1, [pc, #88]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 8001632:	4313      	orrs	r3, r2
 8001634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0308 	and.w	r3, r3, #8
 800163e:	2b00      	cmp	r3, #0
 8001640:	d009      	beq.n	8001656 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001642:	4b12      	ldr	r3, [pc, #72]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	691b      	ldr	r3, [r3, #16]
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	490e      	ldr	r1, [pc, #56]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 8001652:	4313      	orrs	r3, r2
 8001654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001656:	f000 f821 	bl	800169c <HAL_RCC_GetSysClockFreq>
 800165a:	4602      	mov	r2, r0
 800165c:	4b0b      	ldr	r3, [pc, #44]	@ (800168c <HAL_RCC_ClockConfig+0x1bc>)
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	091b      	lsrs	r3, r3, #4
 8001662:	f003 030f 	and.w	r3, r3, #15
 8001666:	490a      	ldr	r1, [pc, #40]	@ (8001690 <HAL_RCC_ClockConfig+0x1c0>)
 8001668:	5ccb      	ldrb	r3, [r1, r3]
 800166a:	fa22 f303 	lsr.w	r3, r2, r3
 800166e:	4a09      	ldr	r2, [pc, #36]	@ (8001694 <HAL_RCC_ClockConfig+0x1c4>)
 8001670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <HAL_RCC_ClockConfig+0x1c8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff f8e0 	bl	800083c <HAL_InitTick>

  return HAL_OK;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40023c00 	.word	0x40023c00
 800168c:	40023800 	.word	0x40023800
 8001690:	08005dec 	.word	0x08005dec
 8001694:	20000000 	.word	0x20000000
 8001698:	20000004 	.word	0x20000004

0800169c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800169c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016a0:	b094      	sub	sp, #80	@ 0x50
 80016a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80016a8:	2300      	movs	r3, #0
 80016aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80016ac:	2300      	movs	r3, #0
 80016ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80016b0:	2300      	movs	r3, #0
 80016b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016b4:	4b79      	ldr	r3, [pc, #484]	@ (800189c <HAL_RCC_GetSysClockFreq+0x200>)
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f003 030c 	and.w	r3, r3, #12
 80016bc:	2b08      	cmp	r3, #8
 80016be:	d00d      	beq.n	80016dc <HAL_RCC_GetSysClockFreq+0x40>
 80016c0:	2b08      	cmp	r3, #8
 80016c2:	f200 80e1 	bhi.w	8001888 <HAL_RCC_GetSysClockFreq+0x1ec>
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d002      	beq.n	80016d0 <HAL_RCC_GetSysClockFreq+0x34>
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	d003      	beq.n	80016d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80016ce:	e0db      	b.n	8001888 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016d0:	4b73      	ldr	r3, [pc, #460]	@ (80018a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80016d2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80016d4:	e0db      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016d6:	4b73      	ldr	r3, [pc, #460]	@ (80018a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80016d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80016da:	e0d8      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016dc:	4b6f      	ldr	r3, [pc, #444]	@ (800189c <HAL_RCC_GetSysClockFreq+0x200>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016e6:	4b6d      	ldr	r3, [pc, #436]	@ (800189c <HAL_RCC_GetSysClockFreq+0x200>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d063      	beq.n	80017ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016f2:	4b6a      	ldr	r3, [pc, #424]	@ (800189c <HAL_RCC_GetSysClockFreq+0x200>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	099b      	lsrs	r3, r3, #6
 80016f8:	2200      	movs	r2, #0
 80016fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80016fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80016fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001704:	633b      	str	r3, [r7, #48]	@ 0x30
 8001706:	2300      	movs	r3, #0
 8001708:	637b      	str	r3, [r7, #52]	@ 0x34
 800170a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800170e:	4622      	mov	r2, r4
 8001710:	462b      	mov	r3, r5
 8001712:	f04f 0000 	mov.w	r0, #0
 8001716:	f04f 0100 	mov.w	r1, #0
 800171a:	0159      	lsls	r1, r3, #5
 800171c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001720:	0150      	lsls	r0, r2, #5
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4621      	mov	r1, r4
 8001728:	1a51      	subs	r1, r2, r1
 800172a:	6139      	str	r1, [r7, #16]
 800172c:	4629      	mov	r1, r5
 800172e:	eb63 0301 	sbc.w	r3, r3, r1
 8001732:	617b      	str	r3, [r7, #20]
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	f04f 0300 	mov.w	r3, #0
 800173c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001740:	4659      	mov	r1, fp
 8001742:	018b      	lsls	r3, r1, #6
 8001744:	4651      	mov	r1, sl
 8001746:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800174a:	4651      	mov	r1, sl
 800174c:	018a      	lsls	r2, r1, #6
 800174e:	4651      	mov	r1, sl
 8001750:	ebb2 0801 	subs.w	r8, r2, r1
 8001754:	4659      	mov	r1, fp
 8001756:	eb63 0901 	sbc.w	r9, r3, r1
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	f04f 0300 	mov.w	r3, #0
 8001762:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001766:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800176a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800176e:	4690      	mov	r8, r2
 8001770:	4699      	mov	r9, r3
 8001772:	4623      	mov	r3, r4
 8001774:	eb18 0303 	adds.w	r3, r8, r3
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	462b      	mov	r3, r5
 800177c:	eb49 0303 	adc.w	r3, r9, r3
 8001780:	60fb      	str	r3, [r7, #12]
 8001782:	f04f 0200 	mov.w	r2, #0
 8001786:	f04f 0300 	mov.w	r3, #0
 800178a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800178e:	4629      	mov	r1, r5
 8001790:	024b      	lsls	r3, r1, #9
 8001792:	4621      	mov	r1, r4
 8001794:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001798:	4621      	mov	r1, r4
 800179a:	024a      	lsls	r2, r1, #9
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017a2:	2200      	movs	r2, #0
 80017a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80017a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80017ac:	f7fe fd5a 	bl	8000264 <__aeabi_uldivmod>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4613      	mov	r3, r2
 80017b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80017b8:	e058      	b.n	800186c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017ba:	4b38      	ldr	r3, [pc, #224]	@ (800189c <HAL_RCC_GetSysClockFreq+0x200>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	099b      	lsrs	r3, r3, #6
 80017c0:	2200      	movs	r2, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	4611      	mov	r1, r2
 80017c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017ca:	623b      	str	r3, [r7, #32]
 80017cc:	2300      	movs	r3, #0
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80017d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80017d4:	4642      	mov	r2, r8
 80017d6:	464b      	mov	r3, r9
 80017d8:	f04f 0000 	mov.w	r0, #0
 80017dc:	f04f 0100 	mov.w	r1, #0
 80017e0:	0159      	lsls	r1, r3, #5
 80017e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017e6:	0150      	lsls	r0, r2, #5
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
 80017ec:	4641      	mov	r1, r8
 80017ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80017f2:	4649      	mov	r1, r9
 80017f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80017f8:	f04f 0200 	mov.w	r2, #0
 80017fc:	f04f 0300 	mov.w	r3, #0
 8001800:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001804:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001808:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800180c:	ebb2 040a 	subs.w	r4, r2, sl
 8001810:	eb63 050b 	sbc.w	r5, r3, fp
 8001814:	f04f 0200 	mov.w	r2, #0
 8001818:	f04f 0300 	mov.w	r3, #0
 800181c:	00eb      	lsls	r3, r5, #3
 800181e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001822:	00e2      	lsls	r2, r4, #3
 8001824:	4614      	mov	r4, r2
 8001826:	461d      	mov	r5, r3
 8001828:	4643      	mov	r3, r8
 800182a:	18e3      	adds	r3, r4, r3
 800182c:	603b      	str	r3, [r7, #0]
 800182e:	464b      	mov	r3, r9
 8001830:	eb45 0303 	adc.w	r3, r5, r3
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	f04f 0300 	mov.w	r3, #0
 800183e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001842:	4629      	mov	r1, r5
 8001844:	028b      	lsls	r3, r1, #10
 8001846:	4621      	mov	r1, r4
 8001848:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800184c:	4621      	mov	r1, r4
 800184e:	028a      	lsls	r2, r1, #10
 8001850:	4610      	mov	r0, r2
 8001852:	4619      	mov	r1, r3
 8001854:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001856:	2200      	movs	r2, #0
 8001858:	61bb      	str	r3, [r7, #24]
 800185a:	61fa      	str	r2, [r7, #28]
 800185c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001860:	f7fe fd00 	bl	8000264 <__aeabi_uldivmod>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	4613      	mov	r3, r2
 800186a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800186c:	4b0b      	ldr	r3, [pc, #44]	@ (800189c <HAL_RCC_GetSysClockFreq+0x200>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	0c1b      	lsrs	r3, r3, #16
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	3301      	adds	r3, #1
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800187c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800187e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001880:	fbb2 f3f3 	udiv	r3, r2, r3
 8001884:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001886:	e002      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800188a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800188c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800188e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001890:	4618      	mov	r0, r3
 8001892:	3750      	adds	r7, #80	@ 0x50
 8001894:	46bd      	mov	sp, r7
 8001896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800189a:	bf00      	nop
 800189c:	40023800 	.word	0x40023800
 80018a0:	00f42400 	.word	0x00f42400
 80018a4:	007a1200 	.word	0x007a1200

080018a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018ac:	4b03      	ldr	r3, [pc, #12]	@ (80018bc <HAL_RCC_GetHCLKFreq+0x14>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	20000000 	.word	0x20000000

080018c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018c4:	f7ff fff0 	bl	80018a8 <HAL_RCC_GetHCLKFreq>
 80018c8:	4602      	mov	r2, r0
 80018ca:	4b05      	ldr	r3, [pc, #20]	@ (80018e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	0a9b      	lsrs	r3, r3, #10
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	4903      	ldr	r1, [pc, #12]	@ (80018e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018d6:	5ccb      	ldrb	r3, [r1, r3]
 80018d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018dc:	4618      	mov	r0, r3
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40023800 	.word	0x40023800
 80018e4:	08005dfc 	.word	0x08005dfc

080018e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	220f      	movs	r2, #15
 80018f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80018f8:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <HAL_RCC_GetClockConfig+0x5c>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f003 0203 	and.w	r2, r3, #3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001904:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <HAL_RCC_GetClockConfig+0x5c>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001910:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <HAL_RCC_GetClockConfig+0x5c>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800191c:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <HAL_RCC_GetClockConfig+0x5c>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	08db      	lsrs	r3, r3, #3
 8001922:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800192a:	4b07      	ldr	r3, [pc, #28]	@ (8001948 <HAL_RCC_GetClockConfig+0x60>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0207 	and.w	r2, r3, #7
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	601a      	str	r2, [r3, #0]
}
 8001936:	bf00      	nop
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	40023800 	.word	0x40023800
 8001948:	40023c00 	.word	0x40023c00

0800194c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e041      	b.n	80019e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b00      	cmp	r3, #0
 8001968:	d106      	bne.n	8001978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 f839 	bl	80019ea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2202      	movs	r2, #2
 800197c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3304      	adds	r3, #4
 8001988:	4619      	mov	r1, r3
 800198a:	4610      	mov	r0, r2
 800198c:	f000 f9c0 	bl	8001d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2201      	movs	r2, #1
 80019cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2201      	movs	r2, #1
 80019d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d001      	beq.n	8001a18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e04e      	b.n	8001ab6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	68da      	ldr	r2, [r3, #12]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f042 0201 	orr.w	r2, r2, #1
 8001a2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a23      	ldr	r2, [pc, #140]	@ (8001ac4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d022      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a42:	d01d      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a1f      	ldr	r2, [pc, #124]	@ (8001ac8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d018      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a1e      	ldr	r2, [pc, #120]	@ (8001acc <HAL_TIM_Base_Start_IT+0xcc>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d013      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ad0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d00e      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a1b      	ldr	r2, [pc, #108]	@ (8001ad4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d009      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a19      	ldr	r2, [pc, #100]	@ (8001ad8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d004      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a18      	ldr	r2, [pc, #96]	@ (8001adc <HAL_TIM_Base_Start_IT+0xdc>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d111      	bne.n	8001aa4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2b06      	cmp	r3, #6
 8001a90:	d010      	beq.n	8001ab4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f042 0201 	orr.w	r2, r2, #1
 8001aa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001aa2:	e007      	b.n	8001ab4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f042 0201 	orr.w	r2, r2, #1
 8001ab2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3714      	adds	r7, #20
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	40010000 	.word	0x40010000
 8001ac8:	40000400 	.word	0x40000400
 8001acc:	40000800 	.word	0x40000800
 8001ad0:	40000c00 	.word	0x40000c00
 8001ad4:	40010400 	.word	0x40010400
 8001ad8:	40014000 	.word	0x40014000
 8001adc:	40001800 	.word	0x40001800

08001ae0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d020      	beq.n	8001b44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d01b      	beq.n	8001b44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f06f 0202 	mvn.w	r2, #2
 8001b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f000 f8d2 	bl	8001cd4 <HAL_TIM_IC_CaptureCallback>
 8001b30:	e005      	b.n	8001b3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 f8c4 	bl	8001cc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f000 f8d5 	bl	8001ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	f003 0304 	and.w	r3, r3, #4
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d020      	beq.n	8001b90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d01b      	beq.n	8001b90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f06f 0204 	mvn.w	r2, #4
 8001b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2202      	movs	r2, #2
 8001b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 f8ac 	bl	8001cd4 <HAL_TIM_IC_CaptureCallback>
 8001b7c:	e005      	b.n	8001b8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 f89e 	bl	8001cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f8af 	bl	8001ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d020      	beq.n	8001bdc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f003 0308 	and.w	r3, r3, #8
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d01b      	beq.n	8001bdc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f06f 0208 	mvn.w	r2, #8
 8001bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2204      	movs	r2, #4
 8001bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	69db      	ldr	r3, [r3, #28]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f886 	bl	8001cd4 <HAL_TIM_IC_CaptureCallback>
 8001bc8:	e005      	b.n	8001bd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f878 	bl	8001cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f889 	bl	8001ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	f003 0310 	and.w	r3, r3, #16
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d020      	beq.n	8001c28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	f003 0310 	and.w	r3, r3, #16
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d01b      	beq.n	8001c28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f06f 0210 	mvn.w	r2, #16
 8001bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2208      	movs	r2, #8
 8001bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d003      	beq.n	8001c16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f860 	bl	8001cd4 <HAL_TIM_IC_CaptureCallback>
 8001c14:	e005      	b.n	8001c22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f852 	bl	8001cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f863 	bl	8001ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d00c      	beq.n	8001c4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d007      	beq.n	8001c4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f06f 0201 	mvn.w	r2, #1
 8001c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f7fe fdb8 	bl	80007bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00c      	beq.n	8001c70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d007      	beq.n	8001c70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 f906 	bl	8001e7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d00c      	beq.n	8001c94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d007      	beq.n	8001c94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f834 	bl	8001cfc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	f003 0320 	and.w	r3, r3, #32
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00c      	beq.n	8001cb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f003 0320 	and.w	r3, r3, #32
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d007      	beq.n	8001cb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f06f 0220 	mvn.w	r2, #32
 8001cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f8d8 	bl	8001e68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001cb8:	bf00      	nop
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a46      	ldr	r2, [pc, #280]	@ (8001e3c <TIM_Base_SetConfig+0x12c>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d013      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d2e:	d00f      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a43      	ldr	r2, [pc, #268]	@ (8001e40 <TIM_Base_SetConfig+0x130>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d00b      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a42      	ldr	r2, [pc, #264]	@ (8001e44 <TIM_Base_SetConfig+0x134>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d007      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a41      	ldr	r2, [pc, #260]	@ (8001e48 <TIM_Base_SetConfig+0x138>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d003      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a40      	ldr	r2, [pc, #256]	@ (8001e4c <TIM_Base_SetConfig+0x13c>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d108      	bne.n	8001d62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a35      	ldr	r2, [pc, #212]	@ (8001e3c <TIM_Base_SetConfig+0x12c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d02b      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d70:	d027      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a32      	ldr	r2, [pc, #200]	@ (8001e40 <TIM_Base_SetConfig+0x130>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d023      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a31      	ldr	r2, [pc, #196]	@ (8001e44 <TIM_Base_SetConfig+0x134>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d01f      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a30      	ldr	r2, [pc, #192]	@ (8001e48 <TIM_Base_SetConfig+0x138>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d01b      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a2f      	ldr	r2, [pc, #188]	@ (8001e4c <TIM_Base_SetConfig+0x13c>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d017      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a2e      	ldr	r2, [pc, #184]	@ (8001e50 <TIM_Base_SetConfig+0x140>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d013      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4a2d      	ldr	r2, [pc, #180]	@ (8001e54 <TIM_Base_SetConfig+0x144>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d00f      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4a2c      	ldr	r2, [pc, #176]	@ (8001e58 <TIM_Base_SetConfig+0x148>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d00b      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a2b      	ldr	r2, [pc, #172]	@ (8001e5c <TIM_Base_SetConfig+0x14c>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d007      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a2a      	ldr	r2, [pc, #168]	@ (8001e60 <TIM_Base_SetConfig+0x150>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d003      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a29      	ldr	r2, [pc, #164]	@ (8001e64 <TIM_Base_SetConfig+0x154>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d108      	bne.n	8001dd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4a10      	ldr	r2, [pc, #64]	@ (8001e3c <TIM_Base_SetConfig+0x12c>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d003      	beq.n	8001e08 <TIM_Base_SetConfig+0xf8>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4a12      	ldr	r2, [pc, #72]	@ (8001e4c <TIM_Base_SetConfig+0x13c>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d103      	bne.n	8001e10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	691a      	ldr	r2, [r3, #16]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d105      	bne.n	8001e2e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	f023 0201 	bic.w	r2, r3, #1
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	611a      	str	r2, [r3, #16]
  }
}
 8001e2e:	bf00      	nop
 8001e30:	3714      	adds	r7, #20
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40010000 	.word	0x40010000
 8001e40:	40000400 	.word	0x40000400
 8001e44:	40000800 	.word	0x40000800
 8001e48:	40000c00 	.word	0x40000c00
 8001e4c:	40010400 	.word	0x40010400
 8001e50:	40014000 	.word	0x40014000
 8001e54:	40014400 	.word	0x40014400
 8001e58:	40014800 	.word	0x40014800
 8001e5c:	40001800 	.word	0x40001800
 8001e60:	40001c00 	.word	0x40001c00
 8001e64:	40002000 	.word	0x40002000

08001e68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f103 0208 	add.w	r2, r3, #8
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f103 0208 	add.w	r2, r3, #8
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f103 0208 	add.w	r2, r3, #8
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8001ec4:	f240 1019 	movw	r0, #281	@ 0x119
 8001ec8:	f003 fa90 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
}
 8001ecc:	bf00      	nop
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8001ee2:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8001ee6:	f003 fa81 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b084      	sub	sp, #16
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
 8001efa:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f08:	d103      	bne.n	8001f12 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	e00c      	b.n	8001f2c <vListInsert+0x3a>
        *   6) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	3308      	adds	r3, #8
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	e002      	b.n	8001f20 <vListInsert+0x2e>
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d2f6      	bcs.n	8001f1a <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	685a      	ldr	r2, [r3, #4]
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	68fa      	ldr	r2, [r7, #12]
 8001f40:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	1c5a      	adds	r2, r3, #1
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8001f58:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8001f5c:	f003 fa46 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
}
 8001f60:	bf00      	nop
 8001f62:	3710      	adds	r7, #16
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	6892      	ldr	r2, [r2, #8]
 8001f7e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	6852      	ldr	r2, [r2, #4]
 8001f88:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d103      	bne.n	8001f9c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	1e5a      	subs	r2, r3, #1
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f240 101d 	movw	r0, #285	@ 0x11d
 8001fb6:	f003 fa55 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
	...

08001fc8 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d10b      	bne.n	8001ff8 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8001fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fe4:	f383 8811 	msr	BASEPRI, r3
 8001fe8:	f3bf 8f6f 	isb	sy
 8001fec:	f3bf 8f4f 	dsb	sy
 8001ff0:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8001ff2:	bf00      	nop
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d05d      	beq.n	80020ba <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8002002:	2b00      	cmp	r3, #0
 8002004:	d059      	beq.n	80020ba <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800200e:	2100      	movs	r1, #0
 8002010:	fba3 2302 	umull	r2, r3, r3, r2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d000      	beq.n	800201a <xQueueGenericReset+0x52>
 8002018:	2101      	movs	r1, #1
 800201a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800201c:	2b00      	cmp	r3, #0
 800201e:	d14c      	bne.n	80020ba <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8002020:	f001 ffa0 	bl	8003f64 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800202c:	6939      	ldr	r1, [r7, #16]
 800202e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002030:	fb01 f303 	mul.w	r3, r1, r3
 8002034:	441a      	add	r2, r3
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	2200      	movs	r2, #0
 800203e:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002050:	3b01      	subs	r3, #1
 8002052:	6939      	ldr	r1, [r7, #16]
 8002054:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002056:	fb01 f303 	mul.w	r3, r1, r3
 800205a:	441a      	add	r2, r3
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	22ff      	movs	r2, #255	@ 0xff
 8002064:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	22ff      	movs	r2, #255	@ 0xff
 800206c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d114      	bne.n	80020a0 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d01a      	beq.n	80020b4 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	3310      	adds	r3, #16
 8002082:	4618      	mov	r0, r3
 8002084:	f001 f884 	bl	8003190 <xTaskRemoveFromEventList>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d012      	beq.n	80020b4 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800208e:	4b18      	ldr	r3, [pc, #96]	@ (80020f0 <xQueueGenericReset+0x128>)
 8002090:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	f3bf 8f4f 	dsb	sy
 800209a:	f3bf 8f6f 	isb	sy
 800209e:	e009      	b.n	80020b4 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	3310      	adds	r3, #16
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff fef3 	bl	8001e90 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	3324      	adds	r3, #36	@ 0x24
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff feee 	bl	8001e90 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80020b4:	f001 ff88 	bl	8003fc8 <vPortExitCritical>
 80020b8:	e001      	b.n	80020be <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d10b      	bne.n	80020dc <xQueueGenericReset+0x114>
    __asm volatile
 80020c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020c8:	f383 8811 	msr	BASEPRI, r3
 80020cc:	f3bf 8f6f 	isb	sy
 80020d0:	f3bf 8f4f 	dsb	sy
 80020d4:	60bb      	str	r3, [r7, #8]
}
 80020d6:	bf00      	nop
 80020d8:	bf00      	nop
 80020da:	e7fd      	b.n	80020d8 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	4619      	mov	r1, r3
 80020e0:	2096      	movs	r0, #150	@ 0x96
 80020e2:	f003 f9bf 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80020e6:	697b      	ldr	r3, [r7, #20]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3718      	adds	r7, #24
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	e000ed04 	.word	0xe000ed04

080020f4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08a      	sub	sp, #40	@ 0x28
 80020f8:	af02      	add	r7, sp, #8
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	4613      	mov	r3, r2
 8002100:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d02e      	beq.n	800216a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800210c:	2100      	movs	r1, #0
 800210e:	68ba      	ldr	r2, [r7, #8]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	fba3 2302 	umull	r2, r3, r3, r2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d000      	beq.n	800211c <xQueueGenericCreate+0x28>
 800211a:	2101      	movs	r1, #1
 800211c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800211e:	2b00      	cmp	r3, #0
 8002120:	d123      	bne.n	800216a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	68ba      	ldr	r2, [r7, #8]
 8002126:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800212a:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800212e:	d81c      	bhi.n	800216a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	fb02 f303 	mul.w	r3, r2, r3
 8002138:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	3350      	adds	r3, #80	@ 0x50
 800213e:	4618      	mov	r0, r3
 8002140:	f002 f83e 	bl	80041c0 <pvPortMalloc>
 8002144:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d01d      	beq.n	8002188 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	3350      	adds	r3, #80	@ 0x50
 8002154:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002156:	79fa      	ldrb	r2, [r7, #7]
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	4613      	mov	r3, r2
 800215e:	697a      	ldr	r2, [r7, #20]
 8002160:	68b9      	ldr	r1, [r7, #8]
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	f000 f81e 	bl	80021a4 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002168:	e00e      	b.n	8002188 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d10b      	bne.n	8002188 <xQueueGenericCreate+0x94>
    __asm volatile
 8002170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002174:	f383 8811 	msr	BASEPRI, r3
 8002178:	f3bf 8f6f 	isb	sy
 800217c:	f3bf 8f4f 	dsb	sy
 8002180:	613b      	str	r3, [r7, #16]
}
 8002182:	bf00      	nop
 8002184:	bf00      	nop
 8002186:	e7fd      	b.n	8002184 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	4618      	mov	r0, r3
 800218c:	f003 fb04 	bl	8005798 <SEGGER_SYSVIEW_ShrinkId>
 8002190:	4603      	mov	r3, r0
 8002192:	4619      	mov	r1, r3
 8002194:	2098      	movs	r0, #152	@ 0x98
 8002196:	f003 f965 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 800219a:	69fb      	ldr	r3, [r7, #28]
    }
 800219c:	4618      	mov	r0, r3
 800219e:	3720      	adds	r7, #32
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
 80021b0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d103      	bne.n	80021c0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	e002      	b.n	80021c6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	68ba      	ldr	r2, [r7, #8]
 80021d0:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80021d2:	2101      	movs	r1, #1
 80021d4:	69b8      	ldr	r0, [r7, #24]
 80021d6:	f7ff fef7 	bl	8001fc8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	78fa      	ldrb	r2, [r7, #3]
 80021de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80021e2:	bf00      	nop
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
	...

080021ec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08c      	sub	sp, #48	@ 0x30
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002202:	2b00      	cmp	r3, #0
 8002204:	d10b      	bne.n	800221e <xQueueReceive+0x32>
    __asm volatile
 8002206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800220a:	f383 8811 	msr	BASEPRI, r3
 800220e:	f3bf 8f6f 	isb	sy
 8002212:	f3bf 8f4f 	dsb	sy
 8002216:	623b      	str	r3, [r7, #32]
}
 8002218:	bf00      	nop
 800221a:	bf00      	nop
 800221c:	e7fd      	b.n	800221a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d103      	bne.n	800222c <xQueueReceive+0x40>
 8002224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <xQueueReceive+0x44>
 800222c:	2301      	movs	r3, #1
 800222e:	e000      	b.n	8002232 <xQueueReceive+0x46>
 8002230:	2300      	movs	r3, #0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d10b      	bne.n	800224e <xQueueReceive+0x62>
    __asm volatile
 8002236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800223a:	f383 8811 	msr	BASEPRI, r3
 800223e:	f3bf 8f6f 	isb	sy
 8002242:	f3bf 8f4f 	dsb	sy
 8002246:	61fb      	str	r3, [r7, #28]
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop
 800224c:	e7fd      	b.n	800224a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800224e:	f001 f9c1 	bl	80035d4 <xTaskGetSchedulerState>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d102      	bne.n	800225e <xQueueReceive+0x72>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <xQueueReceive+0x76>
 800225e:	2301      	movs	r3, #1
 8002260:	e000      	b.n	8002264 <xQueueReceive+0x78>
 8002262:	2300      	movs	r3, #0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10b      	bne.n	8002280 <xQueueReceive+0x94>
    __asm volatile
 8002268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800226c:	f383 8811 	msr	BASEPRI, r3
 8002270:	f3bf 8f6f 	isb	sy
 8002274:	f3bf 8f4f 	dsb	sy
 8002278:	61bb      	str	r3, [r7, #24]
}
 800227a:	bf00      	nop
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002280:	f001 fe70 	bl	8003f64 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002288:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800228a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228c:	2b00      	cmp	r3, #0
 800228e:	d023      	beq.n	80022d8 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002290:	68b9      	ldr	r1, [r7, #8]
 8002292:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002294:	f000 f898 	bl	80023c8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8002298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229a:	1e5a      	subs	r2, r3, #1
 800229c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800229e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80022a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d00f      	beq.n	80022c8 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022aa:	3310      	adds	r3, #16
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 ff6f 	bl	8003190 <xTaskRemoveFromEventList>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d007      	beq.n	80022c8 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80022b8:	4b42      	ldr	r3, [pc, #264]	@ (80023c4 <xQueueReceive+0x1d8>)
 80022ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022be:	601a      	str	r2, [r3, #0]
 80022c0:	f3bf 8f4f 	dsb	sy
 80022c4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80022c8:	f001 fe7e 	bl	8003fc8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 80022cc:	2101      	movs	r1, #1
 80022ce:	20a4      	movs	r0, #164	@ 0xa4
 80022d0:	f003 f8c8 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e071      	b.n	80023bc <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d107      	bne.n	80022ee <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80022de:	f001 fe73 	bl	8003fc8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80022e2:	2100      	movs	r1, #0
 80022e4:	20a4      	movs	r0, #164	@ 0xa4
 80022e6:	f003 f8bd 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80022ea:	2300      	movs	r3, #0
 80022ec:	e066      	b.n	80023bc <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80022ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d106      	bne.n	8002302 <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80022f4:	f107 0310 	add.w	r3, r7, #16
 80022f8:	4618      	mov	r0, r3
 80022fa:	f001 f829 	bl	8003350 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80022fe:	2301      	movs	r3, #1
 8002300:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002302:	f001 fe61 	bl	8003fc8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002306:	f000 fbfb 	bl	8002b00 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800230a:	f001 fe2b 	bl	8003f64 <vPortEnterCritical>
 800230e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002310:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002314:	b25b      	sxtb	r3, r3
 8002316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800231a:	d103      	bne.n	8002324 <xQueueReceive+0x138>
 800231c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800231e:	2200      	movs	r2, #0
 8002320:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002326:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800232a:	b25b      	sxtb	r3, r3
 800232c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002330:	d103      	bne.n	800233a <xQueueReceive+0x14e>
 8002332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800233a:	f001 fe45 	bl	8003fc8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800233e:	1d3a      	adds	r2, r7, #4
 8002340:	f107 0310 	add.w	r3, r7, #16
 8002344:	4611      	mov	r1, r2
 8002346:	4618      	mov	r0, r3
 8002348:	f001 f81a 	bl	8003380 <xTaskCheckForTimeOut>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d123      	bne.n	800239a <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002352:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002354:	f000 f8b0 	bl	80024b8 <prvIsQueueEmpty>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d017      	beq.n	800238e <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800235e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002360:	3324      	adds	r3, #36	@ 0x24
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	4611      	mov	r1, r2
 8002366:	4618      	mov	r0, r3
 8002368:	f000 fea0 	bl	80030ac <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800236c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800236e:	f000 f851 	bl	8002414 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002372:	f000 fbd3 	bl	8002b1c <xTaskResumeAll>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d181      	bne.n	8002280 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 800237c:	4b11      	ldr	r3, [pc, #68]	@ (80023c4 <xQueueReceive+0x1d8>)
 800237e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	f3bf 8f4f 	dsb	sy
 8002388:	f3bf 8f6f 	isb	sy
 800238c:	e778      	b.n	8002280 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800238e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002390:	f000 f840 	bl	8002414 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002394:	f000 fbc2 	bl	8002b1c <xTaskResumeAll>
 8002398:	e772      	b.n	8002280 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800239a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800239c:	f000 f83a 	bl	8002414 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80023a0:	f000 fbbc 	bl	8002b1c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80023a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023a6:	f000 f887 	bl	80024b8 <prvIsQueueEmpty>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f43f af67 	beq.w	8002280 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80023b2:	2100      	movs	r1, #0
 80023b4:	20a4      	movs	r0, #164	@ 0xa4
 80023b6:	f003 f855 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80023ba:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3730      	adds	r7, #48	@ 0x30
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	e000ed04 	.word	0xe000ed04

080023c8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d018      	beq.n	800240c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68da      	ldr	r2, [r3, #12]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	441a      	add	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d303      	bcc.n	80023fc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68d9      	ldr	r1, [r3, #12]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002404:	461a      	mov	r2, r3
 8002406:	6838      	ldr	r0, [r7, #0]
 8002408:	f003 fc6a 	bl	8005ce0 <memcpy>
    }
}
 800240c:	bf00      	nop
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800241c:	f001 fda2 	bl	8003f64 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002426:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002428:	e011      	b.n	800244e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242e:	2b00      	cmp	r3, #0
 8002430:	d012      	beq.n	8002458 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3324      	adds	r3, #36	@ 0x24
 8002436:	4618      	mov	r0, r3
 8002438:	f000 feaa 	bl	8003190 <xTaskRemoveFromEventList>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8002442:	f001 f809 	bl	8003458 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002446:	7bfb      	ldrb	r3, [r7, #15]
 8002448:	3b01      	subs	r3, #1
 800244a:	b2db      	uxtb	r3, r3
 800244c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800244e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002452:	2b00      	cmp	r3, #0
 8002454:	dce9      	bgt.n	800242a <prvUnlockQueue+0x16>
 8002456:	e000      	b.n	800245a <prvUnlockQueue+0x46>
                    break;
 8002458:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	22ff      	movs	r2, #255	@ 0xff
 800245e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002462:	f001 fdb1 	bl	8003fc8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002466:	f001 fd7d 	bl	8003f64 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002470:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002472:	e011      	b.n	8002498 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d012      	beq.n	80024a2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3310      	adds	r3, #16
 8002480:	4618      	mov	r0, r3
 8002482:	f000 fe85 	bl	8003190 <xTaskRemoveFromEventList>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800248c:	f000 ffe4 	bl	8003458 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002490:	7bbb      	ldrb	r3, [r7, #14]
 8002492:	3b01      	subs	r3, #1
 8002494:	b2db      	uxtb	r3, r3
 8002496:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002498:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800249c:	2b00      	cmp	r3, #0
 800249e:	dce9      	bgt.n	8002474 <prvUnlockQueue+0x60>
 80024a0:	e000      	b.n	80024a4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80024a2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	22ff      	movs	r2, #255	@ 0xff
 80024a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80024ac:	f001 fd8c 	bl	8003fc8 <vPortExitCritical>
}
 80024b0:	bf00      	nop
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80024c0:	f001 fd50 	bl	8003f64 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d102      	bne.n	80024d2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80024cc:	2301      	movs	r3, #1
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	e001      	b.n	80024d6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80024d6:	f001 fd77 	bl	8003fc8 <vPortExitCritical>

    return xReturn;
 80024da:	68fb      	ldr	r3, [r7, #12]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10b      	bne.n	8002510 <vQueueAddToRegistry+0x2c>
    __asm volatile
 80024f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024fc:	f383 8811 	msr	BASEPRI, r3
 8002500:	f3bf 8f6f 	isb	sy
 8002504:	f3bf 8f4f 	dsb	sy
 8002508:	60fb      	str	r3, [r7, #12]
}
 800250a:	bf00      	nop
 800250c:	bf00      	nop
 800250e:	e7fd      	b.n	800250c <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d024      	beq.n	8002560 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	e01e      	b.n	800255a <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800251c:	4a18      	ldr	r2, [pc, #96]	@ (8002580 <vQueueAddToRegistry+0x9c>)
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	00db      	lsls	r3, r3, #3
 8002522:	4413      	add	r3, r2
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	429a      	cmp	r2, r3
 800252a:	d105      	bne.n	8002538 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	00db      	lsls	r3, r3, #3
 8002530:	4a13      	ldr	r2, [pc, #76]	@ (8002580 <vQueueAddToRegistry+0x9c>)
 8002532:	4413      	add	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
                    break;
 8002536:	e013      	b.n	8002560 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10a      	bne.n	8002554 <vQueueAddToRegistry+0x70>
 800253e:	4a10      	ldr	r2, [pc, #64]	@ (8002580 <vQueueAddToRegistry+0x9c>)
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d104      	bne.n	8002554 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	00db      	lsls	r3, r3, #3
 800254e:	4a0c      	ldr	r2, [pc, #48]	@ (8002580 <vQueueAddToRegistry+0x9c>)
 8002550:	4413      	add	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	3301      	adds	r3, #1
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	2b07      	cmp	r3, #7
 800255e:	d9dd      	bls.n	800251c <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d005      	beq.n	8002572 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	683a      	ldr	r2, [r7, #0]
 800256a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8002572:	20b6      	movs	r0, #182	@ 0xb6
 8002574:	f002 ff3a 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
    }
 8002578:	bf00      	nop
 800257a:	3718      	adds	r7, #24
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	2000007c 	.word	0x2000007c

08002584 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002594:	f001 fce6 	bl	8003f64 <vPortEnterCritical>
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800259e:	b25b      	sxtb	r3, r3
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d103      	bne.n	80025ae <vQueueWaitForMessageRestricted+0x2a>
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80025b4:	b25b      	sxtb	r3, r3
 80025b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ba:	d103      	bne.n	80025c4 <vQueueWaitForMessageRestricted+0x40>
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80025c4:	f001 fd00 	bl	8003fc8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d106      	bne.n	80025de <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	3324      	adds	r3, #36	@ 0x24
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	68b9      	ldr	r1, [r7, #8]
 80025d8:	4618      	mov	r0, r3
 80025da:	f000 fd8f 	bl	80030fc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80025de:	6978      	ldr	r0, [r7, #20]
 80025e0:	f7ff ff18 	bl	8002414 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 80025e4:	20b9      	movs	r0, #185	@ 0xb9
 80025e6:	f002 ff01 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
    }
 80025ea:	bf00      	nop
 80025ec:	3718      	adds	r7, #24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b08a      	sub	sp, #40	@ 0x28
 80025f6:	af04      	add	r7, sp, #16
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
 80025fe:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4618      	mov	r0, r3
 8002606:	f001 fddb 	bl	80041c0 <pvPortMalloc>
 800260a:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d013      	beq.n	800263a <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8002612:	2058      	movs	r0, #88	@ 0x58
 8002614:	f001 fdd4 	bl	80041c0 <pvPortMalloc>
 8002618:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d008      	beq.n	8002632 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002620:	2258      	movs	r2, #88	@ 0x58
 8002622:	2100      	movs	r1, #0
 8002624:	6978      	ldr	r0, [r7, #20]
 8002626:	f003 fb2e 	bl	8005c86 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002630:	e005      	b.n	800263e <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002632:	6938      	ldr	r0, [r7, #16]
 8002634:	f001 fe18 	bl	8004268 <vPortFree>
 8002638:	e001      	b.n	800263e <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800263a:	2300      	movs	r3, #0
 800263c:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00d      	beq.n	8002660 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002644:	2300      	movs	r3, #0
 8002646:	9303      	str	r3, [sp, #12]
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	9302      	str	r3, [sp, #8]
 800264c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264e:	9301      	str	r3, [sp, #4]
 8002650:	6a3b      	ldr	r3, [r7, #32]
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	68b9      	ldr	r1, [r7, #8]
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f000 f82d 	bl	80026ba <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8002660:	697b      	ldr	r3, [r7, #20]
    }
 8002662:	4618      	mov	r0, r3
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800266a:	b580      	push	{r7, lr}
 800266c:	b088      	sub	sp, #32
 800266e:	af02      	add	r7, sp, #8
 8002670:	60f8      	str	r0, [r7, #12]
 8002672:	60b9      	str	r1, [r7, #8]
 8002674:	607a      	str	r2, [r7, #4]
 8002676:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	9301      	str	r3, [sp, #4]
 800267c:	6a3b      	ldr	r3, [r7, #32]
 800267e:	9300      	str	r3, [sp, #0]
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	68b9      	ldr	r1, [r7, #8]
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f7ff ffb3 	bl	80025f2 <prvCreateTask>
 800268c:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d005      	beq.n	80026a0 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8002694:	6938      	ldr	r0, [r7, #16]
 8002696:	f000 f8a1 	bl	80027dc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800269a:	2301      	movs	r3, #1
 800269c:	617b      	str	r3, [r7, #20]
 800269e:	e002      	b.n	80026a6 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
 80026a4:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	4619      	mov	r1, r3
 80026aa:	20c2      	movs	r0, #194	@ 0xc2
 80026ac:	f002 feda 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80026b0:	697b      	ldr	r3, [r7, #20]
    }
 80026b2:	4618      	mov	r0, r3
 80026b4:	3718      	adds	r7, #24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b088      	sub	sp, #32
 80026be:	af00      	add	r7, sp, #0
 80026c0:	60f8      	str	r0, [r7, #12]
 80026c2:	60b9      	str	r1, [r7, #8]
 80026c4:	607a      	str	r2, [r7, #4]
 80026c6:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80026c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ca:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	461a      	mov	r2, r3
 80026d2:	21a5      	movs	r1, #165	@ 0xa5
 80026d4:	f003 fad7 	bl	8005c86 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80026d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80026e2:	3b01      	subs	r3, #1
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	f023 0307 	bic.w	r3, r3, #7
 80026f0:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00b      	beq.n	8002714 <prvInitialiseNewTask+0x5a>
    __asm volatile
 80026fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002700:	f383 8811 	msr	BASEPRI, r3
 8002704:	f3bf 8f6f 	isb	sy
 8002708:	f3bf 8f4f 	dsb	sy
 800270c:	617b      	str	r3, [r7, #20]
}
 800270e:	bf00      	nop
 8002710:	bf00      	nop
 8002712:	e7fd      	b.n	8002710 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d01e      	beq.n	8002758 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800271a:	2300      	movs	r3, #0
 800271c:	61fb      	str	r3, [r7, #28]
 800271e:	e012      	b.n	8002746 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002720:	68ba      	ldr	r2, [r7, #8]
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	4413      	add	r3, r2
 8002726:	7819      	ldrb	r1, [r3, #0]
 8002728:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	4413      	add	r3, r2
 800272e:	3334      	adds	r3, #52	@ 0x34
 8002730:	460a      	mov	r2, r1
 8002732:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002734:	68ba      	ldr	r2, [r7, #8]
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	4413      	add	r3, r2
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d006      	beq.n	800274e <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	3301      	adds	r3, #1
 8002744:	61fb      	str	r3, [r7, #28]
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	2b09      	cmp	r3, #9
 800274a:	d9e9      	bls.n	8002720 <prvInitialiseNewTask+0x66>
 800274c:	e000      	b.n	8002750 <prvInitialiseNewTask+0x96>
            {
                break;
 800274e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8002750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800275a:	2b04      	cmp	r3, #4
 800275c:	d90b      	bls.n	8002776 <prvInitialiseNewTask+0xbc>
    __asm volatile
 800275e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002762:	f383 8811 	msr	BASEPRI, r3
 8002766:	f3bf 8f6f 	isb	sy
 800276a:	f3bf 8f4f 	dsb	sy
 800276e:	613b      	str	r3, [r7, #16]
}
 8002770:	bf00      	nop
 8002772:	bf00      	nop
 8002774:	e7fd      	b.n	8002772 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002778:	2b04      	cmp	r3, #4
 800277a:	d901      	bls.n	8002780 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800277c:	2304      	movs	r3, #4
 800277e:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002782:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002784:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002788:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800278a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800278c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800278e:	3304      	adds	r3, #4
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fb9f 	bl	8001ed4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002798:	3318      	adds	r3, #24
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff fb9a 	bl	8001ed4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80027a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027a4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 80027a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a8:	f1c3 0205 	rsb	r2, r3, #5
 80027ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ae:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80027b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027b4:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	68f9      	ldr	r1, [r7, #12]
 80027ba:	69b8      	ldr	r0, [r7, #24]
 80027bc:	f001 fa52 	bl	8003c64 <pxPortInitialiseStack>
 80027c0:	4602      	mov	r2, r0
 80027c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c4:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80027c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d002      	beq.n	80027d2 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80027cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027d0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80027d2:	bf00      	nop
 80027d4:	3720      	adds	r7, #32
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80027dc:	b5b0      	push	{r4, r5, r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af02      	add	r7, sp, #8
 80027e2:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80027e4:	f001 fbbe 	bl	8003f64 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80027e8:	4b50      	ldr	r3, [pc, #320]	@ (800292c <prvAddNewTaskToReadyList+0x150>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3301      	adds	r3, #1
 80027ee:	4a4f      	ldr	r2, [pc, #316]	@ (800292c <prvAddNewTaskToReadyList+0x150>)
 80027f0:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80027f2:	4b4f      	ldr	r3, [pc, #316]	@ (8002930 <prvAddNewTaskToReadyList+0x154>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d109      	bne.n	800280e <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80027fa:	4a4d      	ldr	r2, [pc, #308]	@ (8002930 <prvAddNewTaskToReadyList+0x154>)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002800:	4b4a      	ldr	r3, [pc, #296]	@ (800292c <prvAddNewTaskToReadyList+0x150>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d110      	bne.n	800282a <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8002808:	f000 fe4a 	bl	80034a0 <prvInitialiseTaskLists>
 800280c:	e00d      	b.n	800282a <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800280e:	4b49      	ldr	r3, [pc, #292]	@ (8002934 <prvAddNewTaskToReadyList+0x158>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d109      	bne.n	800282a <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002816:	4b46      	ldr	r3, [pc, #280]	@ (8002930 <prvAddNewTaskToReadyList+0x154>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002820:	429a      	cmp	r2, r3
 8002822:	d802      	bhi.n	800282a <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8002824:	4a42      	ldr	r2, [pc, #264]	@ (8002930 <prvAddNewTaskToReadyList+0x154>)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800282a:	4b43      	ldr	r3, [pc, #268]	@ (8002938 <prvAddNewTaskToReadyList+0x15c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3301      	adds	r3, #1
 8002830:	4a41      	ldr	r2, [pc, #260]	@ (8002938 <prvAddNewTaskToReadyList+0x15c>)
 8002832:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002834:	4b40      	ldr	r3, [pc, #256]	@ (8002938 <prvAddNewTaskToReadyList+0x15c>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d016      	beq.n	8002870 <prvAddNewTaskToReadyList+0x94>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4618      	mov	r0, r3
 8002846:	f002 fe81 	bl	800554c <SEGGER_SYSVIEW_OnTaskCreate>
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	461d      	mov	r5, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	461c      	mov	r4, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002866:	1ae3      	subs	r3, r4, r3
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	462b      	mov	r3, r5
 800286c:	f003 f972 	bl	8005b54 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4618      	mov	r0, r3
 8002874:	f002 feee 	bl	8005654 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287c:	2201      	movs	r2, #1
 800287e:	409a      	lsls	r2, r3
 8002880:	4b2e      	ldr	r3, [pc, #184]	@ (800293c <prvAddNewTaskToReadyList+0x160>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4313      	orrs	r3, r2
 8002886:	4a2d      	ldr	r2, [pc, #180]	@ (800293c <prvAddNewTaskToReadyList+0x160>)
 8002888:	6013      	str	r3, [r2, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800288e:	492c      	ldr	r1, [pc, #176]	@ (8002940 <prvAddNewTaskToReadyList+0x164>)
 8002890:	4613      	mov	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4413      	add	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	3304      	adds	r3, #4
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	609a      	str	r2, [r3, #8]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	60da      	str	r2, [r3, #12]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	3204      	adds	r2, #4
 80028b6:	605a      	str	r2, [r3, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	1d1a      	adds	r2, r3, #4
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002940 <prvAddNewTaskToReadyList+0x164>)
 80028ce:	441a      	add	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	615a      	str	r2, [r3, #20]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028d8:	4919      	ldr	r1, [pc, #100]	@ (8002940 <prvAddNewTaskToReadyList+0x164>)
 80028da:	4613      	mov	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	4413      	add	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	440b      	add	r3, r1
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80028ea:	1c59      	adds	r1, r3, #1
 80028ec:	4814      	ldr	r0, [pc, #80]	@ (8002940 <prvAddNewTaskToReadyList+0x164>)
 80028ee:	4613      	mov	r3, r2
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	4413      	add	r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	4403      	add	r3, r0
 80028f8:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80028fa:	f001 fb65 	bl	8003fc8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80028fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002934 <prvAddNewTaskToReadyList+0x158>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00e      	beq.n	8002924 <prvAddNewTaskToReadyList+0x148>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8002906:	4b0a      	ldr	r3, [pc, #40]	@ (8002930 <prvAddNewTaskToReadyList+0x154>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002910:	429a      	cmp	r2, r3
 8002912:	d207      	bcs.n	8002924 <prvAddNewTaskToReadyList+0x148>
 8002914:	4b0b      	ldr	r3, [pc, #44]	@ (8002944 <prvAddNewTaskToReadyList+0x168>)
 8002916:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	f3bf 8f4f 	dsb	sy
 8002920:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002924:	bf00      	nop
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bdb0      	pop	{r4, r5, r7, pc}
 800292c:	20000194 	.word	0x20000194
 8002930:	200000bc 	.word	0x200000bc
 8002934:	200001a0 	.word	0x200001a0
 8002938:	200001b0 	.word	0x200001b0
 800293c:	2000019c 	.word	0x2000019c
 8002940:	200000c0 	.word	0x200000c0
 8002944:	e000ed04 	.word	0xe000ed04

08002948 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002950:	2300      	movs	r3, #0
 8002952:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d018      	beq.n	800298c <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 800295a:	f000 f8d1 	bl	8002b00 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800295e:	4b14      	ldr	r3, [pc, #80]	@ (80029b0 <vTaskDelay+0x68>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d00b      	beq.n	800297e <vTaskDelay+0x36>
    __asm volatile
 8002966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800296a:	f383 8811 	msr	BASEPRI, r3
 800296e:	f3bf 8f6f 	isb	sy
 8002972:	f3bf 8f4f 	dsb	sy
 8002976:	60bb      	str	r3, [r7, #8]
}
 8002978:	bf00      	nop
 800297a:	bf00      	nop
 800297c:	e7fd      	b.n	800297a <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800297e:	2100      	movs	r1, #0
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f000 fe49 	bl	8003618 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002986:	f000 f8c9 	bl	8002b1c <xTaskResumeAll>
 800298a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d107      	bne.n	80029a2 <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 8002992:	4b08      	ldr	r3, [pc, #32]	@ (80029b4 <vTaskDelay+0x6c>)
 8002994:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	f3bf 8f4f 	dsb	sy
 800299e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
 80029a2:	20c5      	movs	r0, #197	@ 0xc5
 80029a4:	f002 fd22 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
    }
 80029a8:	bf00      	nop
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	200001bc 	.word	0x200001bc
 80029b4:	e000ed04 	.word	0xe000ed04

080029b8 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08a      	sub	sp, #40	@ 0x28
 80029bc:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80029be:	2301      	movs	r3, #1
 80029c0:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
 80029ca:	e011      	b.n	80029f0 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80029cc:	4a1c      	ldr	r2, [pc, #112]	@ (8002a40 <prvCreateIdleTasks+0x88>)
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	4413      	add	r3, r2
 80029d2:	7819      	ldrb	r1, [r3, #0]
 80029d4:	1d3a      	adds	r2, r7, #4
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	4413      	add	r3, r2
 80029da:	460a      	mov	r2, r1
 80029dc:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80029de:	1d3a      	adds	r2, r7, #4
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	4413      	add	r3, r2
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d006      	beq.n	80029f8 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	3301      	adds	r3, #1
 80029ee:	617b      	str	r3, [r7, #20]
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	2b09      	cmp	r3, #9
 80029f4:	ddea      	ble.n	80029cc <prvCreateIdleTasks+0x14>
 80029f6:	e000      	b.n	80029fa <prvCreateIdleTasks+0x42>
        {
            break;
 80029f8:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80029fa:	2300      	movs	r3, #0
 80029fc:	61bb      	str	r3, [r7, #24]
 80029fe:	e015      	b.n	8002a2c <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8002a00:	4b10      	ldr	r3, [pc, #64]	@ (8002a44 <prvCreateIdleTasks+0x8c>)
 8002a02:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4a0f      	ldr	r2, [pc, #60]	@ (8002a48 <prvCreateIdleTasks+0x90>)
 8002a0a:	4413      	add	r3, r2
 8002a0c:	1d39      	adds	r1, r7, #4
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	2300      	movs	r3, #0
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	2300      	movs	r3, #0
 8002a16:	2282      	movs	r2, #130	@ 0x82
 8002a18:	6938      	ldr	r0, [r7, #16]
 8002a1a:	f7ff fe26 	bl	800266a <xTaskCreate>
 8002a1e:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d006      	beq.n	8002a34 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	61bb      	str	r3, [r7, #24]
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	dde6      	ble.n	8002a00 <prvCreateIdleTasks+0x48>
 8002a32:	e000      	b.n	8002a36 <prvCreateIdleTasks+0x7e>
        {
            break;
 8002a34:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8002a36:	69fb      	ldr	r3, [r7, #28]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3720      	adds	r7, #32
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	08005d20 	.word	0x08005d20
 8002a44:	08003471 	.word	0x08003471
 8002a48:	200001b8 	.word	0x200001b8

08002a4c <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8002a52:	f7ff ffb1 	bl	80029b8 <prvCreateIdleTasks>
 8002a56:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d102      	bne.n	8002a64 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8002a5e:	f000 fe69 	bl	8003734 <xTimerCreateTimerTask>
 8002a62:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d124      	bne.n	8002ab4 <vTaskStartScheduler+0x68>
    __asm volatile
 8002a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a6e:	f383 8811 	msr	BASEPRI, r3
 8002a72:	f3bf 8f6f 	isb	sy
 8002a76:	f3bf 8f4f 	dsb	sy
 8002a7a:	60bb      	str	r3, [r7, #8]
}
 8002a7c:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae8 <vTaskStartScheduler+0x9c>)
 8002a80:	f04f 32ff 	mov.w	r2, #4294967295
 8002a84:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002a86:	4b19      	ldr	r3, [pc, #100]	@ (8002aec <vTaskStartScheduler+0xa0>)
 8002a88:	2201      	movs	r2, #1
 8002a8a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002a8c:	4b18      	ldr	r3, [pc, #96]	@ (8002af0 <vTaskStartScheduler+0xa4>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002a92:	4b18      	ldr	r3, [pc, #96]	@ (8002af4 <vTaskStartScheduler+0xa8>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	4b18      	ldr	r3, [pc, #96]	@ (8002af8 <vTaskStartScheduler+0xac>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d102      	bne.n	8002aa4 <vTaskStartScheduler+0x58>
 8002a9e:	f002 fd39 	bl	8005514 <SEGGER_SYSVIEW_OnIdle>
 8002aa2:	e004      	b.n	8002aae <vTaskStartScheduler+0x62>
 8002aa4:	4b14      	ldr	r3, [pc, #80]	@ (8002af8 <vTaskStartScheduler+0xac>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f002 fd91 	bl	80055d0 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8002aae:	f001 f969 	bl	8003d84 <xPortStartScheduler>
 8002ab2:	e00f      	b.n	8002ad4 <vTaskStartScheduler+0x88>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aba:	d10b      	bne.n	8002ad4 <vTaskStartScheduler+0x88>
    __asm volatile
 8002abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ac0:	f383 8811 	msr	BASEPRI, r3
 8002ac4:	f3bf 8f6f 	isb	sy
 8002ac8:	f3bf 8f4f 	dsb	sy
 8002acc:	607b      	str	r3, [r7, #4]
}
 8002ace:	bf00      	nop
 8002ad0:	bf00      	nop
 8002ad2:	e7fd      	b.n	8002ad0 <vTaskStartScheduler+0x84>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002ad4:	4b09      	ldr	r3, [pc, #36]	@ (8002afc <vTaskStartScheduler+0xb0>)
 8002ad6:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 8002ad8:	20cd      	movs	r0, #205	@ 0xcd
 8002ada:	f002 fc87 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
}
 8002ade:	bf00      	nop
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	200001b4 	.word	0x200001b4
 8002aec:	200001a0 	.word	0x200001a0
 8002af0:	20000198 	.word	0x20000198
 8002af4:	200001b8 	.word	0x200001b8
 8002af8:	200000bc 	.word	0x200000bc
 8002afc:	2000000c 	.word	0x2000000c

08002b00 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8002b04:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <vTaskSuspendAll+0x18>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	4a03      	ldr	r2, [pc, #12]	@ (8002b18 <vTaskSuspendAll+0x18>)
 8002b0c:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8002b0e:	20cf      	movs	r0, #207	@ 0xcf
 8002b10:	f002 fc6c 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
}
 8002b14:	bf00      	nop
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	200001bc 	.word	0x200001bc

08002b1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002b26:	2300      	movs	r3, #0
 8002b28:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8002b2a:	f001 fa1b 	bl	8003f64 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8002b2e:	2300      	movs	r3, #0
 8002b30:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8002b32:	4b7a      	ldr	r3, [pc, #488]	@ (8002d1c <xTaskResumeAll+0x200>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d10b      	bne.n	8002b52 <xTaskResumeAll+0x36>
    __asm volatile
 8002b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b3e:	f383 8811 	msr	BASEPRI, r3
 8002b42:	f3bf 8f6f 	isb	sy
 8002b46:	f3bf 8f4f 	dsb	sy
 8002b4a:	603b      	str	r3, [r7, #0]
}
 8002b4c:	bf00      	nop
 8002b4e:	bf00      	nop
 8002b50:	e7fd      	b.n	8002b4e <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8002b52:	4b72      	ldr	r3, [pc, #456]	@ (8002d1c <xTaskResumeAll+0x200>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	3b01      	subs	r3, #1
 8002b58:	4a70      	ldr	r2, [pc, #448]	@ (8002d1c <xTaskResumeAll+0x200>)
 8002b5a:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002b5c:	4b6f      	ldr	r3, [pc, #444]	@ (8002d1c <xTaskResumeAll+0x200>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f040 80ce 	bne.w	8002d02 <xTaskResumeAll+0x1e6>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002b66:	4b6e      	ldr	r3, [pc, #440]	@ (8002d20 <xTaskResumeAll+0x204>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f000 80c9 	beq.w	8002d02 <xTaskResumeAll+0x1e6>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002b70:	e092      	b.n	8002c98 <xTaskResumeAll+0x17c>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002b72:	4b6c      	ldr	r3, [pc, #432]	@ (8002d24 <xTaskResumeAll+0x208>)
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	69db      	ldr	r3, [r3, #28]
 8002b84:	69fa      	ldr	r2, [r7, #28]
 8002b86:	6a12      	ldr	r2, [r2, #32]
 8002b88:	609a      	str	r2, [r3, #8]
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	69fa      	ldr	r2, [r7, #28]
 8002b90:	69d2      	ldr	r2, [r2, #28]
 8002b92:	605a      	str	r2, [r3, #4]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	3318      	adds	r3, #24
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d103      	bne.n	8002ba8 <xTaskResumeAll+0x8c>
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	6a1a      	ldr	r2, [r3, #32]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	605a      	str	r2, [r3, #4]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	2200      	movs	r2, #0
 8002bac:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	1e5a      	subs	r2, r3, #1
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	69fa      	ldr	r2, [r7, #28]
 8002bc4:	68d2      	ldr	r2, [r2, #12]
 8002bc6:	609a      	str	r2, [r3, #8]
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	69fa      	ldr	r2, [r7, #28]
 8002bce:	6892      	ldr	r2, [r2, #8]
 8002bd0:	605a      	str	r2, [r3, #4]
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	3304      	adds	r3, #4
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d103      	bne.n	8002be6 <xTaskResumeAll+0xca>
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	68da      	ldr	r2, [r3, #12]
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	605a      	str	r2, [r3, #4]
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	2200      	movs	r2, #0
 8002bea:	615a      	str	r2, [r3, #20]
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	1e5a      	subs	r2, r3, #1
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f002 fd2b 	bl	8005654 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c02:	2201      	movs	r2, #1
 8002c04:	409a      	lsls	r2, r3
 8002c06:	4b48      	ldr	r3, [pc, #288]	@ (8002d28 <xTaskResumeAll+0x20c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	4a46      	ldr	r2, [pc, #280]	@ (8002d28 <xTaskResumeAll+0x20c>)
 8002c0e:	6013      	str	r3, [r2, #0]
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c14:	4945      	ldr	r1, [pc, #276]	@ (8002d2c <xTaskResumeAll+0x210>)
 8002c16:	4613      	mov	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	4413      	add	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	440b      	add	r3, r1
 8002c20:	3304      	adds	r3, #4
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	607b      	str	r3, [r7, #4]
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	609a      	str	r2, [r3, #8]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	60da      	str	r2, [r3, #12]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	69fa      	ldr	r2, [r7, #28]
 8002c3a:	3204      	adds	r2, #4
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	1d1a      	adds	r2, r3, #4
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	609a      	str	r2, [r3, #8]
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	4413      	add	r3, r2
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	4a36      	ldr	r2, [pc, #216]	@ (8002d2c <xTaskResumeAll+0x210>)
 8002c54:	441a      	add	r2, r3
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	615a      	str	r2, [r3, #20]
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c5e:	4933      	ldr	r1, [pc, #204]	@ (8002d2c <xTaskResumeAll+0x210>)
 8002c60:	4613      	mov	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	440b      	add	r3, r1
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	69fa      	ldr	r2, [r7, #28]
 8002c6e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002c70:	1c59      	adds	r1, r3, #1
 8002c72:	482e      	ldr	r0, [pc, #184]	@ (8002d2c <xTaskResumeAll+0x210>)
 8002c74:	4613      	mov	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4413      	add	r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	4403      	add	r3, r0
 8002c7e:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c84:	4b2a      	ldr	r3, [pc, #168]	@ (8002d30 <xTaskResumeAll+0x214>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d904      	bls.n	8002c98 <xTaskResumeAll+0x17c>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8002c8e:	4a29      	ldr	r2, [pc, #164]	@ (8002d34 <xTaskResumeAll+0x218>)
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	2101      	movs	r1, #1
 8002c94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002c98:	4b22      	ldr	r3, [pc, #136]	@ (8002d24 <xTaskResumeAll+0x208>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f47f af68 	bne.w	8002b72 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <xTaskResumeAll+0x190>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8002ca8:	f000 fc78 	bl	800359c <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002cac:	4b22      	ldr	r3, [pc, #136]	@ (8002d38 <xTaskResumeAll+0x21c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d012      	beq.n	8002cde <xTaskResumeAll+0x1c2>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8002cb8:	f000 f86a 	bl	8002d90 <xTaskIncrementTick>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d004      	beq.n	8002ccc <xTaskResumeAll+0x1b0>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8002cc2:	4a1c      	ldr	r2, [pc, #112]	@ (8002d34 <xTaskResumeAll+0x218>)
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1ef      	bne.n	8002cb8 <xTaskResumeAll+0x19c>

                            xPendedTicks = 0;
 8002cd8:	4b17      	ldr	r3, [pc, #92]	@ (8002d38 <xTaskResumeAll+0x21c>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8002cde:	4a15      	ldr	r2, [pc, #84]	@ (8002d34 <xTaskResumeAll+0x218>)
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00b      	beq.n	8002d02 <xTaskResumeAll+0x1e6>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002cea:	2301      	movs	r3, #1
 8002cec:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8002cee:	4b10      	ldr	r3, [pc, #64]	@ (8002d30 <xTaskResumeAll+0x214>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4b12      	ldr	r3, [pc, #72]	@ (8002d3c <xTaskResumeAll+0x220>)
 8002cf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	f3bf 8f4f 	dsb	sy
 8002cfe:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002d02:	f001 f961 	bl	8003fc8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	4619      	mov	r1, r3
 8002d0a:	20d0      	movs	r0, #208	@ 0xd0
 8002d0c:	f002 fbaa 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 8002d10:	69bb      	ldr	r3, [r7, #24]
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3720      	adds	r7, #32
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	200001bc 	.word	0x200001bc
 8002d20:	20000194 	.word	0x20000194
 8002d24:	20000154 	.word	0x20000154
 8002d28:	2000019c 	.word	0x2000019c
 8002d2c:	200000c0 	.word	0x200000c0
 8002d30:	200000bc 	.word	0x200000bc
 8002d34:	200001a8 	.word	0x200001a8
 8002d38:	200001a4 	.word	0x200001a4
 8002d3c:	e000ed04 	.word	0xe000ed04

08002d40 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002d46:	4b06      	ldr	r3, [pc, #24]	@ (8002d60 <xTaskGetTickCount+0x20>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	20d1      	movs	r0, #209	@ 0xd1
 8002d50:	f002 fb88 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8002d54:	687b      	ldr	r3, [r7, #4]
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3708      	adds	r7, #8
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	20000198 	.word	0x20000198

08002d64 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d6a:	f001 f9e7 	bl	800413c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002d72:	4b06      	ldr	r3, [pc, #24]	@ (8002d8c <xTaskGetTickCountFromISR+0x28>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8002d78:	6839      	ldr	r1, [r7, #0]
 8002d7a:	20d2      	movs	r0, #210	@ 0xd2
 8002d7c:	f002 fb72 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8002d80:	683b      	ldr	r3, [r7, #0]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000198 	.word	0x20000198

08002d90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08a      	sub	sp, #40	@ 0x28
 8002d94:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002d96:	2300      	movs	r3, #0
 8002d98:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002d9a:	4b83      	ldr	r3, [pc, #524]	@ (8002fa8 <xTaskIncrementTick+0x218>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f040 80f3 	bne.w	8002f8a <xTaskIncrementTick+0x1fa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002da4:	4b81      	ldr	r3, [pc, #516]	@ (8002fac <xTaskIncrementTick+0x21c>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	3301      	adds	r3, #1
 8002daa:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002dac:	4a7f      	ldr	r2, [pc, #508]	@ (8002fac <xTaskIncrementTick+0x21c>)
 8002dae:	6a3b      	ldr	r3, [r7, #32]
 8002db0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8002db2:	6a3b      	ldr	r3, [r7, #32]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d121      	bne.n	8002dfc <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002db8:	4b7d      	ldr	r3, [pc, #500]	@ (8002fb0 <xTaskIncrementTick+0x220>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00b      	beq.n	8002dda <xTaskIncrementTick+0x4a>
    __asm volatile
 8002dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dc6:	f383 8811 	msr	BASEPRI, r3
 8002dca:	f3bf 8f6f 	isb	sy
 8002dce:	f3bf 8f4f 	dsb	sy
 8002dd2:	607b      	str	r3, [r7, #4]
}
 8002dd4:	bf00      	nop
 8002dd6:	bf00      	nop
 8002dd8:	e7fd      	b.n	8002dd6 <xTaskIncrementTick+0x46>
 8002dda:	4b75      	ldr	r3, [pc, #468]	@ (8002fb0 <xTaskIncrementTick+0x220>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	61fb      	str	r3, [r7, #28]
 8002de0:	4b74      	ldr	r3, [pc, #464]	@ (8002fb4 <xTaskIncrementTick+0x224>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a72      	ldr	r2, [pc, #456]	@ (8002fb0 <xTaskIncrementTick+0x220>)
 8002de6:	6013      	str	r3, [r2, #0]
 8002de8:	4a72      	ldr	r2, [pc, #456]	@ (8002fb4 <xTaskIncrementTick+0x224>)
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	6013      	str	r3, [r2, #0]
 8002dee:	4b72      	ldr	r3, [pc, #456]	@ (8002fb8 <xTaskIncrementTick+0x228>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	3301      	adds	r3, #1
 8002df4:	4a70      	ldr	r2, [pc, #448]	@ (8002fb8 <xTaskIncrementTick+0x228>)
 8002df6:	6013      	str	r3, [r2, #0]
 8002df8:	f000 fbd0 	bl	800359c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002dfc:	4b6f      	ldr	r3, [pc, #444]	@ (8002fbc <xTaskIncrementTick+0x22c>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6a3a      	ldr	r2, [r7, #32]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	f0c0 80ac 	bcc.w	8002f60 <xTaskIncrementTick+0x1d0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e08:	4b69      	ldr	r3, [pc, #420]	@ (8002fb0 <xTaskIncrementTick+0x220>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d104      	bne.n	8002e1c <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8002e12:	4b6a      	ldr	r3, [pc, #424]	@ (8002fbc <xTaskIncrementTick+0x22c>)
 8002e14:	f04f 32ff 	mov.w	r2, #4294967295
 8002e18:	601a      	str	r2, [r3, #0]
                    break;
 8002e1a:	e0a1      	b.n	8002f60 <xTaskIncrementTick+0x1d0>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002e1c:	4b64      	ldr	r3, [pc, #400]	@ (8002fb0 <xTaskIncrementTick+0x220>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002e2c:	6a3a      	ldr	r2, [r7, #32]
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d203      	bcs.n	8002e3c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002e34:	4a61      	ldr	r2, [pc, #388]	@ (8002fbc <xTaskIncrementTick+0x22c>)
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	6013      	str	r3, [r2, #0]
                        break;
 8002e3a:	e091      	b.n	8002f60 <xTaskIncrementTick+0x1d0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	695b      	ldr	r3, [r3, #20]
 8002e40:	613b      	str	r3, [r7, #16]
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	68d2      	ldr	r2, [r2, #12]
 8002e4a:	609a      	str	r2, [r3, #8]
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	6892      	ldr	r2, [r2, #8]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d103      	bne.n	8002e6a <xTaskIncrementTick+0xda>
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	68da      	ldr	r2, [r3, #12]
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	615a      	str	r2, [r3, #20]
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	1e5a      	subs	r2, r3, #1
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d01e      	beq.n	8002ec0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	69db      	ldr	r3, [r3, #28]
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	6a12      	ldr	r2, [r2, #32]
 8002e90:	609a      	str	r2, [r3, #8]
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	69d2      	ldr	r2, [r2, #28]
 8002e9a:	605a      	str	r2, [r3, #4]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	685a      	ldr	r2, [r3, #4]
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	3318      	adds	r3, #24
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d103      	bne.n	8002eb0 <xTaskIncrementTick+0x120>
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	6a1a      	ldr	r2, [r3, #32]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	605a      	str	r2, [r3, #4]
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	629a      	str	r2, [r3, #40]	@ 0x28
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	1e5a      	subs	r2, r3, #1
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f002 fbc6 	bl	8005654 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ecc:	2201      	movs	r2, #1
 8002ece:	409a      	lsls	r2, r3
 8002ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8002fc0 <xTaskIncrementTick+0x230>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	4a3a      	ldr	r2, [pc, #232]	@ (8002fc0 <xTaskIncrementTick+0x230>)
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ede:	4939      	ldr	r1, [pc, #228]	@ (8002fc4 <xTaskIncrementTick+0x234>)
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	3304      	adds	r3, #4
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	60bb      	str	r3, [r7, #8]
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	609a      	str	r2, [r3, #8]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	3204      	adds	r2, #4
 8002f06:	605a      	str	r2, [r3, #4]
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	1d1a      	adds	r2, r3, #4
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	609a      	str	r2, [r3, #8]
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f14:	4613      	mov	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	4413      	add	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	4a29      	ldr	r2, [pc, #164]	@ (8002fc4 <xTaskIncrementTick+0x234>)
 8002f1e:	441a      	add	r2, r3
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	615a      	str	r2, [r3, #20]
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f28:	4926      	ldr	r1, [pc, #152]	@ (8002fc4 <xTaskIncrementTick+0x234>)
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	4413      	add	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	440b      	add	r3, r1
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002f3a:	1c59      	adds	r1, r3, #1
 8002f3c:	4821      	ldr	r0, [pc, #132]	@ (8002fc4 <xTaskIncrementTick+0x234>)
 8002f3e:	4613      	mov	r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4413      	add	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4403      	add	r3, r0
 8002f48:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002fc8 <xTaskIncrementTick+0x238>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f54:	429a      	cmp	r2, r3
 8002f56:	f67f af57 	bls.w	8002e08 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f5e:	e753      	b.n	8002e08 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8002f60:	4b19      	ldr	r3, [pc, #100]	@ (8002fc8 <xTaskIncrementTick+0x238>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f66:	4917      	ldr	r1, [pc, #92]	@ (8002fc4 <xTaskIncrementTick+0x234>)
 8002f68:	4613      	mov	r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	4413      	add	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d901      	bls.n	8002f7c <xTaskIncrementTick+0x1ec>
                {
                    xSwitchRequired = pdTRUE;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8002f7c:	4b13      	ldr	r3, [pc, #76]	@ (8002fcc <xTaskIncrementTick+0x23c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d007      	beq.n	8002f94 <xTaskIncrementTick+0x204>
                {
                    xSwitchRequired = pdTRUE;
 8002f84:	2301      	movs	r3, #1
 8002f86:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f88:	e004      	b.n	8002f94 <xTaskIncrementTick+0x204>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8002f8a:	4b11      	ldr	r3, [pc, #68]	@ (8002fd0 <xTaskIncrementTick+0x240>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	4a0f      	ldr	r2, [pc, #60]	@ (8002fd0 <xTaskIncrementTick+0x240>)
 8002f92:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 8002f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f96:	4619      	mov	r1, r3
 8002f98:	20db      	movs	r0, #219	@ 0xdb
 8002f9a:	f002 fa63 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3728      	adds	r7, #40	@ 0x28
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	200001bc 	.word	0x200001bc
 8002fac:	20000198 	.word	0x20000198
 8002fb0:	2000014c 	.word	0x2000014c
 8002fb4:	20000150 	.word	0x20000150
 8002fb8:	200001ac 	.word	0x200001ac
 8002fbc:	200001b4 	.word	0x200001b4
 8002fc0:	2000019c 	.word	0x2000019c
 8002fc4:	200000c0 	.word	0x200000c0
 8002fc8:	200000bc 	.word	0x200000bc
 8002fcc:	200001a8 	.word	0x200001a8
 8002fd0:	200001a4 	.word	0x200001a4

08002fd4 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8002fda:	4b2e      	ldr	r3, [pc, #184]	@ (8003094 <vTaskSwitchContext+0xc0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8002fe2:	4b2d      	ldr	r3, [pc, #180]	@ (8003098 <vTaskSwitchContext+0xc4>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8002fe8:	e04f      	b.n	800308a <vTaskSwitchContext+0xb6>
            xYieldPendings[ 0 ] = pdFALSE;
 8002fea:	4b2b      	ldr	r3, [pc, #172]	@ (8003098 <vTaskSwitchContext+0xc4>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8002ff0:	4b2a      	ldr	r3, [pc, #168]	@ (800309c <vTaskSwitchContext+0xc8>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	fab3 f383 	clz	r3, r3
 8002ffc:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8002ffe:	7afb      	ldrb	r3, [r7, #11]
 8003000:	f1c3 031f 	rsb	r3, r3, #31
 8003004:	617b      	str	r3, [r7, #20]
 8003006:	4926      	ldr	r1, [pc, #152]	@ (80030a0 <vTaskSwitchContext+0xcc>)
 8003008:	697a      	ldr	r2, [r7, #20]
 800300a:	4613      	mov	r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	4413      	add	r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	440b      	add	r3, r1
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d10b      	bne.n	8003032 <vTaskSwitchContext+0x5e>
    __asm volatile
 800301a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800301e:	f383 8811 	msr	BASEPRI, r3
 8003022:	f3bf 8f6f 	isb	sy
 8003026:	f3bf 8f4f 	dsb	sy
 800302a:	607b      	str	r3, [r7, #4]
}
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	e7fd      	b.n	800302e <vTaskSwitchContext+0x5a>
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	4613      	mov	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4413      	add	r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4a18      	ldr	r2, [pc, #96]	@ (80030a0 <vTaskSwitchContext+0xcc>)
 800303e:	4413      	add	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	605a      	str	r2, [r3, #4]
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	3308      	adds	r3, #8
 8003054:	429a      	cmp	r2, r3
 8003056:	d103      	bne.n	8003060 <vTaskSwitchContext+0x8c>
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	68da      	ldr	r2, [r3, #12]
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	605a      	str	r2, [r3, #4]
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	4a0f      	ldr	r2, [pc, #60]	@ (80030a4 <vTaskSwitchContext+0xd0>)
 8003068:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 800306a:	4b0f      	ldr	r3, [pc, #60]	@ (80030a8 <vTaskSwitchContext+0xd4>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	4b0d      	ldr	r3, [pc, #52]	@ (80030a4 <vTaskSwitchContext+0xd0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	429a      	cmp	r2, r3
 8003074:	d102      	bne.n	800307c <vTaskSwitchContext+0xa8>
 8003076:	f002 fa4d 	bl	8005514 <SEGGER_SYSVIEW_OnIdle>
 800307a:	e004      	b.n	8003086 <vTaskSwitchContext+0xb2>
 800307c:	4b09      	ldr	r3, [pc, #36]	@ (80030a4 <vTaskSwitchContext+0xd0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4618      	mov	r0, r3
 8003082:	f002 faa5 	bl	80055d0 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8003086:	4b07      	ldr	r3, [pc, #28]	@ (80030a4 <vTaskSwitchContext+0xd0>)
 8003088:	681b      	ldr	r3, [r3, #0]
    }
 800308a:	bf00      	nop
 800308c:	3718      	adds	r7, #24
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	200001bc 	.word	0x200001bc
 8003098:	200001a8 	.word	0x200001a8
 800309c:	2000019c 	.word	0x2000019c
 80030a0:	200000c0 	.word	0x200000c0
 80030a4:	200000bc 	.word	0x200000bc
 80030a8:	200001b8 	.word	0x200001b8

080030ac <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10b      	bne.n	80030d4 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 80030bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030c0:	f383 8811 	msr	BASEPRI, r3
 80030c4:	f3bf 8f6f 	isb	sy
 80030c8:	f3bf 8f4f 	dsb	sy
 80030cc:	60fb      	str	r3, [r7, #12]
}
 80030ce:	bf00      	nop
 80030d0:	bf00      	nop
 80030d2:	e7fd      	b.n	80030d0 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80030d4:	4b08      	ldr	r3, [pc, #32]	@ (80030f8 <vTaskPlaceOnEventList+0x4c>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	3318      	adds	r3, #24
 80030da:	4619      	mov	r1, r3
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7fe ff08 	bl	8001ef2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80030e2:	2101      	movs	r1, #1
 80030e4:	6838      	ldr	r0, [r7, #0]
 80030e6:	f000 fa97 	bl	8003618 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 80030ea:	20e1      	movs	r0, #225	@ 0xe1
 80030ec:	f002 f97e 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
}
 80030f0:	bf00      	nop
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	200000bc 	.word	0x200000bc

080030fc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10b      	bne.n	8003126 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 800310e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003112:	f383 8811 	msr	BASEPRI, r3
 8003116:	f3bf 8f6f 	isb	sy
 800311a:	f3bf 8f4f 	dsb	sy
 800311e:	613b      	str	r3, [r7, #16]
}
 8003120:	bf00      	nop
 8003122:	bf00      	nop
 8003124:	e7fd      	b.n	8003122 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	617b      	str	r3, [r7, #20]
 800312c:	4b17      	ldr	r3, [pc, #92]	@ (800318c <vTaskPlaceOnEventListRestricted+0x90>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	61da      	str	r2, [r3, #28]
 8003134:	4b15      	ldr	r3, [pc, #84]	@ (800318c <vTaskPlaceOnEventListRestricted+0x90>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	6892      	ldr	r2, [r2, #8]
 800313c:	621a      	str	r2, [r3, #32]
 800313e:	4b13      	ldr	r3, [pc, #76]	@ (800318c <vTaskPlaceOnEventListRestricted+0x90>)
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	3218      	adds	r2, #24
 8003148:	605a      	str	r2, [r3, #4]
 800314a:	4b10      	ldr	r3, [pc, #64]	@ (800318c <vTaskPlaceOnEventListRestricted+0x90>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f103 0218 	add.w	r2, r3, #24
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	609a      	str	r2, [r3, #8]
 8003156:	4b0d      	ldr	r3, [pc, #52]	@ (800318c <vTaskPlaceOnEventListRestricted+0x90>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	629a      	str	r2, [r3, #40]	@ 0x28
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	1c5a      	adds	r2, r3, #1
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d002      	beq.n	8003174 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800316e:	f04f 33ff 	mov.w	r3, #4294967295
 8003172:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003174:	6879      	ldr	r1, [r7, #4]
 8003176:	68b8      	ldr	r0, [r7, #8]
 8003178:	f000 fa4e 	bl	8003618 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 800317c:	20e3      	movs	r0, #227	@ 0xe3
 800317e:	f002 f935 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
    }
 8003182:	bf00      	nop
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	200000bc 	.word	0x200000bc

08003190 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b08a      	sub	sp, #40	@ 0x28
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80031a0:	6a3b      	ldr	r3, [r7, #32]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10b      	bne.n	80031be <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 80031a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031aa:	f383 8811 	msr	BASEPRI, r3
 80031ae:	f3bf 8f6f 	isb	sy
 80031b2:	f3bf 8f4f 	dsb	sy
 80031b6:	60fb      	str	r3, [r7, #12]
}
 80031b8:	bf00      	nop
 80031ba:	bf00      	nop
 80031bc:	e7fd      	b.n	80031ba <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	6a3b      	ldr	r3, [r7, #32]
 80031c6:	69db      	ldr	r3, [r3, #28]
 80031c8:	6a3a      	ldr	r2, [r7, #32]
 80031ca:	6a12      	ldr	r2, [r2, #32]
 80031cc:	609a      	str	r2, [r3, #8]
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	6a1b      	ldr	r3, [r3, #32]
 80031d2:	6a3a      	ldr	r2, [r7, #32]
 80031d4:	69d2      	ldr	r2, [r2, #28]
 80031d6:	605a      	str	r2, [r3, #4]
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	685a      	ldr	r2, [r3, #4]
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	3318      	adds	r3, #24
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d103      	bne.n	80031ec <xTaskRemoveFromEventList+0x5c>
 80031e4:	6a3b      	ldr	r3, [r7, #32]
 80031e6:	6a1a      	ldr	r2, [r3, #32]
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	605a      	str	r2, [r3, #4]
 80031ec:	6a3b      	ldr	r3, [r7, #32]
 80031ee:	2200      	movs	r2, #0
 80031f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	1e5a      	subs	r2, r3, #1
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80031fc:	4b4e      	ldr	r3, [pc, #312]	@ (8003338 <xTaskRemoveFromEventList+0x1a8>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d164      	bne.n	80032ce <xTaskRemoveFromEventList+0x13e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8003204:	6a3b      	ldr	r3, [r7, #32]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	617b      	str	r3, [r7, #20]
 800320a:	6a3b      	ldr	r3, [r7, #32]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	6a3a      	ldr	r2, [r7, #32]
 8003210:	68d2      	ldr	r2, [r2, #12]
 8003212:	609a      	str	r2, [r3, #8]
 8003214:	6a3b      	ldr	r3, [r7, #32]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	6a3a      	ldr	r2, [r7, #32]
 800321a:	6892      	ldr	r2, [r2, #8]
 800321c:	605a      	str	r2, [r3, #4]
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	3304      	adds	r3, #4
 8003226:	429a      	cmp	r2, r3
 8003228:	d103      	bne.n	8003232 <xTaskRemoveFromEventList+0xa2>
 800322a:	6a3b      	ldr	r3, [r7, #32]
 800322c:	68da      	ldr	r2, [r3, #12]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	605a      	str	r2, [r3, #4]
 8003232:	6a3b      	ldr	r3, [r7, #32]
 8003234:	2200      	movs	r2, #0
 8003236:	615a      	str	r2, [r3, #20]
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	1e5a      	subs	r2, r3, #1
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	4618      	mov	r0, r3
 8003246:	f002 fa05 	bl	8005654 <SEGGER_SYSVIEW_OnTaskStartReady>
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324e:	2201      	movs	r2, #1
 8003250:	409a      	lsls	r2, r3
 8003252:	4b3a      	ldr	r3, [pc, #232]	@ (800333c <xTaskRemoveFromEventList+0x1ac>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4313      	orrs	r3, r2
 8003258:	4a38      	ldr	r2, [pc, #224]	@ (800333c <xTaskRemoveFromEventList+0x1ac>)
 800325a:	6013      	str	r3, [r2, #0]
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003260:	4937      	ldr	r1, [pc, #220]	@ (8003340 <xTaskRemoveFromEventList+0x1b0>)
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	3304      	adds	r3, #4
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	6a3b      	ldr	r3, [r7, #32]
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	6a3b      	ldr	r3, [r7, #32]
 800327e:	60da      	str	r2, [r3, #12]
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	6a3a      	ldr	r2, [r7, #32]
 8003286:	3204      	adds	r2, #4
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	6a3b      	ldr	r3, [r7, #32]
 800328c:	1d1a      	adds	r2, r3, #4
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	609a      	str	r2, [r3, #8]
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003296:	4613      	mov	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4413      	add	r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	4a28      	ldr	r2, [pc, #160]	@ (8003340 <xTaskRemoveFromEventList+0x1b0>)
 80032a0:	441a      	add	r2, r3
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	615a      	str	r2, [r3, #20]
 80032a6:	6a3b      	ldr	r3, [r7, #32]
 80032a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032aa:	4925      	ldr	r1, [pc, #148]	@ (8003340 <xTaskRemoveFromEventList+0x1b0>)
 80032ac:	4613      	mov	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4413      	add	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	440b      	add	r3, r1
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6a3a      	ldr	r2, [r7, #32]
 80032ba:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80032bc:	1c59      	adds	r1, r3, #1
 80032be:	4820      	ldr	r0, [pc, #128]	@ (8003340 <xTaskRemoveFromEventList+0x1b0>)
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4403      	add	r3, r0
 80032ca:	6019      	str	r1, [r3, #0]
 80032cc:	e01b      	b.n	8003306 <xTaskRemoveFromEventList+0x176>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80032ce:	4b1d      	ldr	r3, [pc, #116]	@ (8003344 <xTaskRemoveFromEventList+0x1b4>)
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	61bb      	str	r3, [r7, #24]
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	61da      	str	r2, [r3, #28]
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	621a      	str	r2, [r3, #32]
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	6a3a      	ldr	r2, [r7, #32]
 80032e8:	3218      	adds	r2, #24
 80032ea:	605a      	str	r2, [r3, #4]
 80032ec:	6a3b      	ldr	r3, [r7, #32]
 80032ee:	f103 0218 	add.w	r2, r3, #24
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	609a      	str	r2, [r3, #8]
 80032f6:	6a3b      	ldr	r3, [r7, #32]
 80032f8:	4a12      	ldr	r2, [pc, #72]	@ (8003344 <xTaskRemoveFromEventList+0x1b4>)
 80032fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80032fc:	4b11      	ldr	r3, [pc, #68]	@ (8003344 <xTaskRemoveFromEventList+0x1b4>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	3301      	adds	r3, #1
 8003302:	4a10      	ldr	r2, [pc, #64]	@ (8003344 <xTaskRemoveFromEventList+0x1b4>)
 8003304:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003306:	6a3b      	ldr	r3, [r7, #32]
 8003308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800330a:	4b0f      	ldr	r3, [pc, #60]	@ (8003348 <xTaskRemoveFromEventList+0x1b8>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003310:	429a      	cmp	r2, r3
 8003312:	d905      	bls.n	8003320 <xTaskRemoveFromEventList+0x190>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8003314:	2301      	movs	r3, #1
 8003316:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8003318:	4b0c      	ldr	r3, [pc, #48]	@ (800334c <xTaskRemoveFromEventList+0x1bc>)
 800331a:	2201      	movs	r2, #1
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	e001      	b.n	8003324 <xTaskRemoveFromEventList+0x194>
        }
        else
        {
            xReturn = pdFALSE;
 8003320:	2300      	movs	r3, #0
 8003322:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	4619      	mov	r1, r3
 8003328:	20e4      	movs	r0, #228	@ 0xe4
 800332a:	f002 f89b 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 800332e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003330:	4618      	mov	r0, r3
 8003332:	3728      	adds	r7, #40	@ 0x28
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	200001bc 	.word	0x200001bc
 800333c:	2000019c 	.word	0x2000019c
 8003340:	200000c0 	.word	0x200000c0
 8003344:	20000154 	.word	0x20000154
 8003348:	200000bc 	.word	0x200000bc
 800334c:	200001a8 	.word	0x200001a8

08003350 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003358:	4b07      	ldr	r3, [pc, #28]	@ (8003378 <vTaskInternalSetTimeOutState+0x28>)
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003360:	4b06      	ldr	r3, [pc, #24]	@ (800337c <vTaskInternalSetTimeOutState+0x2c>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 8003368:	20e7      	movs	r0, #231	@ 0xe7
 800336a:	f002 f83f 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
}
 800336e:	bf00      	nop
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	200001ac 	.word	0x200001ac
 800337c:	20000198 	.word	0x20000198

08003380 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b088      	sub	sp, #32
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d10b      	bne.n	80033a8 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8003390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003394:	f383 8811 	msr	BASEPRI, r3
 8003398:	f3bf 8f6f 	isb	sy
 800339c:	f3bf 8f4f 	dsb	sy
 80033a0:	613b      	str	r3, [r7, #16]
}
 80033a2:	bf00      	nop
 80033a4:	bf00      	nop
 80033a6:	e7fd      	b.n	80033a4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10b      	bne.n	80033c6 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 80033ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033b2:	f383 8811 	msr	BASEPRI, r3
 80033b6:	f3bf 8f6f 	isb	sy
 80033ba:	f3bf 8f4f 	dsb	sy
 80033be:	60fb      	str	r3, [r7, #12]
}
 80033c0:	bf00      	nop
 80033c2:	bf00      	nop
 80033c4:	e7fd      	b.n	80033c2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80033c6:	f000 fdcd 	bl	8003f64 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80033ca:	4b21      	ldr	r3, [pc, #132]	@ (8003450 <xTaskCheckForTimeOut+0xd0>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e2:	d102      	bne.n	80033ea <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80033e4:	2300      	movs	r3, #0
 80033e6:	61fb      	str	r3, [r7, #28]
 80033e8:	e026      	b.n	8003438 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	4b19      	ldr	r3, [pc, #100]	@ (8003454 <xTaskCheckForTimeOut+0xd4>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d00a      	beq.n	800340c <xTaskCheckForTimeOut+0x8c>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d305      	bcc.n	800340c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003400:	2301      	movs	r3, #1
 8003402:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	2200      	movs	r2, #0
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	e015      	b.n	8003438 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	429a      	cmp	r2, r3
 8003414:	d20b      	bcs.n	800342e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	1ad2      	subs	r2, r2, r3
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7ff ff94 	bl	8003350 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003428:	2300      	movs	r3, #0
 800342a:	61fb      	str	r3, [r7, #28]
 800342c:	e004      	b.n	8003438 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003434:	2301      	movs	r3, #1
 8003436:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003438:	f000 fdc6 	bl	8003fc8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	4619      	mov	r1, r3
 8003440:	20e8      	movs	r0, #232	@ 0xe8
 8003442:	f002 f80f 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8003446:	69fb      	ldr	r3, [r7, #28]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3720      	adds	r7, #32
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	20000198 	.word	0x20000198
 8003454:	200001ac 	.word	0x200001ac

08003458 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800345c:	4b03      	ldr	r3, [pc, #12]	@ (800346c <vTaskMissedYield+0x14>)
 800345e:	2201      	movs	r2, #1
 8003460:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 8003462:	20e9      	movs	r0, #233	@ 0xe9
 8003464:	f001 ffc2 	bl	80053ec <SEGGER_SYSVIEW_RecordEndCall>
}
 8003468:	bf00      	nop
 800346a:	bd80      	pop	{r7, pc}
 800346c:	200001a8 	.word	0x200001a8

08003470 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003478:	f000 f852 	bl	8003520 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800347c:	4b06      	ldr	r3, [pc, #24]	@ (8003498 <prvIdleTask+0x28>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d9f9      	bls.n	8003478 <prvIdleTask+0x8>
            {
                taskYIELD();
 8003484:	4b05      	ldr	r3, [pc, #20]	@ (800349c <prvIdleTask+0x2c>)
 8003486:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800348a:	601a      	str	r2, [r3, #0]
 800348c:	f3bf 8f4f 	dsb	sy
 8003490:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003494:	e7f0      	b.n	8003478 <prvIdleTask+0x8>
 8003496:	bf00      	nop
 8003498:	200000c0 	.word	0x200000c0
 800349c:	e000ed04 	.word	0xe000ed04

080034a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034a6:	2300      	movs	r3, #0
 80034a8:	607b      	str	r3, [r7, #4]
 80034aa:	e00c      	b.n	80034c6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	4613      	mov	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	4a12      	ldr	r2, [pc, #72]	@ (8003500 <prvInitialiseTaskLists+0x60>)
 80034b8:	4413      	add	r3, r2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fe fce8 	bl	8001e90 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3301      	adds	r3, #1
 80034c4:	607b      	str	r3, [r7, #4]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b04      	cmp	r3, #4
 80034ca:	d9ef      	bls.n	80034ac <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80034cc:	480d      	ldr	r0, [pc, #52]	@ (8003504 <prvInitialiseTaskLists+0x64>)
 80034ce:	f7fe fcdf 	bl	8001e90 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80034d2:	480d      	ldr	r0, [pc, #52]	@ (8003508 <prvInitialiseTaskLists+0x68>)
 80034d4:	f7fe fcdc 	bl	8001e90 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80034d8:	480c      	ldr	r0, [pc, #48]	@ (800350c <prvInitialiseTaskLists+0x6c>)
 80034da:	f7fe fcd9 	bl	8001e90 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80034de:	480c      	ldr	r0, [pc, #48]	@ (8003510 <prvInitialiseTaskLists+0x70>)
 80034e0:	f7fe fcd6 	bl	8001e90 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80034e4:	480b      	ldr	r0, [pc, #44]	@ (8003514 <prvInitialiseTaskLists+0x74>)
 80034e6:	f7fe fcd3 	bl	8001e90 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80034ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003518 <prvInitialiseTaskLists+0x78>)
 80034ec:	4a05      	ldr	r2, [pc, #20]	@ (8003504 <prvInitialiseTaskLists+0x64>)
 80034ee:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80034f0:	4b0a      	ldr	r3, [pc, #40]	@ (800351c <prvInitialiseTaskLists+0x7c>)
 80034f2:	4a05      	ldr	r2, [pc, #20]	@ (8003508 <prvInitialiseTaskLists+0x68>)
 80034f4:	601a      	str	r2, [r3, #0]
}
 80034f6:	bf00      	nop
 80034f8:	3708      	adds	r7, #8
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	200000c0 	.word	0x200000c0
 8003504:	20000124 	.word	0x20000124
 8003508:	20000138 	.word	0x20000138
 800350c:	20000154 	.word	0x20000154
 8003510:	20000168 	.word	0x20000168
 8003514:	20000180 	.word	0x20000180
 8003518:	2000014c 	.word	0x2000014c
 800351c:	20000150 	.word	0x20000150

08003520 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003526:	e019      	b.n	800355c <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8003528:	f000 fd1c 	bl	8003f64 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800352c:	4b10      	ldr	r3, [pc, #64]	@ (8003570 <prvCheckTasksWaitingTermination+0x50>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3304      	adds	r3, #4
 8003538:	4618      	mov	r0, r3
 800353a:	f7fe fd15 	bl	8001f68 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800353e:	4b0d      	ldr	r3, [pc, #52]	@ (8003574 <prvCheckTasksWaitingTermination+0x54>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3b01      	subs	r3, #1
 8003544:	4a0b      	ldr	r2, [pc, #44]	@ (8003574 <prvCheckTasksWaitingTermination+0x54>)
 8003546:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8003548:	4b0b      	ldr	r3, [pc, #44]	@ (8003578 <prvCheckTasksWaitingTermination+0x58>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3b01      	subs	r3, #1
 800354e:	4a0a      	ldr	r2, [pc, #40]	@ (8003578 <prvCheckTasksWaitingTermination+0x58>)
 8003550:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8003552:	f000 fd39 	bl	8003fc8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 f810 	bl	800357c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800355c:	4b06      	ldr	r3, [pc, #24]	@ (8003578 <prvCheckTasksWaitingTermination+0x58>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e1      	bne.n	8003528 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003564:	bf00      	nop
 8003566:	bf00      	nop
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	20000168 	.word	0x20000168
 8003574:	20000194 	.word	0x20000194
 8003578:	2000017c 	.word	0x2000017c

0800357c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003588:	4618      	mov	r0, r3
 800358a:	f000 fe6d 	bl	8004268 <vPortFree>
            vPortFree( pxTCB );
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 fe6a 	bl	8004268 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003594:	bf00      	nop
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035a0:	4b0a      	ldr	r3, [pc, #40]	@ (80035cc <prvResetNextTaskUnblockTime+0x30>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d104      	bne.n	80035b4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80035aa:	4b09      	ldr	r3, [pc, #36]	@ (80035d0 <prvResetNextTaskUnblockTime+0x34>)
 80035ac:	f04f 32ff 	mov.w	r2, #4294967295
 80035b0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80035b2:	e005      	b.n	80035c0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80035b4:	4b05      	ldr	r3, [pc, #20]	@ (80035cc <prvResetNextTaskUnblockTime+0x30>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a04      	ldr	r2, [pc, #16]	@ (80035d0 <prvResetNextTaskUnblockTime+0x34>)
 80035be:	6013      	str	r3, [r2, #0]
}
 80035c0:	bf00      	nop
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	2000014c 	.word	0x2000014c
 80035d0:	200001b4 	.word	0x200001b4

080035d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 80035da:	4b0d      	ldr	r3, [pc, #52]	@ (8003610 <xTaskGetSchedulerState+0x3c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d102      	bne.n	80035e8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80035e2:	2301      	movs	r3, #1
 80035e4:	607b      	str	r3, [r7, #4]
 80035e6:	e008      	b.n	80035fa <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80035e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003614 <xTaskGetSchedulerState+0x40>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d102      	bne.n	80035f6 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 80035f0:	2302      	movs	r3, #2
 80035f2:	607b      	str	r3, [r7, #4]
 80035f4:	e001      	b.n	80035fa <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 80035f6:	2300      	movs	r3, #0
 80035f8:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4619      	mov	r1, r3
 80035fe:	20f5      	movs	r0, #245	@ 0xf5
 8003600:	f001 ff30 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8003604:	687b      	ldr	r3, [r7, #4]
    }
 8003606:	4618      	mov	r0, r3
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	200001a0 	.word	0x200001a0
 8003614:	200001bc 	.word	0x200001bc

08003618 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b088      	sub	sp, #32
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003622:	4b3d      	ldr	r3, [pc, #244]	@ (8003718 <prvAddCurrentTaskToDelayedList+0x100>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8003628:	4b3c      	ldr	r3, [pc, #240]	@ (800371c <prvAddCurrentTaskToDelayedList+0x104>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800362e:	4b3c      	ldr	r3, [pc, #240]	@ (8003720 <prvAddCurrentTaskToDelayedList+0x108>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003634:	4b3b      	ldr	r3, [pc, #236]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	3304      	adds	r3, #4
 800363a:	4618      	mov	r0, r3
 800363c:	f7fe fc94 	bl	8001f68 <uxListRemove>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d10b      	bne.n	800365e <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003646:	4b37      	ldr	r3, [pc, #220]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800364c:	2201      	movs	r2, #1
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	43da      	mvns	r2, r3
 8003654:	4b34      	ldr	r3, [pc, #208]	@ (8003728 <prvAddCurrentTaskToDelayedList+0x110>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4013      	ands	r3, r2
 800365a:	4a33      	ldr	r2, [pc, #204]	@ (8003728 <prvAddCurrentTaskToDelayedList+0x110>)
 800365c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003664:	d124      	bne.n	80036b0 <prvAddCurrentTaskToDelayedList+0x98>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d021      	beq.n	80036b0 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800366c:	4b2f      	ldr	r3, [pc, #188]	@ (800372c <prvAddCurrentTaskToDelayedList+0x114>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	4b2c      	ldr	r3, [pc, #176]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	693a      	ldr	r2, [r7, #16]
 8003678:	609a      	str	r2, [r3, #8]
 800367a:	4b2a      	ldr	r3, [pc, #168]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	6892      	ldr	r2, [r2, #8]
 8003682:	60da      	str	r2, [r3, #12]
 8003684:	4b27      	ldr	r3, [pc, #156]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	3204      	adds	r2, #4
 800368e:	605a      	str	r2, [r3, #4]
 8003690:	4b24      	ldr	r3, [pc, #144]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	1d1a      	adds	r2, r3, #4
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	609a      	str	r2, [r3, #8]
 800369a:	4b22      	ldr	r3, [pc, #136]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a23      	ldr	r2, [pc, #140]	@ (800372c <prvAddCurrentTaskToDelayedList+0x114>)
 80036a0:	615a      	str	r2, [r3, #20]
 80036a2:	4b22      	ldr	r3, [pc, #136]	@ (800372c <prvAddCurrentTaskToDelayedList+0x114>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	3301      	adds	r3, #1
 80036a8:	4a20      	ldr	r2, [pc, #128]	@ (800372c <prvAddCurrentTaskToDelayedList+0x114>)
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80036ae:	e02e      	b.n	800370e <prvAddCurrentTaskToDelayedList+0xf6>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80036b0:	69fa      	ldr	r2, [r7, #28]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4413      	add	r3, r2
 80036b6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80036b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d20d      	bcs.n	80036e4 <prvAddCurrentTaskToDelayedList+0xcc>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80036c8:	4b16      	ldr	r3, [pc, #88]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2104      	movs	r1, #4
 80036ce:	4618      	mov	r0, r3
 80036d0:	f002 f802 	bl	80056d8 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80036d4:	4b13      	ldr	r3, [pc, #76]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	3304      	adds	r3, #4
 80036da:	4619      	mov	r1, r3
 80036dc:	6978      	ldr	r0, [r7, #20]
 80036de:	f7fe fc08 	bl	8001ef2 <vListInsert>
}
 80036e2:	e014      	b.n	800370e <prvAddCurrentTaskToDelayedList+0xf6>
                traceMOVED_TASK_TO_DELAYED_LIST();
 80036e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2104      	movs	r1, #4
 80036ea:	4618      	mov	r0, r3
 80036ec:	f001 fff4 	bl	80056d8 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80036f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x10c>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	3304      	adds	r3, #4
 80036f6:	4619      	mov	r1, r3
 80036f8:	69b8      	ldr	r0, [r7, #24]
 80036fa:	f7fe fbfa 	bl	8001ef2 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80036fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003730 <prvAddCurrentTaskToDelayedList+0x118>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	429a      	cmp	r2, r3
 8003706:	d202      	bcs.n	800370e <prvAddCurrentTaskToDelayedList+0xf6>
                    xNextTaskUnblockTime = xTimeToWake;
 8003708:	4a09      	ldr	r2, [pc, #36]	@ (8003730 <prvAddCurrentTaskToDelayedList+0x118>)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6013      	str	r3, [r2, #0]
}
 800370e:	bf00      	nop
 8003710:	3720      	adds	r7, #32
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	20000198 	.word	0x20000198
 800371c:	2000014c 	.word	0x2000014c
 8003720:	20000150 	.word	0x20000150
 8003724:	200000bc 	.word	0x200000bc
 8003728:	2000019c 	.word	0x2000019c
 800372c:	20000180 	.word	0x20000180
 8003730:	200001b4 	.word	0x200001b4

08003734 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800373a:	2300      	movs	r3, #0
 800373c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800373e:	f000 fa5b 	bl	8003bf8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003742:	4b15      	ldr	r3, [pc, #84]	@ (8003798 <xTimerCreateTimerTask+0x64>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00b      	beq.n	8003762 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800374a:	4b14      	ldr	r3, [pc, #80]	@ (800379c <xTimerCreateTimerTask+0x68>)
 800374c:	9301      	str	r3, [sp, #4]
 800374e:	2302      	movs	r3, #2
 8003750:	9300      	str	r3, [sp, #0]
 8003752:	2300      	movs	r3, #0
 8003754:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003758:	4911      	ldr	r1, [pc, #68]	@ (80037a0 <xTimerCreateTimerTask+0x6c>)
 800375a:	4812      	ldr	r0, [pc, #72]	@ (80037a4 <xTimerCreateTimerTask+0x70>)
 800375c:	f7fe ff85 	bl	800266a <xTaskCreate>
 8003760:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10b      	bne.n	8003780 <xTimerCreateTimerTask+0x4c>
    __asm volatile
 8003768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800376c:	f383 8811 	msr	BASEPRI, r3
 8003770:	f3bf 8f6f 	isb	sy
 8003774:	f3bf 8f4f 	dsb	sy
 8003778:	603b      	str	r3, [r7, #0]
}
 800377a:	bf00      	nop
 800377c:	bf00      	nop
 800377e:	e7fd      	b.n	800377c <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4619      	mov	r1, r3
 8003784:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8003788:	f001 fe6c 	bl	8005464 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800378c:	687b      	ldr	r3, [r7, #4]
    }
 800378e:	4618      	mov	r0, r3
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	200001f0 	.word	0x200001f0
 800379c:	200001f4 	.word	0x200001f4
 80037a0:	08005d28 	.word	0x08005d28
 80037a4:	0800384d 	.word	0x0800384d

080037a8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80037b4:	e008      	b.n	80037c8 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	4413      	add	r3, r2
 80037be:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	699a      	ldr	r2, [r3, #24]
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	18d1      	adds	r1, r2, r3
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	68f8      	ldr	r0, [r7, #12]
 80037d6:	f000 f8df 	bl	8003998 <prvInsertTimerInActiveList>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1ea      	bne.n	80037b6 <prvReloadTimer+0xe>
        }
    }
 80037e0:	bf00      	nop
 80037e2:	bf00      	nop
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80037f6:	4b14      	ldr	r3, [pc, #80]	@ (8003848 <prvProcessExpiredTimer+0x5c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	3304      	adds	r3, #4
 8003804:	4618      	mov	r0, r3
 8003806:	f7fe fbaf 	bl	8001f68 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	6879      	ldr	r1, [r7, #4]
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f7ff ffc3 	bl	80037a8 <prvReloadTimer>
 8003822:	e008      	b.n	8003836 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800382a:	f023 0301 	bic.w	r3, r3, #1
 800382e:	b2da      	uxtb	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	4798      	blx	r3
    }
 800383e:	bf00      	nop
 8003840:	3710      	adds	r7, #16
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	200001e8 	.word	0x200001e8

0800384c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003854:	f107 0308 	add.w	r3, r7, #8
 8003858:	4618      	mov	r0, r3
 800385a:	f000 f859 	bl	8003910 <prvGetNextExpireTime>
 800385e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	4619      	mov	r1, r3
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f000 f805 	bl	8003874 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800386a:	f000 f8d7 	bl	8003a1c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800386e:	bf00      	nop
 8003870:	e7f0      	b.n	8003854 <prvTimerTask+0x8>
	...

08003874 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800387e:	f7ff f93f 	bl	8002b00 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003882:	f107 0308 	add.w	r3, r7, #8
 8003886:	4618      	mov	r0, r3
 8003888:	f000 f866 	bl	8003958 <prvSampleTimeNow>
 800388c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d130      	bne.n	80038f6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10a      	bne.n	80038b0 <prvProcessTimerOrBlockTask+0x3c>
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d806      	bhi.n	80038b0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80038a2:	f7ff f93b 	bl	8002b1c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80038a6:	68f9      	ldr	r1, [r7, #12]
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f7ff ff9f 	bl	80037ec <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80038ae:	e024      	b.n	80038fa <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d008      	beq.n	80038c8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80038b6:	4b13      	ldr	r3, [pc, #76]	@ (8003904 <prvProcessTimerOrBlockTask+0x90>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d101      	bne.n	80038c4 <prvProcessTimerOrBlockTask+0x50>
 80038c0:	2301      	movs	r3, #1
 80038c2:	e000      	b.n	80038c6 <prvProcessTimerOrBlockTask+0x52>
 80038c4:	2300      	movs	r3, #0
 80038c6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80038c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003908 <prvProcessTimerOrBlockTask+0x94>)
 80038ca:	6818      	ldr	r0, [r3, #0]
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	4619      	mov	r1, r3
 80038d6:	f7fe fe55 	bl	8002584 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80038da:	f7ff f91f 	bl	8002b1c <xTaskResumeAll>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d10a      	bne.n	80038fa <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 80038e4:	4b09      	ldr	r3, [pc, #36]	@ (800390c <prvProcessTimerOrBlockTask+0x98>)
 80038e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038ea:	601a      	str	r2, [r3, #0]
 80038ec:	f3bf 8f4f 	dsb	sy
 80038f0:	f3bf 8f6f 	isb	sy
    }
 80038f4:	e001      	b.n	80038fa <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80038f6:	f7ff f911 	bl	8002b1c <xTaskResumeAll>
    }
 80038fa:	bf00      	nop
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	200001ec 	.word	0x200001ec
 8003908:	200001f0 	.word	0x200001f0
 800390c:	e000ed04 	.word	0xe000ed04

08003910 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003910:	b480      	push	{r7}
 8003912:	b085      	sub	sp, #20
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003918:	4b0e      	ldr	r3, [pc, #56]	@ (8003954 <prvGetNextExpireTime+0x44>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <prvGetNextExpireTime+0x16>
 8003922:	2201      	movs	r2, #1
 8003924:	e000      	b.n	8003928 <prvGetNextExpireTime+0x18>
 8003926:	2200      	movs	r2, #0
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d105      	bne.n	8003940 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003934:	4b07      	ldr	r3, [pc, #28]	@ (8003954 <prvGetNextExpireTime+0x44>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	60fb      	str	r3, [r7, #12]
 800393e:	e001      	b.n	8003944 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003940:	2300      	movs	r3, #0
 8003942:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003944:	68fb      	ldr	r3, [r7, #12]
    }
 8003946:	4618      	mov	r0, r3
 8003948:	3714      	adds	r7, #20
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	200001e8 	.word	0x200001e8

08003958 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8003960:	f7ff f9ee 	bl	8002d40 <xTaskGetTickCount>
 8003964:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003966:	4b0b      	ldr	r3, [pc, #44]	@ (8003994 <prvSampleTimeNow+0x3c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	429a      	cmp	r2, r3
 800396e:	d205      	bcs.n	800397c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003970:	f000 f91c 	bl	8003bac <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	e002      	b.n	8003982 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003982:	4a04      	ldr	r2, [pc, #16]	@ (8003994 <prvSampleTimeNow+0x3c>)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003988:	68fb      	ldr	r3, [r7, #12]
    }
 800398a:	4618      	mov	r0, r3
 800398c:	3710      	adds	r7, #16
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	200001f8 	.word	0x200001f8

08003998 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003998:	b580      	push	{r7, lr}
 800399a:	b086      	sub	sp, #24
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
 80039a4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80039a6:	2300      	movs	r3, #0
 80039a8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d812      	bhi.n	80039e4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	1ad2      	subs	r2, r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d302      	bcc.n	80039d2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80039cc:	2301      	movs	r3, #1
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	e01b      	b.n	8003a0a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80039d2:	4b10      	ldr	r3, [pc, #64]	@ (8003a14 <prvInsertTimerInActiveList+0x7c>)
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	3304      	adds	r3, #4
 80039da:	4619      	mov	r1, r3
 80039dc:	4610      	mov	r0, r2
 80039de:	f7fe fa88 	bl	8001ef2 <vListInsert>
 80039e2:	e012      	b.n	8003a0a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d206      	bcs.n	80039fa <prvInsertTimerInActiveList+0x62>
 80039ec:	68ba      	ldr	r2, [r7, #8]
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d302      	bcc.n	80039fa <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80039f4:	2301      	movs	r3, #1
 80039f6:	617b      	str	r3, [r7, #20]
 80039f8:	e007      	b.n	8003a0a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80039fa:	4b07      	ldr	r3, [pc, #28]	@ (8003a18 <prvInsertTimerInActiveList+0x80>)
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	3304      	adds	r3, #4
 8003a02:	4619      	mov	r1, r3
 8003a04:	4610      	mov	r0, r2
 8003a06:	f7fe fa74 	bl	8001ef2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003a0a:	697b      	ldr	r3, [r7, #20]
    }
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	200001ec 	.word	0x200001ec
 8003a18:	200001e8 	.word	0x200001e8

08003a1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b088      	sub	sp, #32
 8003a20:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8003a22:	f107 0308 	add.w	r3, r7, #8
 8003a26:	2200      	movs	r2, #0
 8003a28:	601a      	str	r2, [r3, #0]
 8003a2a:	605a      	str	r2, [r3, #4]
 8003a2c:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8003a2e:	e0a9      	b.n	8003b84 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f2c0 80a6 	blt.w	8003b84 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	695b      	ldr	r3, [r3, #20]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d004      	beq.n	8003a4e <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	3304      	adds	r3, #4
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fe fa8d 	bl	8001f68 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003a4e:	1d3b      	adds	r3, r7, #4
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff ff81 	bl	8003958 <prvSampleTimeNow>
 8003a56:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	2b08      	cmp	r3, #8
 8003a5e:	f200 808e 	bhi.w	8003b7e <prvProcessReceivedCommands+0x162>
 8003a62:	a201      	add	r2, pc, #4	@ (adr r2, 8003a68 <prvProcessReceivedCommands+0x4c>)
 8003a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a68:	08003a8d 	.word	0x08003a8d
 8003a6c:	08003a8d 	.word	0x08003a8d
 8003a70:	08003af5 	.word	0x08003af5
 8003a74:	08003b09 	.word	0x08003b09
 8003a78:	08003b55 	.word	0x08003b55
 8003a7c:	08003a8d 	.word	0x08003a8d
 8003a80:	08003a8d 	.word	0x08003a8d
 8003a84:	08003af5 	.word	0x08003af5
 8003a88:	08003b09 	.word	0x08003b09
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	18d1      	adds	r1, r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	69f8      	ldr	r0, [r7, #28]
 8003aac:	f7ff ff74 	bl	8003998 <prvInsertTimerInActiveList>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d065      	beq.n	8003b82 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d009      	beq.n	8003ad8 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	699b      	ldr	r3, [r3, #24]
 8003aca:	4413      	add	r3, r2
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	4619      	mov	r1, r3
 8003ad0:	69f8      	ldr	r0, [r7, #28]
 8003ad2:	f7ff fe69 	bl	80037a8 <prvReloadTimer>
 8003ad6:	e008      	b.n	8003aea <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ade:	f023 0301 	bic.w	r3, r3, #1
 8003ae2:	b2da      	uxtb	r2, r3
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
 8003aee:	69f8      	ldr	r0, [r7, #28]
 8003af0:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003af2:	e046      	b.n	8003b82 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003afa:	f023 0301 	bic.w	r3, r3, #1
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003b06:	e03d      	b.n	8003b84 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	b2da      	uxtb	r2, r3
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d10b      	bne.n	8003b40 <prvProcessReceivedCommands+0x124>
    __asm volatile
 8003b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b2c:	f383 8811 	msr	BASEPRI, r3
 8003b30:	f3bf 8f6f 	isb	sy
 8003b34:	f3bf 8f4f 	dsb	sy
 8003b38:	617b      	str	r3, [r7, #20]
}
 8003b3a:	bf00      	nop
 8003b3c:	bf00      	nop
 8003b3e:	e7fd      	b.n	8003b3c <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	699a      	ldr	r2, [r3, #24]
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	18d1      	adds	r1, r2, r3
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	69f8      	ldr	r0, [r7, #28]
 8003b4e:	f7ff ff23 	bl	8003998 <prvInsertTimerInActiveList>
                        break;
 8003b52:	e017      	b.n	8003b84 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d103      	bne.n	8003b6a <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8003b62:	69f8      	ldr	r0, [r7, #28]
 8003b64:	f000 fb80 	bl	8004268 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003b68:	e00c      	b.n	8003b84 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b70:	f023 0301 	bic.w	r3, r3, #1
 8003b74:	b2da      	uxtb	r2, r3
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8003b7c:	e002      	b.n	8003b84 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8003b7e:	bf00      	nop
 8003b80:	e000      	b.n	8003b84 <prvProcessReceivedCommands+0x168>
                        break;
 8003b82:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8003b84:	4b08      	ldr	r3, [pc, #32]	@ (8003ba8 <prvProcessReceivedCommands+0x18c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f107 0108 	add.w	r1, r7, #8
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7fe fb2c 	bl	80021ec <xQueueReceive>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f47f af4a 	bne.w	8003a30 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8003b9c:	bf00      	nop
 8003b9e:	bf00      	nop
 8003ba0:	3720      	adds	r7, #32
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	200001f0 	.word	0x200001f0

08003bac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003bb2:	e009      	b.n	8003bc8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8003bf0 <prvSwitchTimerLists+0x44>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003bbe:	f04f 31ff 	mov.w	r1, #4294967295
 8003bc2:	6838      	ldr	r0, [r7, #0]
 8003bc4:	f7ff fe12 	bl	80037ec <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003bc8:	4b09      	ldr	r3, [pc, #36]	@ (8003bf0 <prvSwitchTimerLists+0x44>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d1f0      	bne.n	8003bb4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003bd2:	4b07      	ldr	r3, [pc, #28]	@ (8003bf0 <prvSwitchTimerLists+0x44>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003bd8:	4b06      	ldr	r3, [pc, #24]	@ (8003bf4 <prvSwitchTimerLists+0x48>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a04      	ldr	r2, [pc, #16]	@ (8003bf0 <prvSwitchTimerLists+0x44>)
 8003bde:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003be0:	4a04      	ldr	r2, [pc, #16]	@ (8003bf4 <prvSwitchTimerLists+0x48>)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6013      	str	r3, [r2, #0]
    }
 8003be6:	bf00      	nop
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	200001e8 	.word	0x200001e8
 8003bf4:	200001ec 	.word	0x200001ec

08003bf8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003bfc:	f000 f9b2 	bl	8003f64 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003c00:	4b12      	ldr	r3, [pc, #72]	@ (8003c4c <prvCheckForValidListAndQueue+0x54>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d11d      	bne.n	8003c44 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003c08:	4811      	ldr	r0, [pc, #68]	@ (8003c50 <prvCheckForValidListAndQueue+0x58>)
 8003c0a:	f7fe f941 	bl	8001e90 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003c0e:	4811      	ldr	r0, [pc, #68]	@ (8003c54 <prvCheckForValidListAndQueue+0x5c>)
 8003c10:	f7fe f93e 	bl	8001e90 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003c14:	4b10      	ldr	r3, [pc, #64]	@ (8003c58 <prvCheckForValidListAndQueue+0x60>)
 8003c16:	4a0e      	ldr	r2, [pc, #56]	@ (8003c50 <prvCheckForValidListAndQueue+0x58>)
 8003c18:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003c1a:	4b10      	ldr	r3, [pc, #64]	@ (8003c5c <prvCheckForValidListAndQueue+0x64>)
 8003c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8003c54 <prvCheckForValidListAndQueue+0x5c>)
 8003c1e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8003c20:	2200      	movs	r2, #0
 8003c22:	210c      	movs	r1, #12
 8003c24:	200a      	movs	r0, #10
 8003c26:	f7fe fa65 	bl	80020f4 <xQueueGenericCreate>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	4a07      	ldr	r2, [pc, #28]	@ (8003c4c <prvCheckForValidListAndQueue+0x54>)
 8003c2e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003c30:	4b06      	ldr	r3, [pc, #24]	@ (8003c4c <prvCheckForValidListAndQueue+0x54>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d005      	beq.n	8003c44 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003c38:	4b04      	ldr	r3, [pc, #16]	@ (8003c4c <prvCheckForValidListAndQueue+0x54>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4908      	ldr	r1, [pc, #32]	@ (8003c60 <prvCheckForValidListAndQueue+0x68>)
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7fe fc50 	bl	80024e4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003c44:	f000 f9c0 	bl	8003fc8 <vPortExitCritical>
    }
 8003c48:	bf00      	nop
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	200001f0 	.word	0x200001f0
 8003c50:	200001c0 	.word	0x200001c0
 8003c54:	200001d4 	.word	0x200001d4
 8003c58:	200001e8 	.word	0x200001e8
 8003c5c:	200001ec 	.word	0x200001ec
 8003c60:	08005d30 	.word	0x08005d30

08003c64 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	3b04      	subs	r3, #4
 8003c74:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003c7c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	3b04      	subs	r3, #4
 8003c82:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f023 0201 	bic.w	r2, r3, #1
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	3b04      	subs	r3, #4
 8003c92:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003c94:	4a0c      	ldr	r2, [pc, #48]	@ (8003cc8 <pxPortInitialiseStack+0x64>)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	3b14      	subs	r3, #20
 8003c9e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	3b04      	subs	r3, #4
 8003caa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f06f 0202 	mvn.w	r2, #2
 8003cb2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	3b20      	subs	r3, #32
 8003cb8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003cba:	68fb      	ldr	r3, [r7, #12]
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3714      	adds	r7, #20
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr
 8003cc8:	08003ccd 	.word	0x08003ccd

08003ccc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003cd6:	4b13      	ldr	r3, [pc, #76]	@ (8003d24 <prvTaskExitError+0x58>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cde:	d00b      	beq.n	8003cf8 <prvTaskExitError+0x2c>
    __asm volatile
 8003ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce4:	f383 8811 	msr	BASEPRI, r3
 8003ce8:	f3bf 8f6f 	isb	sy
 8003cec:	f3bf 8f4f 	dsb	sy
 8003cf0:	60fb      	str	r3, [r7, #12]
}
 8003cf2:	bf00      	nop
 8003cf4:	bf00      	nop
 8003cf6:	e7fd      	b.n	8003cf4 <prvTaskExitError+0x28>
    __asm volatile
 8003cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cfc:	f383 8811 	msr	BASEPRI, r3
 8003d00:	f3bf 8f6f 	isb	sy
 8003d04:	f3bf 8f4f 	dsb	sy
 8003d08:	60bb      	str	r3, [r7, #8]
}
 8003d0a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003d0c:	bf00      	nop
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0fc      	beq.n	8003d0e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	3714      	adds	r7, #20
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	20000010 	.word	0x20000010
	...

08003d30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003d30:	4b07      	ldr	r3, [pc, #28]	@ (8003d50 <pxCurrentTCBConst2>)
 8003d32:	6819      	ldr	r1, [r3, #0]
 8003d34:	6808      	ldr	r0, [r1, #0]
 8003d36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d3a:	f380 8809 	msr	PSP, r0
 8003d3e:	f3bf 8f6f 	isb	sy
 8003d42:	f04f 0000 	mov.w	r0, #0
 8003d46:	f380 8811 	msr	BASEPRI, r0
 8003d4a:	4770      	bx	lr
 8003d4c:	f3af 8000 	nop.w

08003d50 <pxCurrentTCBConst2>:
 8003d50:	200000bc 	.word	0x200000bc
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8003d54:	bf00      	nop
 8003d56:	bf00      	nop

08003d58 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003d58:	4808      	ldr	r0, [pc, #32]	@ (8003d7c <prvPortStartFirstTask+0x24>)
 8003d5a:	6800      	ldr	r0, [r0, #0]
 8003d5c:	6800      	ldr	r0, [r0, #0]
 8003d5e:	f380 8808 	msr	MSP, r0
 8003d62:	f04f 0000 	mov.w	r0, #0
 8003d66:	f380 8814 	msr	CONTROL, r0
 8003d6a:	b662      	cpsie	i
 8003d6c:	b661      	cpsie	f
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	f3bf 8f6f 	isb	sy
 8003d76:	df00      	svc	0
 8003d78:	bf00      	nop
 8003d7a:	0000      	.short	0x0000
 8003d7c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8003d80:	bf00      	nop
 8003d82:	bf00      	nop

08003d84 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b08c      	sub	sp, #48	@ 0x30
 8003d88:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003d8a:	4b69      	ldr	r3, [pc, #420]	@ (8003f30 <xPortStartScheduler+0x1ac>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a69      	ldr	r2, [pc, #420]	@ (8003f34 <xPortStartScheduler+0x1b0>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d10b      	bne.n	8003dac <xPortStartScheduler+0x28>
    __asm volatile
 8003d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d98:	f383 8811 	msr	BASEPRI, r3
 8003d9c:	f3bf 8f6f 	isb	sy
 8003da0:	f3bf 8f4f 	dsb	sy
 8003da4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003da6:	bf00      	nop
 8003da8:	bf00      	nop
 8003daa:	e7fd      	b.n	8003da8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003dac:	4b60      	ldr	r3, [pc, #384]	@ (8003f30 <xPortStartScheduler+0x1ac>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a61      	ldr	r2, [pc, #388]	@ (8003f38 <xPortStartScheduler+0x1b4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d10b      	bne.n	8003dce <xPortStartScheduler+0x4a>
    __asm volatile
 8003db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dba:	f383 8811 	msr	BASEPRI, r3
 8003dbe:	f3bf 8f6f 	isb	sy
 8003dc2:	f3bf 8f4f 	dsb	sy
 8003dc6:	623b      	str	r3, [r7, #32]
}
 8003dc8:	bf00      	nop
 8003dca:	bf00      	nop
 8003dcc:	e7fd      	b.n	8003dca <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8003dce:	4b5b      	ldr	r3, [pc, #364]	@ (8003f3c <xPortStartScheduler+0x1b8>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8003dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dd6:	332c      	adds	r3, #44	@ 0x2c
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a59      	ldr	r2, [pc, #356]	@ (8003f40 <xPortStartScheduler+0x1bc>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d00b      	beq.n	8003df8 <xPortStartScheduler+0x74>
    __asm volatile
 8003de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de4:	f383 8811 	msr	BASEPRI, r3
 8003de8:	f3bf 8f6f 	isb	sy
 8003dec:	f3bf 8f4f 	dsb	sy
 8003df0:	61fb      	str	r3, [r7, #28]
}
 8003df2:	bf00      	nop
 8003df4:	bf00      	nop
 8003df6:	e7fd      	b.n	8003df4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8003df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dfa:	3338      	adds	r3, #56	@ 0x38
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a51      	ldr	r2, [pc, #324]	@ (8003f44 <xPortStartScheduler+0x1c0>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d00b      	beq.n	8003e1c <xPortStartScheduler+0x98>
    __asm volatile
 8003e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e08:	f383 8811 	msr	BASEPRI, r3
 8003e0c:	f3bf 8f6f 	isb	sy
 8003e10:	f3bf 8f4f 	dsb	sy
 8003e14:	61bb      	str	r3, [r7, #24]
}
 8003e16:	bf00      	nop
 8003e18:	bf00      	nop
 8003e1a:	e7fd      	b.n	8003e18 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003e20:	4b49      	ldr	r3, [pc, #292]	@ (8003f48 <xPortStartScheduler+0x1c4>)
 8003e22:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8003e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e2e:	22ff      	movs	r2, #255	@ 0xff
 8003e30:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003e3a:	79fb      	ldrb	r3, [r7, #7]
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	4b41      	ldr	r3, [pc, #260]	@ (8003f4c <xPortStartScheduler+0x1c8>)
 8003e46:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8003e48:	4b40      	ldr	r3, [pc, #256]	@ (8003f4c <xPortStartScheduler+0x1c8>)
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d10b      	bne.n	8003e68 <xPortStartScheduler+0xe4>
    __asm volatile
 8003e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e54:	f383 8811 	msr	BASEPRI, r3
 8003e58:	f3bf 8f6f 	isb	sy
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	617b      	str	r3, [r7, #20]
}
 8003e62:	bf00      	nop
 8003e64:	bf00      	nop
 8003e66:	e7fd      	b.n	8003e64 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8003e68:	79fb      	ldrb	r3, [r7, #7]
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	43db      	mvns	r3, r3
 8003e6e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d013      	beq.n	8003e9e <xPortStartScheduler+0x11a>
    __asm volatile
 8003e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e7a:	f383 8811 	msr	BASEPRI, r3
 8003e7e:	f3bf 8f6f 	isb	sy
 8003e82:	f3bf 8f4f 	dsb	sy
 8003e86:	613b      	str	r3, [r7, #16]
}
 8003e88:	bf00      	nop
 8003e8a:	bf00      	nop
 8003e8c:	e7fd      	b.n	8003e8a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	3301      	adds	r3, #1
 8003e92:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003e9e:	79fb      	ldrb	r3, [r7, #7]
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea6:	2b80      	cmp	r3, #128	@ 0x80
 8003ea8:	d0f1      	beq.n	8003e8e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d103      	bne.n	8003eb8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8003eb0:	4b27      	ldr	r3, [pc, #156]	@ (8003f50 <xPortStartScheduler+0x1cc>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	e004      	b.n	8003ec2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	f1c3 0307 	rsb	r3, r3, #7
 8003ebe:	4a24      	ldr	r2, [pc, #144]	@ (8003f50 <xPortStartScheduler+0x1cc>)
 8003ec0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ec2:	4b23      	ldr	r3, [pc, #140]	@ (8003f50 <xPortStartScheduler+0x1cc>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	021b      	lsls	r3, r3, #8
 8003ec8:	4a21      	ldr	r2, [pc, #132]	@ (8003f50 <xPortStartScheduler+0x1cc>)
 8003eca:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003ecc:	4b20      	ldr	r3, [pc, #128]	@ (8003f50 <xPortStartScheduler+0x1cc>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ed4:	4a1e      	ldr	r2, [pc, #120]	@ (8003f50 <xPortStartScheduler+0x1cc>)
 8003ed6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8003ed8:	7bfb      	ldrb	r3, [r7, #15]
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ede:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8003f54 <xPortStartScheduler+0x1d0>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a1b      	ldr	r2, [pc, #108]	@ (8003f54 <xPortStartScheduler+0x1d0>)
 8003ee6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003eea:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003eec:	4b19      	ldr	r3, [pc, #100]	@ (8003f54 <xPortStartScheduler+0x1d0>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a18      	ldr	r2, [pc, #96]	@ (8003f54 <xPortStartScheduler+0x1d0>)
 8003ef2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ef6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8003ef8:	4b17      	ldr	r3, [pc, #92]	@ (8003f58 <xPortStartScheduler+0x1d4>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003efe:	f000 f8ed 	bl	80040dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003f02:	4b16      	ldr	r3, [pc, #88]	@ (8003f5c <xPortStartScheduler+0x1d8>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003f08:	f000 f90c 	bl	8004124 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003f0c:	4b14      	ldr	r3, [pc, #80]	@ (8003f60 <xPortStartScheduler+0x1dc>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a13      	ldr	r2, [pc, #76]	@ (8003f60 <xPortStartScheduler+0x1dc>)
 8003f12:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003f16:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003f18:	f7ff ff1e 	bl	8003d58 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003f1c:	f7ff f85a 	bl	8002fd4 <vTaskSwitchContext>
    prvTaskExitError();
 8003f20:	f7ff fed4 	bl	8003ccc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3730      	adds	r7, #48	@ 0x30
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	e000ed00 	.word	0xe000ed00
 8003f34:	410fc271 	.word	0x410fc271
 8003f38:	410fc270 	.word	0x410fc270
 8003f3c:	e000ed08 	.word	0xe000ed08
 8003f40:	08003d31 	.word	0x08003d31
 8003f44:	08004021 	.word	0x08004021
 8003f48:	e000e400 	.word	0xe000e400
 8003f4c:	200001fc 	.word	0x200001fc
 8003f50:	20000200 	.word	0x20000200
 8003f54:	e000ed20 	.word	0xe000ed20
 8003f58:	e000ed1c 	.word	0xe000ed1c
 8003f5c:	20000010 	.word	0x20000010
 8003f60:	e000ef34 	.word	0xe000ef34

08003f64 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
    __asm volatile
 8003f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6e:	f383 8811 	msr	BASEPRI, r3
 8003f72:	f3bf 8f6f 	isb	sy
 8003f76:	f3bf 8f4f 	dsb	sy
 8003f7a:	607b      	str	r3, [r7, #4]
}
 8003f7c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003f7e:	4b10      	ldr	r3, [pc, #64]	@ (8003fc0 <vPortEnterCritical+0x5c>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	3301      	adds	r3, #1
 8003f84:	4a0e      	ldr	r2, [pc, #56]	@ (8003fc0 <vPortEnterCritical+0x5c>)
 8003f86:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003f88:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc0 <vPortEnterCritical+0x5c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d110      	bne.n	8003fb2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003f90:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <vPortEnterCritical+0x60>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00b      	beq.n	8003fb2 <vPortEnterCritical+0x4e>
    __asm volatile
 8003f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f9e:	f383 8811 	msr	BASEPRI, r3
 8003fa2:	f3bf 8f6f 	isb	sy
 8003fa6:	f3bf 8f4f 	dsb	sy
 8003faa:	603b      	str	r3, [r7, #0]
}
 8003fac:	bf00      	nop
 8003fae:	bf00      	nop
 8003fb0:	e7fd      	b.n	8003fae <vPortEnterCritical+0x4a>
    }
}
 8003fb2:	bf00      	nop
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	20000010 	.word	0x20000010
 8003fc4:	e000ed04 	.word	0xe000ed04

08003fc8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003fce:	4b12      	ldr	r3, [pc, #72]	@ (8004018 <vPortExitCritical+0x50>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10b      	bne.n	8003fee <vPortExitCritical+0x26>
    __asm volatile
 8003fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fda:	f383 8811 	msr	BASEPRI, r3
 8003fde:	f3bf 8f6f 	isb	sy
 8003fe2:	f3bf 8f4f 	dsb	sy
 8003fe6:	607b      	str	r3, [r7, #4]
}
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	e7fd      	b.n	8003fea <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003fee:	4b0a      	ldr	r3, [pc, #40]	@ (8004018 <vPortExitCritical+0x50>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	4a08      	ldr	r2, [pc, #32]	@ (8004018 <vPortExitCritical+0x50>)
 8003ff6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003ff8:	4b07      	ldr	r3, [pc, #28]	@ (8004018 <vPortExitCritical+0x50>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d105      	bne.n	800400c <vPortExitCritical+0x44>
 8004000:	2300      	movs	r3, #0
 8004002:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800400a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	20000010 	.word	0x20000010
 800401c:	00000000 	.word	0x00000000

08004020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004020:	f3ef 8009 	mrs	r0, PSP
 8004024:	f3bf 8f6f 	isb	sy
 8004028:	4b15      	ldr	r3, [pc, #84]	@ (8004080 <pxCurrentTCBConst>)
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	f01e 0f10 	tst.w	lr, #16
 8004030:	bf08      	it	eq
 8004032:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004036:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800403a:	6010      	str	r0, [r2, #0]
 800403c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004040:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004044:	f380 8811 	msr	BASEPRI, r0
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f7fe ffc0 	bl	8002fd4 <vTaskSwitchContext>
 8004054:	f04f 0000 	mov.w	r0, #0
 8004058:	f380 8811 	msr	BASEPRI, r0
 800405c:	bc09      	pop	{r0, r3}
 800405e:	6819      	ldr	r1, [r3, #0]
 8004060:	6808      	ldr	r0, [r1, #0]
 8004062:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004066:	f01e 0f10 	tst.w	lr, #16
 800406a:	bf08      	it	eq
 800406c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004070:	f380 8809 	msr	PSP, r0
 8004074:	f3bf 8f6f 	isb	sy
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	f3af 8000 	nop.w

08004080 <pxCurrentTCBConst>:
 8004080:	200000bc 	.word	0x200000bc
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004084:	bf00      	nop
 8004086:	bf00      	nop

08004088 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
    __asm volatile
 800408e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004092:	f383 8811 	msr	BASEPRI, r3
 8004096:	f3bf 8f6f 	isb	sy
 800409a:	f3bf 8f4f 	dsb	sy
 800409e:	607b      	str	r3, [r7, #4]
}
 80040a0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 80040a2:	f001 f929 	bl	80052f8 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80040a6:	f7fe fe73 	bl	8002d90 <xTaskIncrementTick>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d006      	beq.n	80040be <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 80040b0:	f001 f980 	bl	80053b4 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80040b4:	4b08      	ldr	r3, [pc, #32]	@ (80040d8 <SysTick_Handler+0x50>)
 80040b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	e001      	b.n	80040c2 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 80040be:	f001 f95d 	bl	800537c <SEGGER_SYSVIEW_RecordExitISR>
 80040c2:	2300      	movs	r3, #0
 80040c4:	603b      	str	r3, [r7, #0]
    __asm volatile
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	f383 8811 	msr	BASEPRI, r3
}
 80040cc:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80040ce:	bf00      	nop
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	e000ed04 	.word	0xe000ed04

080040dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80040e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004110 <vPortSetupTimerInterrupt+0x34>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80040e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004114 <vPortSetupTimerInterrupt+0x38>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80040ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004118 <vPortSetupTimerInterrupt+0x3c>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a0a      	ldr	r2, [pc, #40]	@ (800411c <vPortSetupTimerInterrupt+0x40>)
 80040f2:	fba2 2303 	umull	r2, r3, r2, r3
 80040f6:	099b      	lsrs	r3, r3, #6
 80040f8:	4a09      	ldr	r2, [pc, #36]	@ (8004120 <vPortSetupTimerInterrupt+0x44>)
 80040fa:	3b01      	subs	r3, #1
 80040fc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80040fe:	4b04      	ldr	r3, [pc, #16]	@ (8004110 <vPortSetupTimerInterrupt+0x34>)
 8004100:	2207      	movs	r2, #7
 8004102:	601a      	str	r2, [r3, #0]
}
 8004104:	bf00      	nop
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	e000e010 	.word	0xe000e010
 8004114:	e000e018 	.word	0xe000e018
 8004118:	20000000 	.word	0x20000000
 800411c:	10624dd3 	.word	0x10624dd3
 8004120:	e000e014 	.word	0xe000e014

08004124 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004124:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004134 <vPortEnableVFP+0x10>
 8004128:	6801      	ldr	r1, [r0, #0]
 800412a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800412e:	6001      	str	r1, [r0, #0]
 8004130:	4770      	bx	lr
 8004132:	0000      	.short	0x0000
 8004134:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8004138:	bf00      	nop
 800413a:	bf00      	nop

0800413c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004142:	f3ef 8305 	mrs	r3, IPSR
 8004146:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b0f      	cmp	r3, #15
 800414c:	d915      	bls.n	800417a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800414e:	4a18      	ldr	r2, [pc, #96]	@ (80041b0 <vPortValidateInterruptPriority+0x74>)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	4413      	add	r3, r2
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004158:	4b16      	ldr	r3, [pc, #88]	@ (80041b4 <vPortValidateInterruptPriority+0x78>)
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	7afa      	ldrb	r2, [r7, #11]
 800415e:	429a      	cmp	r2, r3
 8004160:	d20b      	bcs.n	800417a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8004162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004166:	f383 8811 	msr	BASEPRI, r3
 800416a:	f3bf 8f6f 	isb	sy
 800416e:	f3bf 8f4f 	dsb	sy
 8004172:	607b      	str	r3, [r7, #4]
}
 8004174:	bf00      	nop
 8004176:	bf00      	nop
 8004178:	e7fd      	b.n	8004176 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800417a:	4b0f      	ldr	r3, [pc, #60]	@ (80041b8 <vPortValidateInterruptPriority+0x7c>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004182:	4b0e      	ldr	r3, [pc, #56]	@ (80041bc <vPortValidateInterruptPriority+0x80>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	429a      	cmp	r2, r3
 8004188:	d90b      	bls.n	80041a2 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800418a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800418e:	f383 8811 	msr	BASEPRI, r3
 8004192:	f3bf 8f6f 	isb	sy
 8004196:	f3bf 8f4f 	dsb	sy
 800419a:	603b      	str	r3, [r7, #0]
}
 800419c:	bf00      	nop
 800419e:	bf00      	nop
 80041a0:	e7fd      	b.n	800419e <vPortValidateInterruptPriority+0x62>
    }
 80041a2:	bf00      	nop
 80041a4:	3714      	adds	r7, #20
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	e000e3f0 	.word	0xe000e3f0
 80041b4:	200001fc 	.word	0x200001fc
 80041b8:	e000ed0c 	.word	0xe000ed0c
 80041bc:	20000200 	.word	0x20000200

080041c0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 80041c8:	2300      	movs	r3, #0
 80041ca:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00e      	beq.n	80041f4 <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f023 0307 	bic.w	r3, r3, #7
 80041dc:	3308      	adds	r3, #8
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d205      	bcs.n	80041f0 <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f023 0307 	bic.w	r3, r3, #7
 80041ea:	3308      	adds	r3, #8
 80041ec:	607b      	str	r3, [r7, #4]
 80041ee:	e001      	b.n	80041f4 <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 80041f0:	2300      	movs	r3, #0
 80041f2:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 80041f4:	f7fe fc84 	bl	8002b00 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 80041f8:	4b17      	ldr	r3, [pc, #92]	@ (8004258 <pvPortMalloc+0x98>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d105      	bne.n	800420c <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8004200:	4b16      	ldr	r3, [pc, #88]	@ (800425c <pvPortMalloc+0x9c>)
 8004202:	f023 0307 	bic.w	r3, r3, #7
 8004206:	461a      	mov	r2, r3
 8004208:	4b13      	ldr	r3, [pc, #76]	@ (8004258 <pvPortMalloc+0x98>)
 800420a:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d01a      	beq.n	8004248 <pvPortMalloc+0x88>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8004212:	4b13      	ldr	r3, [pc, #76]	@ (8004260 <pvPortMalloc+0xa0>)
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 800421a:	4a12      	ldr	r2, [pc, #72]	@ (8004264 <pvPortMalloc+0xa4>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d813      	bhi.n	8004248 <pvPortMalloc+0x88>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 8004220:	4b0f      	ldr	r3, [pc, #60]	@ (8004260 <pvPortMalloc+0xa0>)
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	441a      	add	r2, r3
 8004228:	4b0d      	ldr	r3, [pc, #52]	@ (8004260 <pvPortMalloc+0xa0>)
 800422a:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 800422c:	429a      	cmp	r2, r3
 800422e:	d90b      	bls.n	8004248 <pvPortMalloc+0x88>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 8004230:	4b09      	ldr	r3, [pc, #36]	@ (8004258 <pvPortMalloc+0x98>)
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	4b0a      	ldr	r3, [pc, #40]	@ (8004260 <pvPortMalloc+0xa0>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4413      	add	r3, r2
 800423a:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 800423c:	4b08      	ldr	r3, [pc, #32]	@ (8004260 <pvPortMalloc+0xa0>)
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4413      	add	r3, r2
 8004244:	4a06      	ldr	r2, [pc, #24]	@ (8004260 <pvPortMalloc+0xa0>)
 8004246:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004248:	f7fe fc68 	bl	8002b1c <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 800424c:	68fb      	ldr	r3, [r7, #12]
}
 800424e:	4618      	mov	r0, r3
 8004250:	3710      	adds	r7, #16
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	20012e08 	.word	0x20012e08
 800425c:	2000020b 	.word	0x2000020b
 8004260:	20012e04 	.word	0x20012e04
 8004264:	00012bf7 	.word	0x00012bf7

08004268 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004268:	b480      	push	{r7}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00b      	beq.n	800428e <vPortFree+0x26>
    __asm volatile
 8004276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800427a:	f383 8811 	msr	BASEPRI, r3
 800427e:	f3bf 8f6f 	isb	sy
 8004282:	f3bf 8f4f 	dsb	sy
 8004286:	60fb      	str	r3, [r7, #12]
}
 8004288:	bf00      	nop
 800428a:	bf00      	nop
 800428c:	e7fd      	b.n	800428a <vPortFree+0x22>
}
 800428e:	bf00      	nop
 8004290:	3714      	adds	r7, #20
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
	...

0800429c <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80042a0:	4803      	ldr	r0, [pc, #12]	@ (80042b0 <_cbSendSystemDesc+0x14>)
 80042a2:	f000 ffd3 	bl	800524c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80042a6:	4803      	ldr	r0, [pc, #12]	@ (80042b4 <_cbSendSystemDesc+0x18>)
 80042a8:	f000 ffd0 	bl	800524c <SEGGER_SYSVIEW_SendSysDesc>
}
 80042ac:	bf00      	nop
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	08005d38 	.word	0x08005d38
 80042b4:	08005d68 	.word	0x08005d68

080042b8 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80042b8:	b580      	push	{r7, lr}
 80042ba:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80042bc:	4b06      	ldr	r3, [pc, #24]	@ (80042d8 <SEGGER_SYSVIEW_Conf+0x20>)
 80042be:	6818      	ldr	r0, [r3, #0]
 80042c0:	4b05      	ldr	r3, [pc, #20]	@ (80042d8 <SEGGER_SYSVIEW_Conf+0x20>)
 80042c2:	6819      	ldr	r1, [r3, #0]
 80042c4:	4b05      	ldr	r3, [pc, #20]	@ (80042dc <SEGGER_SYSVIEW_Conf+0x24>)
 80042c6:	4a06      	ldr	r2, [pc, #24]	@ (80042e0 <SEGGER_SYSVIEW_Conf+0x28>)
 80042c8:	f000 fc46 	bl	8004b58 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80042cc:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80042d0:	f000 fc86 	bl	8004be0 <SEGGER_SYSVIEW_SetRAMBase>
}
 80042d4:	bf00      	nop
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20000000 	.word	0x20000000
 80042dc:	0800429d 	.word	0x0800429d
 80042e0:	08005e24 	.word	0x08005e24

080042e4 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80042ea:	4b26      	ldr	r3, [pc, #152]	@ (8004384 <_DoInit+0xa0>)
 80042ec:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80042ee:	22a8      	movs	r2, #168	@ 0xa8
 80042f0:	2100      	movs	r1, #0
 80042f2:	6838      	ldr	r0, [r7, #0]
 80042f4:	f001 fcc7 	bl	8005c86 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	2203      	movs	r2, #3
 80042fc:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2203      	movs	r2, #3
 8004302:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	4a20      	ldr	r2, [pc, #128]	@ (8004388 <_DoInit+0xa4>)
 8004308:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	4a1f      	ldr	r2, [pc, #124]	@ (800438c <_DoInit+0xa8>)
 800430e:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004316:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	2200      	movs	r2, #0
 800431c:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2200      	movs	r2, #0
 8004322:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	2200      	movs	r2, #0
 8004328:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	4a16      	ldr	r2, [pc, #88]	@ (8004388 <_DoInit+0xa4>)
 800432e:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	4a17      	ldr	r2, [pc, #92]	@ (8004390 <_DoInit+0xac>)
 8004334:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2210      	movs	r2, #16
 800433a:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	2200      	movs	r2, #0
 8004340:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2200      	movs	r2, #0
 8004346:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	2200      	movs	r2, #0
 800434c:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800434e:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8004352:	2300      	movs	r3, #0
 8004354:	607b      	str	r3, [r7, #4]
 8004356:	e00c      	b.n	8004372 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f1c3 030f 	rsb	r3, r3, #15
 800435e:	4a0d      	ldr	r2, [pc, #52]	@ (8004394 <_DoInit+0xb0>)
 8004360:	5cd1      	ldrb	r1, [r2, r3]
 8004362:	683a      	ldr	r2, [r7, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4413      	add	r3, r2
 8004368:	460a      	mov	r2, r1
 800436a:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	3301      	adds	r3, #1
 8004370:	607b      	str	r3, [r7, #4]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b0f      	cmp	r3, #15
 8004376:	d9ef      	bls.n	8004358 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8004378:	f3bf 8f5f 	dmb	sy
}
 800437c:	bf00      	nop
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	20012e0c 	.word	0x20012e0c
 8004388:	08005d78 	.word	0x08005d78
 800438c:	20012eb4 	.word	0x20012eb4
 8004390:	200132b4 	.word	0x200132b4
 8004394:	08005e04 	.word	0x08005e04

08004398 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004398:	b580      	push	{r7, lr}
 800439a:	b08c      	sub	sp, #48	@ 0x30
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80043a4:	4b3e      	ldr	r3, [pc, #248]	@ (80044a0 <SEGGER_RTT_ReadNoLock+0x108>)
 80043a6:	623b      	str	r3, [r7, #32]
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b53      	cmp	r3, #83	@ 0x53
 80043b0:	d001      	beq.n	80043b6 <SEGGER_RTT_ReadNoLock+0x1e>
 80043b2:	f7ff ff97 	bl	80042e4 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	4613      	mov	r3, r2
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	4413      	add	r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	3360      	adds	r3, #96	@ 0x60
 80043c2:	4a37      	ldr	r2, [pc, #220]	@ (80044a0 <SEGGER_RTT_ReadNoLock+0x108>)
 80043c4:	4413      	add	r3, r2
 80043c6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80043d8:	2300      	movs	r3, #0
 80043da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80043dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d92b      	bls.n	800443c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4293      	cmp	r3, r2
 80043f4:	bf28      	it	cs
 80043f6:	4613      	movcs	r3, r2
 80043f8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	685a      	ldr	r2, [r3, #4]
 80043fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004400:	4413      	add	r3, r2
 8004402:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	6939      	ldr	r1, [r7, #16]
 8004408:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800440a:	f001 fc69 	bl	8005ce0 <memcpy>
    NumBytesRead += NumBytesRem;
 800440e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	4413      	add	r3, r2
 8004414:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	4413      	add	r3, r2
 800441c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004426:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	4413      	add	r3, r2
 800442c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004434:	429a      	cmp	r2, r3
 8004436:	d101      	bne.n	800443c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004438:	2300      	movs	r3, #0
 800443a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4293      	cmp	r3, r2
 800444a:	bf28      	it	cs
 800444c:	4613      	movcs	r3, r2
 800444e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d019      	beq.n	800448a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445c:	4413      	add	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	6939      	ldr	r1, [r7, #16]
 8004464:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004466:	f001 fc3b 	bl	8005ce0 <memcpy>
    NumBytesRead += NumBytesRem;
 800446a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	4413      	add	r3, r2
 8004470:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8004472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	4413      	add	r3, r2
 8004478:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004482:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	4413      	add	r3, r2
 8004488:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800448a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d002      	beq.n	8004496 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004494:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004498:	4618      	mov	r0, r3
 800449a:	3730      	adds	r7, #48	@ 0x30
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	20012e0c 	.word	0x20012e0c

080044a4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b088      	sub	sp, #32
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
 80044b0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80044b2:	4b3d      	ldr	r3, [pc, #244]	@ (80045a8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80044b4:	61bb      	str	r3, [r7, #24]
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	2b53      	cmp	r3, #83	@ 0x53
 80044be:	d001      	beq.n	80044c4 <SEGGER_RTT_AllocUpBuffer+0x20>
 80044c0:	f7ff ff10 	bl	80042e4 <_DoInit>
  SEGGER_RTT_LOCK();
 80044c4:	f3ef 8311 	mrs	r3, BASEPRI
 80044c8:	f04f 0120 	mov.w	r1, #32
 80044cc:	f381 8811 	msr	BASEPRI, r1
 80044d0:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80044d2:	4b35      	ldr	r3, [pc, #212]	@ (80045a8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80044d4:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80044da:	6939      	ldr	r1, [r7, #16]
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	4613      	mov	r3, r2
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	4413      	add	r3, r2
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	440b      	add	r3, r1
 80044ea:	3304      	adds	r3, #4
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d008      	beq.n	8004504 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	3301      	adds	r3, #1
 80044f6:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	69fa      	ldr	r2, [r7, #28]
 80044fe:	429a      	cmp	r2, r3
 8004500:	dbeb      	blt.n	80044da <SEGGER_RTT_AllocUpBuffer+0x36>
 8004502:	e000      	b.n	8004506 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004504:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	69fa      	ldr	r2, [r7, #28]
 800450c:	429a      	cmp	r2, r3
 800450e:	da3f      	bge.n	8004590 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004510:	6939      	ldr	r1, [r7, #16]
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	1c5a      	adds	r2, r3, #1
 8004516:	4613      	mov	r3, r2
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	4413      	add	r3, r2
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	440b      	add	r3, r1
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004524:	6939      	ldr	r1, [r7, #16]
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	1c5a      	adds	r2, r3, #1
 800452a:	4613      	mov	r3, r2
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	4413      	add	r3, r2
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	440b      	add	r3, r1
 8004534:	3304      	adds	r3, #4
 8004536:	68ba      	ldr	r2, [r7, #8]
 8004538:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800453a:	6939      	ldr	r1, [r7, #16]
 800453c:	69fa      	ldr	r2, [r7, #28]
 800453e:	4613      	mov	r3, r2
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	4413      	add	r3, r2
 8004544:	00db      	lsls	r3, r3, #3
 8004546:	440b      	add	r3, r1
 8004548:	3320      	adds	r3, #32
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800454e:	6939      	ldr	r1, [r7, #16]
 8004550:	69fa      	ldr	r2, [r7, #28]
 8004552:	4613      	mov	r3, r2
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	4413      	add	r3, r2
 8004558:	00db      	lsls	r3, r3, #3
 800455a:	440b      	add	r3, r1
 800455c:	3328      	adds	r3, #40	@ 0x28
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004562:	6939      	ldr	r1, [r7, #16]
 8004564:	69fa      	ldr	r2, [r7, #28]
 8004566:	4613      	mov	r3, r2
 8004568:	005b      	lsls	r3, r3, #1
 800456a:	4413      	add	r3, r2
 800456c:	00db      	lsls	r3, r3, #3
 800456e:	440b      	add	r3, r1
 8004570:	3324      	adds	r3, #36	@ 0x24
 8004572:	2200      	movs	r2, #0
 8004574:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004576:	6939      	ldr	r1, [r7, #16]
 8004578:	69fa      	ldr	r2, [r7, #28]
 800457a:	4613      	mov	r3, r2
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	4413      	add	r3, r2
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	440b      	add	r3, r1
 8004584:	332c      	adds	r3, #44	@ 0x2c
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800458a:	f3bf 8f5f 	dmb	sy
 800458e:	e002      	b.n	8004596 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004590:	f04f 33ff 	mov.w	r3, #4294967295
 8004594:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800459c:	69fb      	ldr	r3, [r7, #28]
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3720      	adds	r7, #32
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	20012e0c 	.word	0x20012e0c

080045ac <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b08a      	sub	sp, #40	@ 0x28
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
 80045b8:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80045ba:	4b21      	ldr	r3, [pc, #132]	@ (8004640 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80045bc:	623b      	str	r3, [r7, #32]
 80045be:	6a3b      	ldr	r3, [r7, #32]
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b53      	cmp	r3, #83	@ 0x53
 80045c6:	d001      	beq.n	80045cc <SEGGER_RTT_ConfigDownBuffer+0x20>
 80045c8:	f7ff fe8c 	bl	80042e4 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80045cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004640 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80045ce:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d82c      	bhi.n	8004630 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80045d6:	f3ef 8311 	mrs	r3, BASEPRI
 80045da:	f04f 0120 	mov.w	r1, #32
 80045de:	f381 8811 	msr	BASEPRI, r1
 80045e2:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	4613      	mov	r3, r2
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	4413      	add	r3, r2
 80045ec:	00db      	lsls	r3, r3, #3
 80045ee:	3360      	adds	r3, #96	@ 0x60
 80045f0:	69fa      	ldr	r2, [r7, #28]
 80045f2:	4413      	add	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00e      	beq.n	800461a <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	2200      	movs	r2, #0
 8004612:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	2200      	movs	r2, #0
 8004618:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800461e:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004620:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800462a:	2300      	movs	r3, #0
 800462c:	627b      	str	r3, [r7, #36]	@ 0x24
 800462e:	e002      	b.n	8004636 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8004630:	f04f 33ff 	mov.w	r3, #4294967295
 8004634:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8004636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004638:	4618      	mov	r0, r3
 800463a:	3728      	adds	r7, #40	@ 0x28
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}
 8004640:	20012e0c 	.word	0x20012e0c

08004644 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004644:	b480      	push	{r7}
 8004646:	b087      	sub	sp, #28
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	60fa      	str	r2, [r7, #12]
 800465a:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b80      	cmp	r3, #128	@ 0x80
 8004660:	d90a      	bls.n	8004678 <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8004662:	2380      	movs	r3, #128	@ 0x80
 8004664:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 8004666:	e007      	b.n	8004678 <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	1c53      	adds	r3, r2, #1
 800466c:	60bb      	str	r3, [r7, #8]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	1c59      	adds	r1, r3, #1
 8004672:	60f9      	str	r1, [r7, #12]
 8004674:	7812      	ldrb	r2, [r2, #0]
 8004676:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	1e5a      	subs	r2, r3, #1
 800467c:	607a      	str	r2, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <_EncodeStr+0x46>
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1ee      	bne.n	8004668 <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 800468a:	68ba      	ldr	r2, [r7, #8]
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	b2da      	uxtb	r2, r3
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8004696:	68fb      	ldr	r3, [r7, #12]
}
 8004698:	4618      	mov	r0, r3
 800469a:	371c      	adds	r7, #28
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	3307      	adds	r3, #7
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80046c2:	4b34      	ldr	r3, [pc, #208]	@ (8004794 <_HandleIncomingPacket+0xd8>)
 80046c4:	7e1b      	ldrb	r3, [r3, #24]
 80046c6:	4618      	mov	r0, r3
 80046c8:	1cfb      	adds	r3, r7, #3
 80046ca:	2201      	movs	r2, #1
 80046cc:	4619      	mov	r1, r3
 80046ce:	f7ff fe63 	bl	8004398 <SEGGER_RTT_ReadNoLock>
 80046d2:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d057      	beq.n	800478a <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 80046da:	78fb      	ldrb	r3, [r7, #3]
 80046dc:	2b80      	cmp	r3, #128	@ 0x80
 80046de:	d031      	beq.n	8004744 <_HandleIncomingPacket+0x88>
 80046e0:	2b80      	cmp	r3, #128	@ 0x80
 80046e2:	dc40      	bgt.n	8004766 <_HandleIncomingPacket+0xaa>
 80046e4:	2b07      	cmp	r3, #7
 80046e6:	dc15      	bgt.n	8004714 <_HandleIncomingPacket+0x58>
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	dd3c      	ble.n	8004766 <_HandleIncomingPacket+0xaa>
 80046ec:	3b01      	subs	r3, #1
 80046ee:	2b06      	cmp	r3, #6
 80046f0:	d839      	bhi.n	8004766 <_HandleIncomingPacket+0xaa>
 80046f2:	a201      	add	r2, pc, #4	@ (adr r2, 80046f8 <_HandleIncomingPacket+0x3c>)
 80046f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f8:	0800471b 	.word	0x0800471b
 80046fc:	08004721 	.word	0x08004721
 8004700:	08004727 	.word	0x08004727
 8004704:	0800472d 	.word	0x0800472d
 8004708:	08004733 	.word	0x08004733
 800470c:	08004739 	.word	0x08004739
 8004710:	0800473f 	.word	0x0800473f
 8004714:	2b7f      	cmp	r3, #127	@ 0x7f
 8004716:	d033      	beq.n	8004780 <_HandleIncomingPacket+0xc4>
 8004718:	e025      	b.n	8004766 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800471a:	f000 fb25 	bl	8004d68 <SEGGER_SYSVIEW_Start>
      break;
 800471e:	e034      	b.n	800478a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004720:	f000 fbdc 	bl	8004edc <SEGGER_SYSVIEW_Stop>
      break;
 8004724:	e031      	b.n	800478a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004726:	f000 fdb5 	bl	8005294 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800472a:	e02e      	b.n	800478a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800472c:	f000 fd7a 	bl	8005224 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004730:	e02b      	b.n	800478a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004732:	f000 fbf9 	bl	8004f28 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004736:	e028      	b.n	800478a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004738:	f001 f8e6 	bl	8005908 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800473c:	e025      	b.n	800478a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800473e:	f001 f8c5 	bl	80058cc <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004742:	e022      	b.n	800478a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004744:	4b13      	ldr	r3, [pc, #76]	@ (8004794 <_HandleIncomingPacket+0xd8>)
 8004746:	7e1b      	ldrb	r3, [r3, #24]
 8004748:	4618      	mov	r0, r3
 800474a:	1cfb      	adds	r3, r7, #3
 800474c:	2201      	movs	r2, #1
 800474e:	4619      	mov	r1, r3
 8004750:	f7ff fe22 	bl	8004398 <SEGGER_RTT_ReadNoLock>
 8004754:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d013      	beq.n	8004784 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800475c:	78fb      	ldrb	r3, [r7, #3]
 800475e:	4618      	mov	r0, r3
 8004760:	f001 f82a 	bl	80057b8 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004764:	e00e      	b.n	8004784 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004766:	78fb      	ldrb	r3, [r7, #3]
 8004768:	b25b      	sxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	da0c      	bge.n	8004788 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800476e:	4b09      	ldr	r3, [pc, #36]	@ (8004794 <_HandleIncomingPacket+0xd8>)
 8004770:	7e1b      	ldrb	r3, [r3, #24]
 8004772:	4618      	mov	r0, r3
 8004774:	1cfb      	adds	r3, r7, #3
 8004776:	2201      	movs	r2, #1
 8004778:	4619      	mov	r1, r3
 800477a:	f7ff fe0d 	bl	8004398 <SEGGER_RTT_ReadNoLock>
      }
      break;
 800477e:	e003      	b.n	8004788 <_HandleIncomingPacket+0xcc>
      break;
 8004780:	bf00      	nop
 8004782:	e002      	b.n	800478a <_HandleIncomingPacket+0xce>
      break;
 8004784:	bf00      	nop
 8004786:	e000      	b.n	800478a <_HandleIncomingPacket+0xce>
      break;
 8004788:	bf00      	nop
    }
  }
}
 800478a:	bf00      	nop
 800478c:	3708      	adds	r7, #8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	200196cc 	.word	0x200196cc

08004798 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004798:	b580      	push	{r7, lr}
 800479a:	b08c      	sub	sp, #48	@ 0x30
 800479c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800479e:	2301      	movs	r3, #1
 80047a0:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80047a2:	1d3b      	adds	r3, r7, #4
 80047a4:	3301      	adds	r3, #1
 80047a6:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047ac:	4b31      	ldr	r3, [pc, #196]	@ (8004874 <_TrySendOverflowPacket+0xdc>)
 80047ae:	695b      	ldr	r3, [r3, #20]
 80047b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047b2:	e00b      	b.n	80047cc <_TrySendOverflowPacket+0x34>
 80047b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b6:	b2da      	uxtb	r2, r3
 80047b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ba:	1c59      	adds	r1, r3, #1
 80047bc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80047be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80047c2:	b2d2      	uxtb	r2, r2
 80047c4:	701a      	strb	r2, [r3, #0]
 80047c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c8:	09db      	lsrs	r3, r3, #7
 80047ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80047d0:	d8f0      	bhi.n	80047b4 <_TrySendOverflowPacket+0x1c>
 80047d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d4:	1c5a      	adds	r2, r3, #1
 80047d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047da:	b2d2      	uxtb	r2, r2
 80047dc:	701a      	strb	r2, [r3, #0]
 80047de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80047e2:	4b25      	ldr	r3, [pc, #148]	@ (8004878 <_TrySendOverflowPacket+0xe0>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80047e8:	4b22      	ldr	r3, [pc, #136]	@ (8004874 <_TrySendOverflowPacket+0xdc>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	69ba      	ldr	r2, [r7, #24]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	623b      	str	r3, [r7, #32]
 80047fa:	e00b      	b.n	8004814 <_TrySendOverflowPacket+0x7c>
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004802:	1c59      	adds	r1, r3, #1
 8004804:	6279      	str	r1, [r7, #36]	@ 0x24
 8004806:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800480a:	b2d2      	uxtb	r2, r2
 800480c:	701a      	strb	r2, [r3, #0]
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	09db      	lsrs	r3, r3, #7
 8004812:	623b      	str	r3, [r7, #32]
 8004814:	6a3b      	ldr	r3, [r7, #32]
 8004816:	2b7f      	cmp	r3, #127	@ 0x7f
 8004818:	d8f0      	bhi.n	80047fc <_TrySendOverflowPacket+0x64>
 800481a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481c:	1c5a      	adds	r2, r3, #1
 800481e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004820:	6a3a      	ldr	r2, [r7, #32]
 8004822:	b2d2      	uxtb	r2, r2
 8004824:	701a      	strb	r2, [r3, #0]
 8004826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004828:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800482a:	4b12      	ldr	r3, [pc, #72]	@ (8004874 <_TrySendOverflowPacket+0xdc>)
 800482c:	785b      	ldrb	r3, [r3, #1]
 800482e:	4618      	mov	r0, r3
 8004830:	1d3b      	adds	r3, r7, #4
 8004832:	69fa      	ldr	r2, [r7, #28]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	461a      	mov	r2, r3
 8004838:	1d3b      	adds	r3, r7, #4
 800483a:	4619      	mov	r1, r3
 800483c:	f7fb fcc8 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004840:	4603      	mov	r3, r0
 8004842:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d009      	beq.n	800485e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800484a:	4a0a      	ldr	r2, [pc, #40]	@ (8004874 <_TrySendOverflowPacket+0xdc>)
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004850:	4b08      	ldr	r3, [pc, #32]	@ (8004874 <_TrySendOverflowPacket+0xdc>)
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	3b01      	subs	r3, #1
 8004856:	b2da      	uxtb	r2, r3
 8004858:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <_TrySendOverflowPacket+0xdc>)
 800485a:	701a      	strb	r2, [r3, #0]
 800485c:	e004      	b.n	8004868 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800485e:	4b05      	ldr	r3, [pc, #20]	@ (8004874 <_TrySendOverflowPacket+0xdc>)
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	3301      	adds	r3, #1
 8004864:	4a03      	ldr	r2, [pc, #12]	@ (8004874 <_TrySendOverflowPacket+0xdc>)
 8004866:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004868:	693b      	ldr	r3, [r7, #16]
}
 800486a:	4618      	mov	r0, r3
 800486c:	3730      	adds	r7, #48	@ 0x30
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	200196cc 	.word	0x200196cc
 8004878:	e0001004 	.word	0xe0001004

0800487c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800487c:	b580      	push	{r7, lr}
 800487e:	b08a      	sub	sp, #40	@ 0x28
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004888:	4b98      	ldr	r3, [pc, #608]	@ (8004aec <_SendPacket+0x270>)
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d010      	beq.n	80048b2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004890:	4b96      	ldr	r3, [pc, #600]	@ (8004aec <_SendPacket+0x270>)
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 812d 	beq.w	8004af4 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800489a:	4b94      	ldr	r3, [pc, #592]	@ (8004aec <_SendPacket+0x270>)
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d109      	bne.n	80048b6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80048a2:	f7ff ff79 	bl	8004798 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80048a6:	4b91      	ldr	r3, [pc, #580]	@ (8004aec <_SendPacket+0x270>)
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	f040 8124 	bne.w	8004af8 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 80048b0:	e001      	b.n	80048b6 <_SendPacket+0x3a>
    goto Send;
 80048b2:	bf00      	nop
 80048b4:	e000      	b.n	80048b8 <_SendPacket+0x3c>
Send:
 80048b6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b1f      	cmp	r3, #31
 80048bc:	d809      	bhi.n	80048d2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80048be:	4b8b      	ldr	r3, [pc, #556]	@ (8004aec <_SendPacket+0x270>)
 80048c0:	69da      	ldr	r2, [r3, #28]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	fa22 f303 	lsr.w	r3, r2, r3
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f040 8115 	bne.w	8004afc <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b17      	cmp	r3, #23
 80048d6:	d807      	bhi.n	80048e8 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	3b01      	subs	r3, #1
 80048dc:	60fb      	str	r3, [r7, #12]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	701a      	strb	r2, [r3, #0]
 80048e6:	e0c4      	b.n	8004a72 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 80048e8:	68ba      	ldr	r2, [r7, #8]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80048f4:	d912      	bls.n	800491c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	09da      	lsrs	r2, r3, #7
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	3b01      	subs	r3, #1
 80048fe:	60fb      	str	r3, [r7, #12]
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	b2db      	uxtb	r3, r3
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	3a01      	subs	r2, #1
 800490e:	60fa      	str	r2, [r7, #12]
 8004910:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004914:	b2da      	uxtb	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	701a      	strb	r2, [r3, #0]
 800491a:	e006      	b.n	800492a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	3b01      	subs	r3, #1
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	b2da      	uxtb	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2b7e      	cmp	r3, #126	@ 0x7e
 800492e:	d807      	bhi.n	8004940 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	3b01      	subs	r3, #1
 8004934:	60fb      	str	r3, [r7, #12]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	b2da      	uxtb	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	701a      	strb	r2, [r3, #0]
 800493e:	e098      	b.n	8004a72 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004946:	d212      	bcs.n	800496e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	09da      	lsrs	r2, r3, #7
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	3b01      	subs	r3, #1
 8004950:	60fb      	str	r3, [r7, #12]
 8004952:	b2d2      	uxtb	r2, r2
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	b2db      	uxtb	r3, r3
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	3a01      	subs	r2, #1
 8004960:	60fa      	str	r2, [r7, #12]
 8004962:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004966:	b2da      	uxtb	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	701a      	strb	r2, [r3, #0]
 800496c:	e081      	b.n	8004a72 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004974:	d21d      	bcs.n	80049b2 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	0b9a      	lsrs	r2, r3, #14
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	3b01      	subs	r3, #1
 800497e:	60fb      	str	r3, [r7, #12]
 8004980:	b2d2      	uxtb	r2, r2
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	09db      	lsrs	r3, r3, #7
 800498a:	b2db      	uxtb	r3, r3
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	3a01      	subs	r2, #1
 8004990:	60fa      	str	r2, [r7, #12]
 8004992:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004996:	b2da      	uxtb	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	3a01      	subs	r2, #1
 80049a4:	60fa      	str	r2, [r7, #12]
 80049a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80049aa:	b2da      	uxtb	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	701a      	strb	r2, [r3, #0]
 80049b0:	e05f      	b.n	8004a72 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049b8:	d228      	bcs.n	8004a0c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	0d5a      	lsrs	r2, r3, #21
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	3b01      	subs	r3, #1
 80049c2:	60fb      	str	r3, [r7, #12]
 80049c4:	b2d2      	uxtb	r2, r2
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	0b9b      	lsrs	r3, r3, #14
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	3a01      	subs	r2, #1
 80049d4:	60fa      	str	r2, [r7, #12]
 80049d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	09db      	lsrs	r3, r3, #7
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	3a01      	subs	r2, #1
 80049ea:	60fa      	str	r2, [r7, #12]
 80049ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	3a01      	subs	r2, #1
 80049fe:	60fa      	str	r2, [r7, #12]
 8004a00:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a04:	b2da      	uxtb	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	701a      	strb	r2, [r3, #0]
 8004a0a:	e032      	b.n	8004a72 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	0f1a      	lsrs	r2, r3, #28
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	3b01      	subs	r3, #1
 8004a14:	60fb      	str	r3, [r7, #12]
 8004a16:	b2d2      	uxtb	r2, r2
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	0d5b      	lsrs	r3, r3, #21
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	3a01      	subs	r2, #1
 8004a26:	60fa      	str	r2, [r7, #12]
 8004a28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a2c:	b2da      	uxtb	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	0b9b      	lsrs	r3, r3, #14
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	3a01      	subs	r2, #1
 8004a3c:	60fa      	str	r2, [r7, #12]
 8004a3e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a42:	b2da      	uxtb	r2, r3
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	09db      	lsrs	r3, r3, #7
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	3a01      	subs	r2, #1
 8004a52:	60fa      	str	r2, [r7, #12]
 8004a54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	3a01      	subs	r2, #1
 8004a66:	60fa      	str	r2, [r7, #12]
 8004a68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a6c:	b2da      	uxtb	r2, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004a72:	4b1f      	ldr	r3, [pc, #124]	@ (8004af0 <_SendPacket+0x274>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004a78:	4b1c      	ldr	r3, [pc, #112]	@ (8004aec <_SendPacket+0x270>)
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	69ba      	ldr	r2, [r7, #24]
 8004a7e:	1ad3      	subs	r3, r2, r3
 8004a80:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	623b      	str	r3, [r7, #32]
 8004a8a:	e00b      	b.n	8004aa4 <_SendPacket+0x228>
 8004a8c:	6a3b      	ldr	r3, [r7, #32]
 8004a8e:	b2da      	uxtb	r2, r3
 8004a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a92:	1c59      	adds	r1, r3, #1
 8004a94:	6279      	str	r1, [r7, #36]	@ 0x24
 8004a96:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004a9a:	b2d2      	uxtb	r2, r2
 8004a9c:	701a      	strb	r2, [r3, #0]
 8004a9e:	6a3b      	ldr	r3, [r7, #32]
 8004aa0:	09db      	lsrs	r3, r3, #7
 8004aa2:	623b      	str	r3, [r7, #32]
 8004aa4:	6a3b      	ldr	r3, [r7, #32]
 8004aa6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004aa8:	d8f0      	bhi.n	8004a8c <_SendPacket+0x210>
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aac:	1c5a      	adds	r2, r3, #1
 8004aae:	627a      	str	r2, [r7, #36]	@ 0x24
 8004ab0:	6a3a      	ldr	r2, [r7, #32]
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab8:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8004aba:	4b0c      	ldr	r3, [pc, #48]	@ (8004aec <_SendPacket+0x270>)
 8004abc:	785b      	ldrb	r3, [r3, #1]
 8004abe:	4618      	mov	r0, r3
 8004ac0:	68ba      	ldr	r2, [r7, #8]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	68f9      	ldr	r1, [r7, #12]
 8004aca:	f7fb fb81 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004ace:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004ad6:	4a05      	ldr	r2, [pc, #20]	@ (8004aec <_SendPacket+0x270>)
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	60d3      	str	r3, [r2, #12]
 8004adc:	e00f      	b.n	8004afe <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004ade:	4b03      	ldr	r3, [pc, #12]	@ (8004aec <_SendPacket+0x270>)
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	4b01      	ldr	r3, [pc, #4]	@ (8004aec <_SendPacket+0x270>)
 8004ae8:	701a      	strb	r2, [r3, #0]
 8004aea:	e008      	b.n	8004afe <_SendPacket+0x282>
 8004aec:	200196cc 	.word	0x200196cc
 8004af0:	e0001004 	.word	0xe0001004
    goto SendDone;
 8004af4:	bf00      	nop
 8004af6:	e002      	b.n	8004afe <_SendPacket+0x282>
      goto SendDone;
 8004af8:	bf00      	nop
 8004afa:	e000      	b.n	8004afe <_SendPacket+0x282>
      goto SendDone;
 8004afc:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004afe:	4b14      	ldr	r3, [pc, #80]	@ (8004b50 <_SendPacket+0x2d4>)
 8004b00:	7e1b      	ldrb	r3, [r3, #24]
 8004b02:	4619      	mov	r1, r3
 8004b04:	4a13      	ldr	r2, [pc, #76]	@ (8004b54 <_SendPacket+0x2d8>)
 8004b06:	460b      	mov	r3, r1
 8004b08:	005b      	lsls	r3, r3, #1
 8004b0a:	440b      	add	r3, r1
 8004b0c:	00db      	lsls	r3, r3, #3
 8004b0e:	4413      	add	r3, r2
 8004b10:	336c      	adds	r3, #108	@ 0x6c
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	4b0e      	ldr	r3, [pc, #56]	@ (8004b50 <_SendPacket+0x2d4>)
 8004b16:	7e1b      	ldrb	r3, [r3, #24]
 8004b18:	4618      	mov	r0, r3
 8004b1a:	490e      	ldr	r1, [pc, #56]	@ (8004b54 <_SendPacket+0x2d8>)
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	005b      	lsls	r3, r3, #1
 8004b20:	4403      	add	r3, r0
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	440b      	add	r3, r1
 8004b26:	3370      	adds	r3, #112	@ 0x70
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d00b      	beq.n	8004b46 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004b2e:	4b08      	ldr	r3, [pc, #32]	@ (8004b50 <_SendPacket+0x2d4>)
 8004b30:	789b      	ldrb	r3, [r3, #2]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d107      	bne.n	8004b46 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004b36:	4b06      	ldr	r3, [pc, #24]	@ (8004b50 <_SendPacket+0x2d4>)
 8004b38:	2201      	movs	r2, #1
 8004b3a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004b3c:	f7ff fdbe 	bl	80046bc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004b40:	4b03      	ldr	r3, [pc, #12]	@ (8004b50 <_SendPacket+0x2d4>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004b46:	bf00      	nop
 8004b48:	3728      	adds	r7, #40	@ 0x28
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	200196cc 	.word	0x200196cc
 8004b54:	20012e0c 	.word	0x20012e0c

08004b58 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af02      	add	r7, sp, #8
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
 8004b64:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004b66:	2300      	movs	r3, #0
 8004b68:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8004b6c:	4917      	ldr	r1, [pc, #92]	@ (8004bcc <SEGGER_SYSVIEW_Init+0x74>)
 8004b6e:	4818      	ldr	r0, [pc, #96]	@ (8004bd0 <SEGGER_SYSVIEW_Init+0x78>)
 8004b70:	f7ff fc98 	bl	80044a4 <SEGGER_RTT_AllocUpBuffer>
 8004b74:	4603      	mov	r3, r0
 8004b76:	b2da      	uxtb	r2, r3
 8004b78:	4b16      	ldr	r3, [pc, #88]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b7a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004b7c:	4b15      	ldr	r3, [pc, #84]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b7e:	785a      	ldrb	r2, [r3, #1]
 8004b80:	4b14      	ldr	r3, [pc, #80]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b82:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004b84:	4b13      	ldr	r3, [pc, #76]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b86:	7e1b      	ldrb	r3, [r3, #24]
 8004b88:	4618      	mov	r0, r3
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	2308      	movs	r3, #8
 8004b90:	4a11      	ldr	r2, [pc, #68]	@ (8004bd8 <SEGGER_SYSVIEW_Init+0x80>)
 8004b92:	490f      	ldr	r1, [pc, #60]	@ (8004bd0 <SEGGER_SYSVIEW_Init+0x78>)
 8004b94:	f7ff fd0a 	bl	80045ac <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004b98:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8004bdc <SEGGER_SYSVIEW_Init+0x84>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004ba4:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004ba6:	4a0b      	ldr	r2, [pc, #44]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004bac:	4a09      	ldr	r2, [pc, #36]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004bb2:	4a08      	ldr	r2, [pc, #32]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004bb8:	4a06      	ldr	r2, [pc, #24]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004bbe:	4b05      	ldr	r3, [pc, #20]	@ (8004bd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004bc4:	bf00      	nop
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	200132c4 	.word	0x200132c4
 8004bd0:	08005d8c 	.word	0x08005d8c
 8004bd4:	200196cc 	.word	0x200196cc
 8004bd8:	200196c4 	.word	0x200196c4
 8004bdc:	e0001004 	.word	0xe0001004

08004be0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004be8:	4a04      	ldr	r2, [pc, #16]	@ (8004bfc <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6113      	str	r3, [r2, #16]
}
 8004bee:	bf00      	nop
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	200196cc 	.word	0x200196cc

08004c00 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004c08:	f3ef 8311 	mrs	r3, BASEPRI
 8004c0c:	f04f 0120 	mov.w	r1, #32
 8004c10:	f381 8811 	msr	BASEPRI, r1
 8004c14:	60fb      	str	r3, [r7, #12]
 8004c16:	4808      	ldr	r0, [pc, #32]	@ (8004c38 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004c18:	f7ff fd44 	bl	80046a4 <_PreparePacket>
 8004c1c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	68b9      	ldr	r1, [r7, #8]
 8004c22:	68b8      	ldr	r0, [r7, #8]
 8004c24:	f7ff fe2a 	bl	800487c <_SendPacket>
  RECORD_END();
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f383 8811 	msr	BASEPRI, r3
}
 8004c2e:	bf00      	nop
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	200196fc 	.word	0x200196fc

08004c3c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b088      	sub	sp, #32
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004c46:	f3ef 8311 	mrs	r3, BASEPRI
 8004c4a:	f04f 0120 	mov.w	r1, #32
 8004c4e:	f381 8811 	msr	BASEPRI, r1
 8004c52:	617b      	str	r3, [r7, #20]
 8004c54:	4816      	ldr	r0, [pc, #88]	@ (8004cb0 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004c56:	f7ff fd25 	bl	80046a4 <_PreparePacket>
 8004c5a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	61fb      	str	r3, [r7, #28]
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	61bb      	str	r3, [r7, #24]
 8004c68:	e00b      	b.n	8004c82 <SEGGER_SYSVIEW_RecordU32+0x46>
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	b2da      	uxtb	r2, r3
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	1c59      	adds	r1, r3, #1
 8004c72:	61f9      	str	r1, [r7, #28]
 8004c74:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004c78:	b2d2      	uxtb	r2, r2
 8004c7a:	701a      	strb	r2, [r3, #0]
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	09db      	lsrs	r3, r3, #7
 8004c80:	61bb      	str	r3, [r7, #24]
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	2b7f      	cmp	r3, #127	@ 0x7f
 8004c86:	d8f0      	bhi.n	8004c6a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	61fa      	str	r2, [r7, #28]
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	b2d2      	uxtb	r2, r2
 8004c92:	701a      	strb	r2, [r3, #0]
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	68f9      	ldr	r1, [r7, #12]
 8004c9c:	6938      	ldr	r0, [r7, #16]
 8004c9e:	f7ff fded 	bl	800487c <_SendPacket>
  RECORD_END();
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f383 8811 	msr	BASEPRI, r3
}
 8004ca8:	bf00      	nop
 8004caa:	3720      	adds	r7, #32
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	200196fc 	.word	0x200196fc

08004cb4 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b08c      	sub	sp, #48	@ 0x30
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004cc0:	f3ef 8311 	mrs	r3, BASEPRI
 8004cc4:	f04f 0120 	mov.w	r1, #32
 8004cc8:	f381 8811 	msr	BASEPRI, r1
 8004ccc:	61fb      	str	r3, [r7, #28]
 8004cce:	4825      	ldr	r0, [pc, #148]	@ (8004d64 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004cd0:	f7ff fce8 	bl	80046a4 <_PreparePacket>
 8004cd4:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ce2:	e00b      	b.n	8004cfc <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cea:	1c59      	adds	r1, r3, #1
 8004cec:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004cee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004cf2:	b2d2      	uxtb	r2, r2
 8004cf4:	701a      	strb	r2, [r3, #0]
 8004cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf8:	09db      	lsrs	r3, r3, #7
 8004cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfe:	2b7f      	cmp	r3, #127	@ 0x7f
 8004d00:	d8f0      	bhi.n	8004ce4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d04:	1c5a      	adds	r2, r3, #1
 8004d06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	701a      	strb	r2, [r3, #0]
 8004d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d10:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	623b      	str	r3, [r7, #32]
 8004d1a:	e00b      	b.n	8004d34 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004d1c:	6a3b      	ldr	r3, [r7, #32]
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d22:	1c59      	adds	r1, r3, #1
 8004d24:	6279      	str	r1, [r7, #36]	@ 0x24
 8004d26:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004d2a:	b2d2      	uxtb	r2, r2
 8004d2c:	701a      	strb	r2, [r3, #0]
 8004d2e:	6a3b      	ldr	r3, [r7, #32]
 8004d30:	09db      	lsrs	r3, r3, #7
 8004d32:	623b      	str	r3, [r7, #32]
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	2b7f      	cmp	r3, #127	@ 0x7f
 8004d38:	d8f0      	bhi.n	8004d1c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3c:	1c5a      	adds	r2, r3, #1
 8004d3e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d40:	6a3a      	ldr	r2, [r7, #32]
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	701a      	strb	r2, [r3, #0]
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	6979      	ldr	r1, [r7, #20]
 8004d4e:	69b8      	ldr	r0, [r7, #24]
 8004d50:	f7ff fd94 	bl	800487c <_SendPacket>
  RECORD_END();
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	f383 8811 	msr	BASEPRI, r3
}
 8004d5a:	bf00      	nop
 8004d5c:	3730      	adds	r7, #48	@ 0x30
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	200196fc 	.word	0x200196fc

08004d68 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b08c      	sub	sp, #48	@ 0x30
 8004d6c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004d6e:	4b58      	ldr	r3, [pc, #352]	@ (8004ed0 <SEGGER_SYSVIEW_Start+0x168>)
 8004d70:	2201      	movs	r2, #1
 8004d72:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8004d74:	f3ef 8311 	mrs	r3, BASEPRI
 8004d78:	f04f 0120 	mov.w	r1, #32
 8004d7c:	f381 8811 	msr	BASEPRI, r1
 8004d80:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8004d82:	4b53      	ldr	r3, [pc, #332]	@ (8004ed0 <SEGGER_SYSVIEW_Start+0x168>)
 8004d84:	785b      	ldrb	r3, [r3, #1]
 8004d86:	220a      	movs	r2, #10
 8004d88:	4952      	ldr	r1, [pc, #328]	@ (8004ed4 <SEGGER_SYSVIEW_Start+0x16c>)
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7fb fa20 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8004d96:	200a      	movs	r0, #10
 8004d98:	f7ff ff32 	bl	8004c00 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004d9c:	f3ef 8311 	mrs	r3, BASEPRI
 8004da0:	f04f 0120 	mov.w	r1, #32
 8004da4:	f381 8811 	msr	BASEPRI, r1
 8004da8:	60bb      	str	r3, [r7, #8]
 8004daa:	484b      	ldr	r0, [pc, #300]	@ (8004ed8 <SEGGER_SYSVIEW_Start+0x170>)
 8004dac:	f7ff fc7a 	bl	80046a4 <_PreparePacket>
 8004db0:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dba:	4b45      	ldr	r3, [pc, #276]	@ (8004ed0 <SEGGER_SYSVIEW_Start+0x168>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004dc0:	e00b      	b.n	8004dda <SEGGER_SYSVIEW_Start+0x72>
 8004dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc8:	1c59      	adds	r1, r3, #1
 8004dca:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004dcc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	701a      	strb	r2, [r3, #0]
 8004dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd6:	09db      	lsrs	r3, r3, #7
 8004dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ddc:	2b7f      	cmp	r3, #127	@ 0x7f
 8004dde:	d8f0      	bhi.n	8004dc2 <SEGGER_SYSVIEW_Start+0x5a>
 8004de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de2:	1c5a      	adds	r2, r3, #1
 8004de4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004de6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004de8:	b2d2      	uxtb	r2, r2
 8004dea:	701a      	strb	r2, [r3, #0]
 8004dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dee:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004df4:	4b36      	ldr	r3, [pc, #216]	@ (8004ed0 <SEGGER_SYSVIEW_Start+0x168>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	623b      	str	r3, [r7, #32]
 8004dfa:	e00b      	b.n	8004e14 <SEGGER_SYSVIEW_Start+0xac>
 8004dfc:	6a3b      	ldr	r3, [r7, #32]
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e02:	1c59      	adds	r1, r3, #1
 8004e04:	6279      	str	r1, [r7, #36]	@ 0x24
 8004e06:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	701a      	strb	r2, [r3, #0]
 8004e0e:	6a3b      	ldr	r3, [r7, #32]
 8004e10:	09db      	lsrs	r3, r3, #7
 8004e12:	623b      	str	r3, [r7, #32]
 8004e14:	6a3b      	ldr	r3, [r7, #32]
 8004e16:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e18:	d8f0      	bhi.n	8004dfc <SEGGER_SYSVIEW_Start+0x94>
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	1c5a      	adds	r2, r3, #1
 8004e1e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004e20:	6a3a      	ldr	r2, [r7, #32]
 8004e22:	b2d2      	uxtb	r2, r2
 8004e24:	701a      	strb	r2, [r3, #0]
 8004e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e28:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	61fb      	str	r3, [r7, #28]
 8004e2e:	4b28      	ldr	r3, [pc, #160]	@ (8004ed0 <SEGGER_SYSVIEW_Start+0x168>)
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	61bb      	str	r3, [r7, #24]
 8004e34:	e00b      	b.n	8004e4e <SEGGER_SYSVIEW_Start+0xe6>
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	1c59      	adds	r1, r3, #1
 8004e3e:	61f9      	str	r1, [r7, #28]
 8004e40:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004e44:	b2d2      	uxtb	r2, r2
 8004e46:	701a      	strb	r2, [r3, #0]
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	09db      	lsrs	r3, r3, #7
 8004e4c:	61bb      	str	r3, [r7, #24]
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e52:	d8f0      	bhi.n	8004e36 <SEGGER_SYSVIEW_Start+0xce>
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	1c5a      	adds	r2, r3, #1
 8004e58:	61fa      	str	r2, [r7, #28]
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	b2d2      	uxtb	r2, r2
 8004e5e:	701a      	strb	r2, [r3, #0]
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	2300      	movs	r3, #0
 8004e6a:	613b      	str	r3, [r7, #16]
 8004e6c:	e00b      	b.n	8004e86 <SEGGER_SYSVIEW_Start+0x11e>
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	1c59      	adds	r1, r3, #1
 8004e76:	6179      	str	r1, [r7, #20]
 8004e78:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004e7c:	b2d2      	uxtb	r2, r2
 8004e7e:	701a      	strb	r2, [r3, #0]
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	09db      	lsrs	r3, r3, #7
 8004e84:	613b      	str	r3, [r7, #16]
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e8a:	d8f0      	bhi.n	8004e6e <SEGGER_SYSVIEW_Start+0x106>
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	1c5a      	adds	r2, r3, #1
 8004e90:	617a      	str	r2, [r7, #20]
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	b2d2      	uxtb	r2, r2
 8004e96:	701a      	strb	r2, [r3, #0]
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004e9c:	2218      	movs	r2, #24
 8004e9e:	6839      	ldr	r1, [r7, #0]
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f7ff fceb 	bl	800487c <_SendPacket>
      RECORD_END();
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004eac:	4b08      	ldr	r3, [pc, #32]	@ (8004ed0 <SEGGER_SYSVIEW_Start+0x168>)
 8004eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d002      	beq.n	8004eba <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004eb4:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <SEGGER_SYSVIEW_Start+0x168>)
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8004eba:	f000 f9eb 	bl	8005294 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004ebe:	f000 f9b1 	bl	8005224 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004ec2:	f000 fd21 	bl	8005908 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8004ec6:	bf00      	nop
 8004ec8:	3730      	adds	r7, #48	@ 0x30
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	200196cc 	.word	0x200196cc
 8004ed4:	08005e18 	.word	0x08005e18
 8004ed8:	200196fc 	.word	0x200196fc

08004edc <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004ee2:	f3ef 8311 	mrs	r3, BASEPRI
 8004ee6:	f04f 0120 	mov.w	r1, #32
 8004eea:	f381 8811 	msr	BASEPRI, r1
 8004eee:	607b      	str	r3, [r7, #4]
 8004ef0:	480b      	ldr	r0, [pc, #44]	@ (8004f20 <SEGGER_SYSVIEW_Stop+0x44>)
 8004ef2:	f7ff fbd7 	bl	80046a4 <_PreparePacket>
 8004ef6:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8004ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8004f24 <SEGGER_SYSVIEW_Stop+0x48>)
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d007      	beq.n	8004f10 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8004f00:	220b      	movs	r2, #11
 8004f02:	6839      	ldr	r1, [r7, #0]
 8004f04:	6838      	ldr	r0, [r7, #0]
 8004f06:	f7ff fcb9 	bl	800487c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8004f0a:	4b06      	ldr	r3, [pc, #24]	@ (8004f24 <SEGGER_SYSVIEW_Stop+0x48>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f383 8811 	msr	BASEPRI, r3
}
 8004f16:	bf00      	nop
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	200196fc 	.word	0x200196fc
 8004f24:	200196cc 	.word	0x200196cc

08004f28 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b08c      	sub	sp, #48	@ 0x30
 8004f2c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004f2e:	f3ef 8311 	mrs	r3, BASEPRI
 8004f32:	f04f 0120 	mov.w	r1, #32
 8004f36:	f381 8811 	msr	BASEPRI, r1
 8004f3a:	60fb      	str	r3, [r7, #12]
 8004f3c:	4845      	ldr	r0, [pc, #276]	@ (8005054 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8004f3e:	f7ff fbb1 	bl	80046a4 <_PreparePacket>
 8004f42:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f4c:	4b42      	ldr	r3, [pc, #264]	@ (8005058 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f52:	e00b      	b.n	8004f6c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8004f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f5a:	1c59      	adds	r1, r3, #1
 8004f5c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004f5e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004f62:	b2d2      	uxtb	r2, r2
 8004f64:	701a      	strb	r2, [r3, #0]
 8004f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f68:	09db      	lsrs	r3, r3, #7
 8004f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004f70:	d8f0      	bhi.n	8004f54 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f74:	1c5a      	adds	r2, r3, #1
 8004f76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	701a      	strb	r2, [r3, #0]
 8004f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f80:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f86:	4b34      	ldr	r3, [pc, #208]	@ (8005058 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	623b      	str	r3, [r7, #32]
 8004f8c:	e00b      	b.n	8004fa6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004f8e:	6a3b      	ldr	r3, [r7, #32]
 8004f90:	b2da      	uxtb	r2, r3
 8004f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f94:	1c59      	adds	r1, r3, #1
 8004f96:	6279      	str	r1, [r7, #36]	@ 0x24
 8004f98:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004f9c:	b2d2      	uxtb	r2, r2
 8004f9e:	701a      	strb	r2, [r3, #0]
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	09db      	lsrs	r3, r3, #7
 8004fa4:	623b      	str	r3, [r7, #32]
 8004fa6:	6a3b      	ldr	r3, [r7, #32]
 8004fa8:	2b7f      	cmp	r3, #127	@ 0x7f
 8004faa:	d8f0      	bhi.n	8004f8e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fae:	1c5a      	adds	r2, r3, #1
 8004fb0:	627a      	str	r2, [r7, #36]	@ 0x24
 8004fb2:	6a3a      	ldr	r2, [r7, #32]
 8004fb4:	b2d2      	uxtb	r2, r2
 8004fb6:	701a      	strb	r2, [r3, #0]
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fba:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	61fb      	str	r3, [r7, #28]
 8004fc0:	4b25      	ldr	r3, [pc, #148]	@ (8005058 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	61bb      	str	r3, [r7, #24]
 8004fc6:	e00b      	b.n	8004fe0 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	b2da      	uxtb	r2, r3
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	1c59      	adds	r1, r3, #1
 8004fd0:	61f9      	str	r1, [r7, #28]
 8004fd2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004fd6:	b2d2      	uxtb	r2, r2
 8004fd8:	701a      	strb	r2, [r3, #0]
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	09db      	lsrs	r3, r3, #7
 8004fde:	61bb      	str	r3, [r7, #24]
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fe4:	d8f0      	bhi.n	8004fc8 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	1c5a      	adds	r2, r3, #1
 8004fea:	61fa      	str	r2, [r7, #28]
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	b2d2      	uxtb	r2, r2
 8004ff0:	701a      	strb	r2, [r3, #0]
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	617b      	str	r3, [r7, #20]
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	613b      	str	r3, [r7, #16]
 8004ffe:	e00b      	b.n	8005018 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	b2da      	uxtb	r2, r3
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	1c59      	adds	r1, r3, #1
 8005008:	6179      	str	r1, [r7, #20]
 800500a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800500e:	b2d2      	uxtb	r2, r2
 8005010:	701a      	strb	r2, [r3, #0]
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	09db      	lsrs	r3, r3, #7
 8005016:	613b      	str	r3, [r7, #16]
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	2b7f      	cmp	r3, #127	@ 0x7f
 800501c:	d8f0      	bhi.n	8005000 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	1c5a      	adds	r2, r3, #1
 8005022:	617a      	str	r2, [r7, #20]
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	701a      	strb	r2, [r3, #0]
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800502e:	2218      	movs	r2, #24
 8005030:	6879      	ldr	r1, [r7, #4]
 8005032:	68b8      	ldr	r0, [r7, #8]
 8005034:	f7ff fc22 	bl	800487c <_SendPacket>
  RECORD_END();
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800503e:	4b06      	ldr	r3, [pc, #24]	@ (8005058 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005042:	2b00      	cmp	r3, #0
 8005044:	d002      	beq.n	800504c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005046:	4b04      	ldr	r3, [pc, #16]	@ (8005058 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504a:	4798      	blx	r3
  }
}
 800504c:	bf00      	nop
 800504e:	3730      	adds	r7, #48	@ 0x30
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	200196fc 	.word	0x200196fc
 8005058:	200196cc 	.word	0x200196cc

0800505c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800505c:	b580      	push	{r7, lr}
 800505e:	b092      	sub	sp, #72	@ 0x48
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005064:	f3ef 8311 	mrs	r3, BASEPRI
 8005068:	f04f 0120 	mov.w	r1, #32
 800506c:	f381 8811 	msr	BASEPRI, r1
 8005070:	617b      	str	r3, [r7, #20]
 8005072:	486a      	ldr	r0, [pc, #424]	@ (800521c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005074:	f7ff fb16 	bl	80046a4 <_PreparePacket>
 8005078:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	647b      	str	r3, [r7, #68]	@ 0x44
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	4b66      	ldr	r3, [pc, #408]	@ (8005220 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	643b      	str	r3, [r7, #64]	@ 0x40
 800508e:	e00b      	b.n	80050a8 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005092:	b2da      	uxtb	r2, r3
 8005094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005096:	1c59      	adds	r1, r3, #1
 8005098:	6479      	str	r1, [r7, #68]	@ 0x44
 800509a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800509e:	b2d2      	uxtb	r2, r2
 80050a0:	701a      	strb	r2, [r3, #0]
 80050a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050a4:	09db      	lsrs	r3, r3, #7
 80050a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80050a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80050ac:	d8f0      	bhi.n	8005090 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80050ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050b0:	1c5a      	adds	r2, r3, #1
 80050b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80050b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	701a      	strb	r2, [r3, #0]
 80050ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050bc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050c8:	e00b      	b.n	80050e2 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80050ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050cc:	b2da      	uxtb	r2, r3
 80050ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050d0:	1c59      	adds	r1, r3, #1
 80050d2:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80050d4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80050d8:	b2d2      	uxtb	r2, r2
 80050da:	701a      	strb	r2, [r3, #0]
 80050dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050de:	09db      	lsrs	r3, r3, #7
 80050e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80050e6:	d8f0      	bhi.n	80050ca <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80050e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050ea:	1c5a      	adds	r2, r3, #1
 80050ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80050ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80050f0:	b2d2      	uxtb	r2, r2
 80050f2:	701a      	strb	r2, [r3, #0]
 80050f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050f6:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	2220      	movs	r2, #32
 80050fe:	4619      	mov	r1, r3
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f7ff fa9f 	bl	8004644 <_EncodeStr>
 8005106:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005108:	2209      	movs	r2, #9
 800510a:	68f9      	ldr	r1, [r7, #12]
 800510c:	6938      	ldr	r0, [r7, #16]
 800510e:	f7ff fbb5 	bl	800487c <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	637b      	str	r3, [r7, #52]	@ 0x34
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	4b40      	ldr	r3, [pc, #256]	@ (8005220 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	633b      	str	r3, [r7, #48]	@ 0x30
 8005126:	e00b      	b.n	8005140 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512a:	b2da      	uxtb	r2, r3
 800512c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800512e:	1c59      	adds	r1, r3, #1
 8005130:	6379      	str	r1, [r7, #52]	@ 0x34
 8005132:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	701a      	strb	r2, [r3, #0]
 800513a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513c:	09db      	lsrs	r3, r3, #7
 800513e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005142:	2b7f      	cmp	r3, #127	@ 0x7f
 8005144:	d8f0      	bhi.n	8005128 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005148:	1c5a      	adds	r2, r3, #1
 800514a:	637a      	str	r2, [r7, #52]	@ 0x34
 800514c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800514e:	b2d2      	uxtb	r2, r2
 8005150:	701a      	strb	r2, [r3, #0]
 8005152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005154:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005160:	e00b      	b.n	800517a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005164:	b2da      	uxtb	r2, r3
 8005166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005168:	1c59      	adds	r1, r3, #1
 800516a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800516c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005170:	b2d2      	uxtb	r2, r2
 8005172:	701a      	strb	r2, [r3, #0]
 8005174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005176:	09db      	lsrs	r3, r3, #7
 8005178:	62bb      	str	r3, [r7, #40]	@ 0x28
 800517a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517c:	2b7f      	cmp	r3, #127	@ 0x7f
 800517e:	d8f0      	bhi.n	8005162 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005182:	1c5a      	adds	r2, r3, #1
 8005184:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005186:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005188:	b2d2      	uxtb	r2, r2
 800518a:	701a      	strb	r2, [r3, #0]
 800518c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800518e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	627b      	str	r3, [r7, #36]	@ 0x24
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	691b      	ldr	r3, [r3, #16]
 8005198:	623b      	str	r3, [r7, #32]
 800519a:	e00b      	b.n	80051b4 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800519c:	6a3b      	ldr	r3, [r7, #32]
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a2:	1c59      	adds	r1, r3, #1
 80051a4:	6279      	str	r1, [r7, #36]	@ 0x24
 80051a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051aa:	b2d2      	uxtb	r2, r2
 80051ac:	701a      	strb	r2, [r3, #0]
 80051ae:	6a3b      	ldr	r3, [r7, #32]
 80051b0:	09db      	lsrs	r3, r3, #7
 80051b2:	623b      	str	r3, [r7, #32]
 80051b4:	6a3b      	ldr	r3, [r7, #32]
 80051b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80051b8:	d8f0      	bhi.n	800519c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80051ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051bc:	1c5a      	adds	r2, r3, #1
 80051be:	627a      	str	r2, [r7, #36]	@ 0x24
 80051c0:	6a3a      	ldr	r2, [r7, #32]
 80051c2:	b2d2      	uxtb	r2, r2
 80051c4:	701a      	strb	r2, [r3, #0]
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	61fb      	str	r3, [r7, #28]
 80051ce:	2300      	movs	r3, #0
 80051d0:	61bb      	str	r3, [r7, #24]
 80051d2:	e00b      	b.n	80051ec <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	b2da      	uxtb	r2, r3
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	1c59      	adds	r1, r3, #1
 80051dc:	61f9      	str	r1, [r7, #28]
 80051de:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051e2:	b2d2      	uxtb	r2, r2
 80051e4:	701a      	strb	r2, [r3, #0]
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	09db      	lsrs	r3, r3, #7
 80051ea:	61bb      	str	r3, [r7, #24]
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80051f0:	d8f0      	bhi.n	80051d4 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	1c5a      	adds	r2, r3, #1
 80051f6:	61fa      	str	r2, [r7, #28]
 80051f8:	69ba      	ldr	r2, [r7, #24]
 80051fa:	b2d2      	uxtb	r2, r2
 80051fc:	701a      	strb	r2, [r3, #0]
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8005202:	2215      	movs	r2, #21
 8005204:	68f9      	ldr	r1, [r7, #12]
 8005206:	6938      	ldr	r0, [r7, #16]
 8005208:	f7ff fb38 	bl	800487c <_SendPacket>
  RECORD_END();
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f383 8811 	msr	BASEPRI, r3
}
 8005212:	bf00      	nop
 8005214:	3748      	adds	r7, #72	@ 0x48
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	200196fc 	.word	0x200196fc
 8005220:	200196cc 	.word	0x200196cc

08005224 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8005228:	4b07      	ldr	r3, [pc, #28]	@ (8005248 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800522a:	6a1b      	ldr	r3, [r3, #32]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d008      	beq.n	8005242 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005230:	4b05      	ldr	r3, [pc, #20]	@ (8005248 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005232:	6a1b      	ldr	r3, [r3, #32]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d003      	beq.n	8005242 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800523a:	4b03      	ldr	r3, [pc, #12]	@ (8005248 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	4798      	blx	r3
  }
}
 8005242:	bf00      	nop
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	200196cc 	.word	0x200196cc

0800524c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800524c:	b580      	push	{r7, lr}
 800524e:	b086      	sub	sp, #24
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005254:	f3ef 8311 	mrs	r3, BASEPRI
 8005258:	f04f 0120 	mov.w	r1, #32
 800525c:	f381 8811 	msr	BASEPRI, r1
 8005260:	617b      	str	r3, [r7, #20]
 8005262:	480b      	ldr	r0, [pc, #44]	@ (8005290 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8005264:	f7ff fa1e 	bl	80046a4 <_PreparePacket>
 8005268:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800526a:	2280      	movs	r2, #128	@ 0x80
 800526c:	6879      	ldr	r1, [r7, #4]
 800526e:	6938      	ldr	r0, [r7, #16]
 8005270:	f7ff f9e8 	bl	8004644 <_EncodeStr>
 8005274:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8005276:	220e      	movs	r2, #14
 8005278:	68f9      	ldr	r1, [r7, #12]
 800527a:	6938      	ldr	r0, [r7, #16]
 800527c:	f7ff fafe 	bl	800487c <_SendPacket>
  RECORD_END();
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f383 8811 	msr	BASEPRI, r3
}
 8005286:	bf00      	nop
 8005288:	3718      	adds	r7, #24
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	200196fc 	.word	0x200196fc

08005294 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005294:	b590      	push	{r4, r7, lr}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800529a:	4b15      	ldr	r3, [pc, #84]	@ (80052f0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d01a      	beq.n	80052d8 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80052a2:	4b13      	ldr	r3, [pc, #76]	@ (80052f0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80052a4:	6a1b      	ldr	r3, [r3, #32]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d015      	beq.n	80052d8 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80052ac:	4b10      	ldr	r3, [pc, #64]	@ (80052f0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4798      	blx	r3
 80052b4:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80052b8:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80052ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052be:	f04f 0200 	mov.w	r2, #0
 80052c2:	f04f 0300 	mov.w	r3, #0
 80052c6:	000a      	movs	r2, r1
 80052c8:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80052ca:	4613      	mov	r3, r2
 80052cc:	461a      	mov	r2, r3
 80052ce:	4621      	mov	r1, r4
 80052d0:	200d      	movs	r0, #13
 80052d2:	f7ff fcef 	bl	8004cb4 <SEGGER_SYSVIEW_RecordU32x2>
 80052d6:	e006      	b.n	80052e6 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80052d8:	4b06      	ldr	r3, [pc, #24]	@ (80052f4 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4619      	mov	r1, r3
 80052de:	200c      	movs	r0, #12
 80052e0:	f7ff fcac 	bl	8004c3c <SEGGER_SYSVIEW_RecordU32>
  }
}
 80052e4:	bf00      	nop
 80052e6:	bf00      	nop
 80052e8:	370c      	adds	r7, #12
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd90      	pop	{r4, r7, pc}
 80052ee:	bf00      	nop
 80052f0:	200196cc 	.word	0x200196cc
 80052f4:	e0001004 	.word	0xe0001004

080052f8 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80052fe:	f3ef 8311 	mrs	r3, BASEPRI
 8005302:	f04f 0120 	mov.w	r1, #32
 8005306:	f381 8811 	msr	BASEPRI, r1
 800530a:	60fb      	str	r3, [r7, #12]
 800530c:	4819      	ldr	r0, [pc, #100]	@ (8005374 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800530e:	f7ff f9c9 	bl	80046a4 <_PreparePacket>
 8005312:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8005318:	4b17      	ldr	r3, [pc, #92]	@ (8005378 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005320:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	617b      	str	r3, [r7, #20]
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	613b      	str	r3, [r7, #16]
 800532a:	e00b      	b.n	8005344 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	b2da      	uxtb	r2, r3
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	1c59      	adds	r1, r3, #1
 8005334:	6179      	str	r1, [r7, #20]
 8005336:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800533a:	b2d2      	uxtb	r2, r2
 800533c:	701a      	strb	r2, [r3, #0]
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	09db      	lsrs	r3, r3, #7
 8005342:	613b      	str	r3, [r7, #16]
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	2b7f      	cmp	r3, #127	@ 0x7f
 8005348:	d8f0      	bhi.n	800532c <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	1c5a      	adds	r2, r3, #1
 800534e:	617a      	str	r2, [r7, #20]
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	b2d2      	uxtb	r2, r2
 8005354:	701a      	strb	r2, [r3, #0]
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800535a:	2202      	movs	r2, #2
 800535c:	6879      	ldr	r1, [r7, #4]
 800535e:	68b8      	ldr	r0, [r7, #8]
 8005360:	f7ff fa8c 	bl	800487c <_SendPacket>
  RECORD_END();
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f383 8811 	msr	BASEPRI, r3
}
 800536a:	bf00      	nop
 800536c:	3718      	adds	r7, #24
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	200196fc 	.word	0x200196fc
 8005378:	e000ed04 	.word	0xe000ed04

0800537c <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800537c:	b580      	push	{r7, lr}
 800537e:	b082      	sub	sp, #8
 8005380:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005382:	f3ef 8311 	mrs	r3, BASEPRI
 8005386:	f04f 0120 	mov.w	r1, #32
 800538a:	f381 8811 	msr	BASEPRI, r1
 800538e:	607b      	str	r3, [r7, #4]
 8005390:	4807      	ldr	r0, [pc, #28]	@ (80053b0 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8005392:	f7ff f987 	bl	80046a4 <_PreparePacket>
 8005396:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005398:	2203      	movs	r2, #3
 800539a:	6839      	ldr	r1, [r7, #0]
 800539c:	6838      	ldr	r0, [r7, #0]
 800539e:	f7ff fa6d 	bl	800487c <_SendPacket>
  RECORD_END();
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f383 8811 	msr	BASEPRI, r3
}
 80053a8:	bf00      	nop
 80053aa:	3708      	adds	r7, #8
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	200196fc 	.word	0x200196fc

080053b4 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80053ba:	f3ef 8311 	mrs	r3, BASEPRI
 80053be:	f04f 0120 	mov.w	r1, #32
 80053c2:	f381 8811 	msr	BASEPRI, r1
 80053c6:	607b      	str	r3, [r7, #4]
 80053c8:	4807      	ldr	r0, [pc, #28]	@ (80053e8 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80053ca:	f7ff f96b 	bl	80046a4 <_PreparePacket>
 80053ce:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80053d0:	2212      	movs	r2, #18
 80053d2:	6839      	ldr	r1, [r7, #0]
 80053d4:	6838      	ldr	r0, [r7, #0]
 80053d6:	f7ff fa51 	bl	800487c <_SendPacket>
  RECORD_END();
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f383 8811 	msr	BASEPRI, r3
}
 80053e0:	bf00      	nop
 80053e2:	3708      	adds	r7, #8
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	200196fc 	.word	0x200196fc

080053ec <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b088      	sub	sp, #32
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80053f4:	f3ef 8311 	mrs	r3, BASEPRI
 80053f8:	f04f 0120 	mov.w	r1, #32
 80053fc:	f381 8811 	msr	BASEPRI, r1
 8005400:	617b      	str	r3, [r7, #20]
 8005402:	4817      	ldr	r0, [pc, #92]	@ (8005460 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 8005404:	f7ff f94e 	bl	80046a4 <_PreparePacket>
 8005408:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	61fb      	str	r3, [r7, #28]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	61bb      	str	r3, [r7, #24]
 8005416:	e00b      	b.n	8005430 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	b2da      	uxtb	r2, r3
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	1c59      	adds	r1, r3, #1
 8005420:	61f9      	str	r1, [r7, #28]
 8005422:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005426:	b2d2      	uxtb	r2, r2
 8005428:	701a      	strb	r2, [r3, #0]
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	09db      	lsrs	r3, r3, #7
 800542e:	61bb      	str	r3, [r7, #24]
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	2b7f      	cmp	r3, #127	@ 0x7f
 8005434:	d8f0      	bhi.n	8005418 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	61fa      	str	r2, [r7, #28]
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	b2d2      	uxtb	r2, r2
 8005440:	701a      	strb	r2, [r3, #0]
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8005446:	221c      	movs	r2, #28
 8005448:	68f9      	ldr	r1, [r7, #12]
 800544a:	6938      	ldr	r0, [r7, #16]
 800544c:	f7ff fa16 	bl	800487c <_SendPacket>
  RECORD_END();
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f383 8811 	msr	BASEPRI, r3
}
 8005456:	bf00      	nop
 8005458:	3720      	adds	r7, #32
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	200196fc 	.word	0x200196fc

08005464 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8005464:	b580      	push	{r7, lr}
 8005466:	b08a      	sub	sp, #40	@ 0x28
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800546e:	f3ef 8311 	mrs	r3, BASEPRI
 8005472:	f04f 0120 	mov.w	r1, #32
 8005476:	f381 8811 	msr	BASEPRI, r1
 800547a:	617b      	str	r3, [r7, #20]
 800547c:	4824      	ldr	r0, [pc, #144]	@ (8005510 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 800547e:	f7ff f911 	bl	80046a4 <_PreparePacket>
 8005482:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	627b      	str	r3, [r7, #36]	@ 0x24
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	623b      	str	r3, [r7, #32]
 8005490:	e00b      	b.n	80054aa <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8005492:	6a3b      	ldr	r3, [r7, #32]
 8005494:	b2da      	uxtb	r2, r3
 8005496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005498:	1c59      	adds	r1, r3, #1
 800549a:	6279      	str	r1, [r7, #36]	@ 0x24
 800549c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80054a0:	b2d2      	uxtb	r2, r2
 80054a2:	701a      	strb	r2, [r3, #0]
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	09db      	lsrs	r3, r3, #7
 80054a8:	623b      	str	r3, [r7, #32]
 80054aa:	6a3b      	ldr	r3, [r7, #32]
 80054ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80054ae:	d8f0      	bhi.n	8005492 <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 80054b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80054b6:	6a3a      	ldr	r2, [r7, #32]
 80054b8:	b2d2      	uxtb	r2, r2
 80054ba:	701a      	strb	r2, [r3, #0]
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	61fb      	str	r3, [r7, #28]
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	61bb      	str	r3, [r7, #24]
 80054c8:	e00b      	b.n	80054e2 <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	b2da      	uxtb	r2, r3
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	1c59      	adds	r1, r3, #1
 80054d2:	61f9      	str	r1, [r7, #28]
 80054d4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80054d8:	b2d2      	uxtb	r2, r2
 80054da:	701a      	strb	r2, [r3, #0]
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	09db      	lsrs	r3, r3, #7
 80054e0:	61bb      	str	r3, [r7, #24]
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80054e6:	d8f0      	bhi.n	80054ca <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	1c5a      	adds	r2, r3, #1
 80054ec:	61fa      	str	r2, [r7, #28]
 80054ee:	69ba      	ldr	r2, [r7, #24]
 80054f0:	b2d2      	uxtb	r2, r2
 80054f2:	701a      	strb	r2, [r3, #0]
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 80054f8:	221c      	movs	r2, #28
 80054fa:	68f9      	ldr	r1, [r7, #12]
 80054fc:	6938      	ldr	r0, [r7, #16]
 80054fe:	f7ff f9bd 	bl	800487c <_SendPacket>
  RECORD_END();
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f383 8811 	msr	BASEPRI, r3
}
 8005508:	bf00      	nop
 800550a:	3728      	adds	r7, #40	@ 0x28
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	200196fc 	.word	0x200196fc

08005514 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800551a:	f3ef 8311 	mrs	r3, BASEPRI
 800551e:	f04f 0120 	mov.w	r1, #32
 8005522:	f381 8811 	msr	BASEPRI, r1
 8005526:	607b      	str	r3, [r7, #4]
 8005528:	4807      	ldr	r0, [pc, #28]	@ (8005548 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800552a:	f7ff f8bb 	bl	80046a4 <_PreparePacket>
 800552e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005530:	2211      	movs	r2, #17
 8005532:	6839      	ldr	r1, [r7, #0]
 8005534:	6838      	ldr	r0, [r7, #0]
 8005536:	f7ff f9a1 	bl	800487c <_SendPacket>
  RECORD_END();
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f383 8811 	msr	BASEPRI, r3
}
 8005540:	bf00      	nop
 8005542:	3708      	adds	r7, #8
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	200196fc 	.word	0x200196fc

0800554c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800554c:	b580      	push	{r7, lr}
 800554e:	b088      	sub	sp, #32
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005554:	f3ef 8311 	mrs	r3, BASEPRI
 8005558:	f04f 0120 	mov.w	r1, #32
 800555c:	f381 8811 	msr	BASEPRI, r1
 8005560:	617b      	str	r3, [r7, #20]
 8005562:	4819      	ldr	r0, [pc, #100]	@ (80055c8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8005564:	f7ff f89e 	bl	80046a4 <_PreparePacket>
 8005568:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800556e:	4b17      	ldr	r3, [pc, #92]	@ (80055cc <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	61fb      	str	r3, [r7, #28]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	61bb      	str	r3, [r7, #24]
 8005580:	e00b      	b.n	800559a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	b2da      	uxtb	r2, r3
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	1c59      	adds	r1, r3, #1
 800558a:	61f9      	str	r1, [r7, #28]
 800558c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005590:	b2d2      	uxtb	r2, r2
 8005592:	701a      	strb	r2, [r3, #0]
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	09db      	lsrs	r3, r3, #7
 8005598:	61bb      	str	r3, [r7, #24]
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	2b7f      	cmp	r3, #127	@ 0x7f
 800559e:	d8f0      	bhi.n	8005582 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	1c5a      	adds	r2, r3, #1
 80055a4:	61fa      	str	r2, [r7, #28]
 80055a6:	69ba      	ldr	r2, [r7, #24]
 80055a8:	b2d2      	uxtb	r2, r2
 80055aa:	701a      	strb	r2, [r3, #0]
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80055b0:	2208      	movs	r2, #8
 80055b2:	68f9      	ldr	r1, [r7, #12]
 80055b4:	6938      	ldr	r0, [r7, #16]
 80055b6:	f7ff f961 	bl	800487c <_SendPacket>
  RECORD_END();
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f383 8811 	msr	BASEPRI, r3
}
 80055c0:	bf00      	nop
 80055c2:	3720      	adds	r7, #32
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	200196fc 	.word	0x200196fc
 80055cc:	200196cc 	.word	0x200196cc

080055d0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b088      	sub	sp, #32
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80055d8:	f3ef 8311 	mrs	r3, BASEPRI
 80055dc:	f04f 0120 	mov.w	r1, #32
 80055e0:	f381 8811 	msr	BASEPRI, r1
 80055e4:	617b      	str	r3, [r7, #20]
 80055e6:	4819      	ldr	r0, [pc, #100]	@ (800564c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80055e8:	f7ff f85c 	bl	80046a4 <_PreparePacket>
 80055ec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80055f2:	4b17      	ldr	r3, [pc, #92]	@ (8005650 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	61fb      	str	r3, [r7, #28]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	61bb      	str	r3, [r7, #24]
 8005604:	e00b      	b.n	800561e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	b2da      	uxtb	r2, r3
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	1c59      	adds	r1, r3, #1
 800560e:	61f9      	str	r1, [r7, #28]
 8005610:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005614:	b2d2      	uxtb	r2, r2
 8005616:	701a      	strb	r2, [r3, #0]
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	09db      	lsrs	r3, r3, #7
 800561c:	61bb      	str	r3, [r7, #24]
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	2b7f      	cmp	r3, #127	@ 0x7f
 8005622:	d8f0      	bhi.n	8005606 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	1c5a      	adds	r2, r3, #1
 8005628:	61fa      	str	r2, [r7, #28]
 800562a:	69ba      	ldr	r2, [r7, #24]
 800562c:	b2d2      	uxtb	r2, r2
 800562e:	701a      	strb	r2, [r3, #0]
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005634:	2204      	movs	r2, #4
 8005636:	68f9      	ldr	r1, [r7, #12]
 8005638:	6938      	ldr	r0, [r7, #16]
 800563a:	f7ff f91f 	bl	800487c <_SendPacket>
  RECORD_END();
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f383 8811 	msr	BASEPRI, r3
}
 8005644:	bf00      	nop
 8005646:	3720      	adds	r7, #32
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	200196fc 	.word	0x200196fc
 8005650:	200196cc 	.word	0x200196cc

08005654 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005654:	b580      	push	{r7, lr}
 8005656:	b088      	sub	sp, #32
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800565c:	f3ef 8311 	mrs	r3, BASEPRI
 8005660:	f04f 0120 	mov.w	r1, #32
 8005664:	f381 8811 	msr	BASEPRI, r1
 8005668:	617b      	str	r3, [r7, #20]
 800566a:	4819      	ldr	r0, [pc, #100]	@ (80056d0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800566c:	f7ff f81a 	bl	80046a4 <_PreparePacket>
 8005670:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005676:	4b17      	ldr	r3, [pc, #92]	@ (80056d4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	61fb      	str	r3, [r7, #28]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	61bb      	str	r3, [r7, #24]
 8005688:	e00b      	b.n	80056a2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	b2da      	uxtb	r2, r3
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	1c59      	adds	r1, r3, #1
 8005692:	61f9      	str	r1, [r7, #28]
 8005694:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005698:	b2d2      	uxtb	r2, r2
 800569a:	701a      	strb	r2, [r3, #0]
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	09db      	lsrs	r3, r3, #7
 80056a0:	61bb      	str	r3, [r7, #24]
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80056a6:	d8f0      	bhi.n	800568a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	1c5a      	adds	r2, r3, #1
 80056ac:	61fa      	str	r2, [r7, #28]
 80056ae:	69ba      	ldr	r2, [r7, #24]
 80056b0:	b2d2      	uxtb	r2, r2
 80056b2:	701a      	strb	r2, [r3, #0]
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80056b8:	2206      	movs	r2, #6
 80056ba:	68f9      	ldr	r1, [r7, #12]
 80056bc:	6938      	ldr	r0, [r7, #16]
 80056be:	f7ff f8dd 	bl	800487c <_SendPacket>
  RECORD_END();
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	f383 8811 	msr	BASEPRI, r3
}
 80056c8:	bf00      	nop
 80056ca:	3720      	adds	r7, #32
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	200196fc 	.word	0x200196fc
 80056d4:	200196cc 	.word	0x200196cc

080056d8 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80056d8:	b580      	push	{r7, lr}
 80056da:	b08a      	sub	sp, #40	@ 0x28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80056e2:	f3ef 8311 	mrs	r3, BASEPRI
 80056e6:	f04f 0120 	mov.w	r1, #32
 80056ea:	f381 8811 	msr	BASEPRI, r1
 80056ee:	617b      	str	r3, [r7, #20]
 80056f0:	4827      	ldr	r0, [pc, #156]	@ (8005790 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80056f2:	f7fe ffd7 	bl	80046a4 <_PreparePacket>
 80056f6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80056fc:	4b25      	ldr	r3, [pc, #148]	@ (8005794 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	627b      	str	r3, [r7, #36]	@ 0x24
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	623b      	str	r3, [r7, #32]
 800570e:	e00b      	b.n	8005728 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	b2da      	uxtb	r2, r3
 8005714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005716:	1c59      	adds	r1, r3, #1
 8005718:	6279      	str	r1, [r7, #36]	@ 0x24
 800571a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800571e:	b2d2      	uxtb	r2, r2
 8005720:	701a      	strb	r2, [r3, #0]
 8005722:	6a3b      	ldr	r3, [r7, #32]
 8005724:	09db      	lsrs	r3, r3, #7
 8005726:	623b      	str	r3, [r7, #32]
 8005728:	6a3b      	ldr	r3, [r7, #32]
 800572a:	2b7f      	cmp	r3, #127	@ 0x7f
 800572c:	d8f0      	bhi.n	8005710 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800572e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005730:	1c5a      	adds	r2, r3, #1
 8005732:	627a      	str	r2, [r7, #36]	@ 0x24
 8005734:	6a3a      	ldr	r2, [r7, #32]
 8005736:	b2d2      	uxtb	r2, r2
 8005738:	701a      	strb	r2, [r3, #0]
 800573a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	61fb      	str	r3, [r7, #28]
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	61bb      	str	r3, [r7, #24]
 8005746:	e00b      	b.n	8005760 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	b2da      	uxtb	r2, r3
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	1c59      	adds	r1, r3, #1
 8005750:	61f9      	str	r1, [r7, #28]
 8005752:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005756:	b2d2      	uxtb	r2, r2
 8005758:	701a      	strb	r2, [r3, #0]
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	09db      	lsrs	r3, r3, #7
 800575e:	61bb      	str	r3, [r7, #24]
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	2b7f      	cmp	r3, #127	@ 0x7f
 8005764:	d8f0      	bhi.n	8005748 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	1c5a      	adds	r2, r3, #1
 800576a:	61fa      	str	r2, [r7, #28]
 800576c:	69ba      	ldr	r2, [r7, #24]
 800576e:	b2d2      	uxtb	r2, r2
 8005770:	701a      	strb	r2, [r3, #0]
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8005776:	2207      	movs	r2, #7
 8005778:	68f9      	ldr	r1, [r7, #12]
 800577a:	6938      	ldr	r0, [r7, #16]
 800577c:	f7ff f87e 	bl	800487c <_SendPacket>
  RECORD_END();
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f383 8811 	msr	BASEPRI, r3
}
 8005786:	bf00      	nop
 8005788:	3728      	adds	r7, #40	@ 0x28
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	200196fc 	.word	0x200196fc
 8005794:	200196cc 	.word	0x200196cc

08005798 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80057a0:	4b04      	ldr	r3, [pc, #16]	@ (80057b4 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80057a2:	691b      	ldr	r3, [r3, #16]
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	1ad3      	subs	r3, r2, r3
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr
 80057b4:	200196cc 	.word	0x200196cc

080057b8 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b08c      	sub	sp, #48	@ 0x30
 80057bc:	af00      	add	r7, sp, #0
 80057be:	4603      	mov	r3, r0
 80057c0:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80057c2:	4b40      	ldr	r3, [pc, #256]	@ (80058c4 <SEGGER_SYSVIEW_SendModule+0x10c>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d077      	beq.n	80058ba <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 80057ca:	4b3e      	ldr	r3, [pc, #248]	@ (80058c4 <SEGGER_SYSVIEW_SendModule+0x10c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 80057d0:	2300      	movs	r3, #0
 80057d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057d4:	e008      	b.n	80057e8 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80057d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 80057dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d007      	beq.n	80057f2 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80057e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e4:	3301      	adds	r3, #1
 80057e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057e8:	79fb      	ldrb	r3, [r7, #7]
 80057ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d3f2      	bcc.n	80057d6 <SEGGER_SYSVIEW_SendModule+0x1e>
 80057f0:	e000      	b.n	80057f4 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80057f2:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80057f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d055      	beq.n	80058a6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80057fa:	f3ef 8311 	mrs	r3, BASEPRI
 80057fe:	f04f 0120 	mov.w	r1, #32
 8005802:	f381 8811 	msr	BASEPRI, r1
 8005806:	617b      	str	r3, [r7, #20]
 8005808:	482f      	ldr	r0, [pc, #188]	@ (80058c8 <SEGGER_SYSVIEW_SendModule+0x110>)
 800580a:	f7fe ff4b 	bl	80046a4 <_PreparePacket>
 800580e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	627b      	str	r3, [r7, #36]	@ 0x24
 8005818:	79fb      	ldrb	r3, [r7, #7]
 800581a:	623b      	str	r3, [r7, #32]
 800581c:	e00b      	b.n	8005836 <SEGGER_SYSVIEW_SendModule+0x7e>
 800581e:	6a3b      	ldr	r3, [r7, #32]
 8005820:	b2da      	uxtb	r2, r3
 8005822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005824:	1c59      	adds	r1, r3, #1
 8005826:	6279      	str	r1, [r7, #36]	@ 0x24
 8005828:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800582c:	b2d2      	uxtb	r2, r2
 800582e:	701a      	strb	r2, [r3, #0]
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	09db      	lsrs	r3, r3, #7
 8005834:	623b      	str	r3, [r7, #32]
 8005836:	6a3b      	ldr	r3, [r7, #32]
 8005838:	2b7f      	cmp	r3, #127	@ 0x7f
 800583a:	d8f0      	bhi.n	800581e <SEGGER_SYSVIEW_SendModule+0x66>
 800583c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583e:	1c5a      	adds	r2, r3, #1
 8005840:	627a      	str	r2, [r7, #36]	@ 0x24
 8005842:	6a3a      	ldr	r2, [r7, #32]
 8005844:	b2d2      	uxtb	r2, r2
 8005846:	701a      	strb	r2, [r3, #0]
 8005848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	61fb      	str	r3, [r7, #28]
 8005850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	61bb      	str	r3, [r7, #24]
 8005856:	e00b      	b.n	8005870 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	b2da      	uxtb	r2, r3
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	1c59      	adds	r1, r3, #1
 8005860:	61f9      	str	r1, [r7, #28]
 8005862:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005866:	b2d2      	uxtb	r2, r2
 8005868:	701a      	strb	r2, [r3, #0]
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	09db      	lsrs	r3, r3, #7
 800586e:	61bb      	str	r3, [r7, #24]
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	2b7f      	cmp	r3, #127	@ 0x7f
 8005874:	d8f0      	bhi.n	8005858 <SEGGER_SYSVIEW_SendModule+0xa0>
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	1c5a      	adds	r2, r3, #1
 800587a:	61fa      	str	r2, [r7, #28]
 800587c:	69ba      	ldr	r2, [r7, #24]
 800587e:	b2d2      	uxtb	r2, r2
 8005880:	701a      	strb	r2, [r3, #0]
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2280      	movs	r2, #128	@ 0x80
 800588c:	4619      	mov	r1, r3
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f7fe fed8 	bl	8004644 <_EncodeStr>
 8005894:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8005896:	2216      	movs	r2, #22
 8005898:	68f9      	ldr	r1, [r7, #12]
 800589a:	6938      	ldr	r0, [r7, #16]
 800589c:	f7fe ffee 	bl	800487c <_SendPacket>
      RECORD_END();
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 80058a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d006      	beq.n	80058ba <SEGGER_SYSVIEW_SendModule+0x102>
 80058ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d002      	beq.n	80058ba <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 80058b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	4798      	blx	r3
    }
  }
}
 80058ba:	bf00      	nop
 80058bc:	3730      	adds	r7, #48	@ 0x30
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	200196f4 	.word	0x200196f4
 80058c8:	200196fc 	.word	0x200196fc

080058cc <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80058d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005904 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00f      	beq.n	80058fa <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80058da:	4b0a      	ldr	r3, [pc, #40]	@ (8005904 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d002      	beq.n	80058ee <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1f2      	bne.n	80058e0 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80058fa:	bf00      	nop
 80058fc:	3708      	adds	r7, #8
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
 8005902:	bf00      	nop
 8005904:	200196f4 	.word	0x200196f4

08005908 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005908:	b580      	push	{r7, lr}
 800590a:	b086      	sub	sp, #24
 800590c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800590e:	f3ef 8311 	mrs	r3, BASEPRI
 8005912:	f04f 0120 	mov.w	r1, #32
 8005916:	f381 8811 	msr	BASEPRI, r1
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	4817      	ldr	r0, [pc, #92]	@ (800597c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800591e:	f7fe fec1 	bl	80046a4 <_PreparePacket>
 8005922:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	617b      	str	r3, [r7, #20]
 800592c:	4b14      	ldr	r3, [pc, #80]	@ (8005980 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800592e:	781b      	ldrb	r3, [r3, #0]
 8005930:	613b      	str	r3, [r7, #16]
 8005932:	e00b      	b.n	800594c <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	b2da      	uxtb	r2, r3
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	1c59      	adds	r1, r3, #1
 800593c:	6179      	str	r1, [r7, #20]
 800593e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005942:	b2d2      	uxtb	r2, r2
 8005944:	701a      	strb	r2, [r3, #0]
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	09db      	lsrs	r3, r3, #7
 800594a:	613b      	str	r3, [r7, #16]
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005950:	d8f0      	bhi.n	8005934 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	1c5a      	adds	r2, r3, #1
 8005956:	617a      	str	r2, [r7, #20]
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	b2d2      	uxtb	r2, r2
 800595c:	701a      	strb	r2, [r3, #0]
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005962:	221b      	movs	r2, #27
 8005964:	6879      	ldr	r1, [r7, #4]
 8005966:	68b8      	ldr	r0, [r7, #8]
 8005968:	f7fe ff88 	bl	800487c <_SendPacket>
  RECORD_END();
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f383 8811 	msr	BASEPRI, r3
}
 8005972:	bf00      	nop
 8005974:	3718      	adds	r7, #24
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	200196fc 	.word	0x200196fc
 8005980:	200196f8 	.word	0x200196f8

08005984 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005984:	b580      	push	{r7, lr}
 8005986:	b08a      	sub	sp, #40	@ 0x28
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800598c:	f3ef 8311 	mrs	r3, BASEPRI
 8005990:	f04f 0120 	mov.w	r1, #32
 8005994:	f381 8811 	msr	BASEPRI, r1
 8005998:	617b      	str	r3, [r7, #20]
 800599a:	4827      	ldr	r0, [pc, #156]	@ (8005a38 <SEGGER_SYSVIEW_Warn+0xb4>)
 800599c:	f7fe fe82 	bl	80046a4 <_PreparePacket>
 80059a0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80059a2:	2280      	movs	r2, #128	@ 0x80
 80059a4:	6879      	ldr	r1, [r7, #4]
 80059a6:	6938      	ldr	r0, [r7, #16]
 80059a8:	f7fe fe4c 	bl	8004644 <_EncodeStr>
 80059ac:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80059b2:	2301      	movs	r3, #1
 80059b4:	623b      	str	r3, [r7, #32]
 80059b6:	e00b      	b.n	80059d0 <SEGGER_SYSVIEW_Warn+0x4c>
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	b2da      	uxtb	r2, r3
 80059bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059be:	1c59      	adds	r1, r3, #1
 80059c0:	6279      	str	r1, [r7, #36]	@ 0x24
 80059c2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80059c6:	b2d2      	uxtb	r2, r2
 80059c8:	701a      	strb	r2, [r3, #0]
 80059ca:	6a3b      	ldr	r3, [r7, #32]
 80059cc:	09db      	lsrs	r3, r3, #7
 80059ce:	623b      	str	r3, [r7, #32]
 80059d0:	6a3b      	ldr	r3, [r7, #32]
 80059d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80059d4:	d8f0      	bhi.n	80059b8 <SEGGER_SYSVIEW_Warn+0x34>
 80059d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d8:	1c5a      	adds	r2, r3, #1
 80059da:	627a      	str	r2, [r7, #36]	@ 0x24
 80059dc:	6a3a      	ldr	r2, [r7, #32]
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	701a      	strb	r2, [r3, #0]
 80059e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	61fb      	str	r3, [r7, #28]
 80059ea:	2300      	movs	r3, #0
 80059ec:	61bb      	str	r3, [r7, #24]
 80059ee:	e00b      	b.n	8005a08 <SEGGER_SYSVIEW_Warn+0x84>
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	b2da      	uxtb	r2, r3
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	1c59      	adds	r1, r3, #1
 80059f8:	61f9      	str	r1, [r7, #28]
 80059fa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80059fe:	b2d2      	uxtb	r2, r2
 8005a00:	701a      	strb	r2, [r3, #0]
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	09db      	lsrs	r3, r3, #7
 8005a06:	61bb      	str	r3, [r7, #24]
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a0c:	d8f0      	bhi.n	80059f0 <SEGGER_SYSVIEW_Warn+0x6c>
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	1c5a      	adds	r2, r3, #1
 8005a12:	61fa      	str	r2, [r7, #28]
 8005a14:	69ba      	ldr	r2, [r7, #24]
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	701a      	strb	r2, [r3, #0]
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005a1e:	221a      	movs	r2, #26
 8005a20:	68f9      	ldr	r1, [r7, #12]
 8005a22:	6938      	ldr	r0, [r7, #16]
 8005a24:	f7fe ff2a 	bl	800487c <_SendPacket>
  RECORD_END();
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	f383 8811 	msr	BASEPRI, r3
}
 8005a2e:	bf00      	nop
 8005a30:	3728      	adds	r7, #40	@ 0x28
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	200196fc 	.word	0x200196fc

08005a3c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8005a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8005a42:	2300      	movs	r3, #0
 8005a44:	607b      	str	r3, [r7, #4]
 8005a46:	e033      	b.n	8005ab0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8005a48:	491e      	ldr	r1, [pc, #120]	@ (8005ac4 <_cbSendTaskList+0x88>)
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	4413      	add	r3, r2
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	440b      	add	r3, r1
 8005a56:	6818      	ldr	r0, [r3, #0]
 8005a58:	491a      	ldr	r1, [pc, #104]	@ (8005ac4 <_cbSendTaskList+0x88>)
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	4413      	add	r3, r2
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	440b      	add	r3, r1
 8005a66:	3304      	adds	r3, #4
 8005a68:	6819      	ldr	r1, [r3, #0]
 8005a6a:	4c16      	ldr	r4, [pc, #88]	@ (8005ac4 <_cbSendTaskList+0x88>)
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	4423      	add	r3, r4
 8005a78:	3308      	adds	r3, #8
 8005a7a:	681c      	ldr	r4, [r3, #0]
 8005a7c:	4d11      	ldr	r5, [pc, #68]	@ (8005ac4 <_cbSendTaskList+0x88>)
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	4613      	mov	r3, r2
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	4413      	add	r3, r2
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	442b      	add	r3, r5
 8005a8a:	330c      	adds	r3, #12
 8005a8c:	681d      	ldr	r5, [r3, #0]
 8005a8e:	4e0d      	ldr	r6, [pc, #52]	@ (8005ac4 <_cbSendTaskList+0x88>)
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	4613      	mov	r3, r2
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	4413      	add	r3, r2
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	4433      	add	r3, r6
 8005a9c:	3310      	adds	r3, #16
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	9300      	str	r3, [sp, #0]
 8005aa2:	462b      	mov	r3, r5
 8005aa4:	4622      	mov	r2, r4
 8005aa6:	f000 f8bd 	bl	8005c24 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	3301      	adds	r3, #1
 8005aae:	607b      	str	r3, [r7, #4]
 8005ab0:	4b05      	ldr	r3, [pc, #20]	@ (8005ac8 <_cbSendTaskList+0x8c>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d3c6      	bcc.n	8005a48 <_cbSendTaskList+0xc>
  }
}
 8005aba:	bf00      	nop
 8005abc:	bf00      	nop
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ac4:	200197e0 	.word	0x200197e0
 8005ac8:	20019880 	.word	0x20019880

08005acc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8005acc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ad0:	b082      	sub	sp, #8
 8005ad2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8005ad4:	f7fd f946 	bl	8002d64 <xTaskGetTickCountFromISR>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2200      	movs	r2, #0
 8005adc:	469a      	mov	sl, r3
 8005ade:	4693      	mov	fp, r2
 8005ae0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8005ae4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	f04f 0a00 	mov.w	sl, #0
 8005af0:	f04f 0b00 	mov.w	fp, #0
 8005af4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8005af8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8005afc:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8005b00:	4652      	mov	r2, sl
 8005b02:	465b      	mov	r3, fp
 8005b04:	1a14      	subs	r4, r2, r0
 8005b06:	eb63 0501 	sbc.w	r5, r3, r1
 8005b0a:	f04f 0200 	mov.w	r2, #0
 8005b0e:	f04f 0300 	mov.w	r3, #0
 8005b12:	00ab      	lsls	r3, r5, #2
 8005b14:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8005b18:	00a2      	lsls	r2, r4, #2
 8005b1a:	4614      	mov	r4, r2
 8005b1c:	461d      	mov	r5, r3
 8005b1e:	eb14 0800 	adds.w	r8, r4, r0
 8005b22:	eb45 0901 	adc.w	r9, r5, r1
 8005b26:	f04f 0200 	mov.w	r2, #0
 8005b2a:	f04f 0300 	mov.w	r3, #0
 8005b2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b3a:	4690      	mov	r8, r2
 8005b3c:	4699      	mov	r9, r3
 8005b3e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8005b42:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8005b46:	4610      	mov	r0, r2
 8005b48:	4619      	mov	r1, r3
 8005b4a:	3708      	adds	r7, #8
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08005b54 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b086      	sub	sp, #24
 8005b58:	af02      	add	r7, sp, #8
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	607a      	str	r2, [r7, #4]
 8005b60:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8005b62:	2205      	movs	r2, #5
 8005b64:	492b      	ldr	r1, [pc, #172]	@ (8005c14 <SYSVIEW_AddTask+0xc0>)
 8005b66:	68b8      	ldr	r0, [r7, #8]
 8005b68:	f000 f87d 	bl	8005c66 <memcmp>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d04b      	beq.n	8005c0a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8005b72:	4b29      	ldr	r3, [pc, #164]	@ (8005c18 <SYSVIEW_AddTask+0xc4>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2b07      	cmp	r3, #7
 8005b78:	d903      	bls.n	8005b82 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8005b7a:	4828      	ldr	r0, [pc, #160]	@ (8005c1c <SYSVIEW_AddTask+0xc8>)
 8005b7c:	f7ff ff02 	bl	8005984 <SEGGER_SYSVIEW_Warn>
    return;
 8005b80:	e044      	b.n	8005c0c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8005b82:	4b25      	ldr	r3, [pc, #148]	@ (8005c18 <SYSVIEW_AddTask+0xc4>)
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	4926      	ldr	r1, [pc, #152]	@ (8005c20 <SYSVIEW_AddTask+0xcc>)
 8005b88:	4613      	mov	r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	4413      	add	r3, r2
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	440b      	add	r3, r1
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8005b96:	4b20      	ldr	r3, [pc, #128]	@ (8005c18 <SYSVIEW_AddTask+0xc4>)
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	4921      	ldr	r1, [pc, #132]	@ (8005c20 <SYSVIEW_AddTask+0xcc>)
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	4413      	add	r3, r2
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	440b      	add	r3, r1
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8005bac:	4b1a      	ldr	r3, [pc, #104]	@ (8005c18 <SYSVIEW_AddTask+0xc4>)
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	491b      	ldr	r1, [pc, #108]	@ (8005c20 <SYSVIEW_AddTask+0xcc>)
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	4413      	add	r3, r2
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	440b      	add	r3, r1
 8005bbc:	3308      	adds	r3, #8
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8005bc2:	4b15      	ldr	r3, [pc, #84]	@ (8005c18 <SYSVIEW_AddTask+0xc4>)
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	4916      	ldr	r1, [pc, #88]	@ (8005c20 <SYSVIEW_AddTask+0xcc>)
 8005bc8:	4613      	mov	r3, r2
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	4413      	add	r3, r2
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	440b      	add	r3, r1
 8005bd2:	330c      	adds	r3, #12
 8005bd4:	683a      	ldr	r2, [r7, #0]
 8005bd6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8005bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8005c18 <SYSVIEW_AddTask+0xc4>)
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	4910      	ldr	r1, [pc, #64]	@ (8005c20 <SYSVIEW_AddTask+0xcc>)
 8005bde:	4613      	mov	r3, r2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	4413      	add	r3, r2
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	440b      	add	r3, r1
 8005be8:	3310      	adds	r3, #16
 8005bea:	69ba      	ldr	r2, [r7, #24]
 8005bec:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8005bee:	4b0a      	ldr	r3, [pc, #40]	@ (8005c18 <SYSVIEW_AddTask+0xc4>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	4a08      	ldr	r2, [pc, #32]	@ (8005c18 <SYSVIEW_AddTask+0xc4>)
 8005bf6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	68b9      	ldr	r1, [r7, #8]
 8005c02:	68f8      	ldr	r0, [r7, #12]
 8005c04:	f000 f80e 	bl	8005c24 <SYSVIEW_SendTaskInfo>
 8005c08:	e000      	b.n	8005c0c <SYSVIEW_AddTask+0xb8>
    return;
 8005c0a:	bf00      	nop

}
 8005c0c:	3710      	adds	r7, #16
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	08005d94 	.word	0x08005d94
 8005c18:	20019880 	.word	0x20019880
 8005c1c:	08005d9c 	.word	0x08005d9c
 8005c20:	200197e0 	.word	0x200197e0

08005c24 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08a      	sub	sp, #40	@ 0x28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
 8005c30:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8005c32:	f107 0314 	add.w	r3, r7, #20
 8005c36:	2214      	movs	r2, #20
 8005c38:	2100      	movs	r1, #0
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f000 f823 	bl	8005c86 <memset>
  TaskInfo.TaskID     = TaskID;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8005c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c52:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8005c54:	f107 0314 	add.w	r3, r7, #20
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7ff f9ff 	bl	800505c <SEGGER_SYSVIEW_SendTaskInfo>
}
 8005c5e:	bf00      	nop
 8005c60:	3728      	adds	r7, #40	@ 0x28
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <memcmp>:
 8005c66:	b510      	push	{r4, lr}
 8005c68:	3901      	subs	r1, #1
 8005c6a:	4402      	add	r2, r0
 8005c6c:	4290      	cmp	r0, r2
 8005c6e:	d101      	bne.n	8005c74 <memcmp+0xe>
 8005c70:	2000      	movs	r0, #0
 8005c72:	e005      	b.n	8005c80 <memcmp+0x1a>
 8005c74:	7803      	ldrb	r3, [r0, #0]
 8005c76:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005c7a:	42a3      	cmp	r3, r4
 8005c7c:	d001      	beq.n	8005c82 <memcmp+0x1c>
 8005c7e:	1b18      	subs	r0, r3, r4
 8005c80:	bd10      	pop	{r4, pc}
 8005c82:	3001      	adds	r0, #1
 8005c84:	e7f2      	b.n	8005c6c <memcmp+0x6>

08005c86 <memset>:
 8005c86:	4402      	add	r2, r0
 8005c88:	4603      	mov	r3, r0
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d100      	bne.n	8005c90 <memset+0xa>
 8005c8e:	4770      	bx	lr
 8005c90:	f803 1b01 	strb.w	r1, [r3], #1
 8005c94:	e7f9      	b.n	8005c8a <memset+0x4>
	...

08005c98 <__libc_init_array>:
 8005c98:	b570      	push	{r4, r5, r6, lr}
 8005c9a:	4d0d      	ldr	r5, [pc, #52]	@ (8005cd0 <__libc_init_array+0x38>)
 8005c9c:	4c0d      	ldr	r4, [pc, #52]	@ (8005cd4 <__libc_init_array+0x3c>)
 8005c9e:	1b64      	subs	r4, r4, r5
 8005ca0:	10a4      	asrs	r4, r4, #2
 8005ca2:	2600      	movs	r6, #0
 8005ca4:	42a6      	cmp	r6, r4
 8005ca6:	d109      	bne.n	8005cbc <__libc_init_array+0x24>
 8005ca8:	4d0b      	ldr	r5, [pc, #44]	@ (8005cd8 <__libc_init_array+0x40>)
 8005caa:	4c0c      	ldr	r4, [pc, #48]	@ (8005cdc <__libc_init_array+0x44>)
 8005cac:	f000 f826 	bl	8005cfc <_init>
 8005cb0:	1b64      	subs	r4, r4, r5
 8005cb2:	10a4      	asrs	r4, r4, #2
 8005cb4:	2600      	movs	r6, #0
 8005cb6:	42a6      	cmp	r6, r4
 8005cb8:	d105      	bne.n	8005cc6 <__libc_init_array+0x2e>
 8005cba:	bd70      	pop	{r4, r5, r6, pc}
 8005cbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cc0:	4798      	blx	r3
 8005cc2:	3601      	adds	r6, #1
 8005cc4:	e7ee      	b.n	8005ca4 <__libc_init_array+0xc>
 8005cc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cca:	4798      	blx	r3
 8005ccc:	3601      	adds	r6, #1
 8005cce:	e7f2      	b.n	8005cb6 <__libc_init_array+0x1e>
 8005cd0:	08005e34 	.word	0x08005e34
 8005cd4:	08005e34 	.word	0x08005e34
 8005cd8:	08005e34 	.word	0x08005e34
 8005cdc:	08005e38 	.word	0x08005e38

08005ce0 <memcpy>:
 8005ce0:	440a      	add	r2, r1
 8005ce2:	4291      	cmp	r1, r2
 8005ce4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ce8:	d100      	bne.n	8005cec <memcpy+0xc>
 8005cea:	4770      	bx	lr
 8005cec:	b510      	push	{r4, lr}
 8005cee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cf6:	4291      	cmp	r1, r2
 8005cf8:	d1f9      	bne.n	8005cee <memcpy+0xe>
 8005cfa:	bd10      	pop	{r4, pc}

08005cfc <_init>:
 8005cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cfe:	bf00      	nop
 8005d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d02:	bc08      	pop	{r3}
 8005d04:	469e      	mov	lr, r3
 8005d06:	4770      	bx	lr

08005d08 <_fini>:
 8005d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d0a:	bf00      	nop
 8005d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d0e:	bc08      	pop	{r3}
 8005d10:	469e      	mov	lr, r3
 8005d12:	4770      	bx	lr
