Synthesis Analysis & Elaboration Stage Report for soc_top
Fri May 23 16:11:07 2025
Quartus Prime Version 25.1.0 Build 129 03/26/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Top Causes of Logic Optimized Away During Sweep
  3. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



Top root causes of logic optimization that have been identified during sweep. For more details and filtering options, ensure that you have compiled with the "Enable RTL Analysis Debug Mode " setting turned on under Assignments->Settings->Compiler Settings, then go to the " Root Causes Tab " in the " Sweep Hints Viewer " tool in the " RTL Analyzer ".
+------------------------------------------------------------------------------------+
; Top Causes of Logic Optimized Away During Sweep                                    ;
+-----------------------------+------------------+-------------+---------------------+
; Root Object Path            ; Root Object Type ; Root Reason ; Swept Objects Count ;
+-----------------------------+------------------+-------------+---------------------+
; u_axi_slave|s_axi_awready   ; OUTPUT_PORT      ; stuck at 1  ; 2                   ;
; u_axi_slave|s_axi_wready    ; OUTPUT_PORT      ; stuck at 1  ; 2                   ;
; u_axi_slave|s_axi_bvalid    ; OUTPUT_PORT      ; stuck at 1  ; 2                   ;
; u_axi_slave|s_axi_rdata[31] ; OUTPUT_PORT      ; stuck at 0  ; 2                   ;
; u_axi_slave|s_axi_rdata[30] ; OUTPUT_PORT      ; stuck at 0  ; 2                   ;
; u_axi_slave|s_axi_rdata[29] ; OUTPUT_PORT      ; stuck at 0  ; 2                   ;
; u_axi_slave|s_axi_rdata[28] ; OUTPUT_PORT      ; stuck at 0  ; 2                   ;
; u_axi_slave|s_axi_rdata[27] ; OUTPUT_PORT      ; stuck at 0  ; 2                   ;
; u_axi_slave|s_axi_rdata[26] ; OUTPUT_PORT      ; stuck at 0  ; 2                   ;
; u_axi_slave|s_axi_rdata[25] ; OUTPUT_PORT      ; stuck at 0  ; 2                   ;
+-----------------------------+------------------+-------------+---------------------+
Table limited at 10 items. To change the number of top root causes reported, set the "Number of Top Root Causes Reported in Synthesis Report " option under Assignments->Settings->Compiler Settings->Advanced Settings (Synthesis)


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 25.1.0 Build 129 03/26/2025 SC Pro Edition
    Info: Processing started: Fri May 23 16:11:04 2025
    Info: System process ID: 10768
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off dma_axi_lp -c soc_top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "dma_axi_lp"
Info: Revision = "soc_top"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Info (18237): File "D:/SOC/dma_axI_slave.sv" is a duplicate of already analyzed file "D:/SOC/dma_axi_slave.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info: Elaborating from top-level entity "soc_top"
Info (22567): Verilog HDL info at dma_axi_slave.sv(26): extracting RAM for identifier 'regfile' File: D:/SOC/dma_axi_slave.sv Line: 26
Warning (13469): Verilog HDL assignment warning at soc_top.sv(85): truncated value with size 17 to match size of target (16) File: D:/SOC/soc_top.sv Line: 85
Info: Found 5 design entities
Info: There are 4 partitions after elaboration.
Info: DA report generation in native DNI mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 2 of 3 enabled rules passed, and 0 rules was disabled, in snapshot 'partitioned'
Info (21622): Design Assistant Results: 1 of 3 Low severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'D:/SOC/output_files/soc_top.drc.partitioned.rpt' for more information


