# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jun 18 2024 00:31:04

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R vs. VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED1
			6.2.2::Path details for port: LED2
			6.2.3::Path details for port: LED3
			6.2.4::Path details for port: LED4
			6.2.5::Path details for port: LED5
			6.2.6::Path details for port: LED6
			6.2.7::Path details for port: LED7
			6.2.8::Path details for port: LED8
			6.2.9::Path details for port: PLL_out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED1
			6.5.2::Path details for port: LED2
			6.5.3::Path details for port: LED3
			6.5.4::Path details for port: LED4
			6.5.5::Path details for port: LED5
			6.5.6::Path details for port: LED6
			6.5.7::Path details for port: LED7
			6.5.8::Path details for port: LED8
			6.5.9::Path details for port: PLL_out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: LED_VHDL|CLK                            | N/A                    | Target: 150.15 MHz  | 
Clock: VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE    | N/A                    | Target: 314.38 MHz  | 
Clock: VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL  | Frequency: 203.98 MHz  | Target: 314.38 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                            Capture Clock                           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------------------  --------------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL  VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL  3180.9           -1722       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase                     
---------  ----------  ------------  ----------------------------------------  
LED1       CLK         14967         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED2       CLK         14967         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED3       CLK         14097         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED4       CLK         14967         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED5       CLK         14967         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED6       CLK         14967         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED7       CLK         14967         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED8       CLK         14967         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
PLL_out    CLK         14575         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
PLL_out    CLK         14412         VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:F  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase                     
---------  ----------  --------------------  ----------------------------------------  
LED1       CLK         14519                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED2       CLK         14519                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED3       CLK         13691                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED4       CLK         14519                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED5       CLK         14519                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED6       CLK         14519                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED7       CLK         14519                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
LED8       CLK         14519                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  
PLL_out    CLK         14412                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:F  
PLL_out    CLK         14575                 VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
********************************************************************
Clock: VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
Frequency: 203.98 MHz | Target: 314.38 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr2_1_LC_6_19_7/ce
Capture Clock    : div_cntr2_1_LC_6_19_7/clk
Setup Constraint : 3181p
Path slack       : -1722p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                                  0
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10592

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         4363
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            12314
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                              Odrv4                          0              7951  -1722  RISE       1
I__259/O                              Odrv4                        351              8302  -1722  RISE       1
I__261/I                              LocalMux                       0              8302  -1722  RISE       1
I__261/O                              LocalMux                     330              8632  -1722  RISE       1
I__263/I                              InMux                          0              8632  -1722  RISE       1
I__263/O                              InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0     LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout   LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__118/I                              LocalMux                       0              9340  -1722  RISE       1
I__118/O                              LocalMux                     330              9670  -1722  RISE       1
I__121/I                              InMux                          0              9670  -1722  RISE       1
I__121/O                              InMux                        259              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    449             10378  -1722  RISE       6
I__140/I                              Odrv4                          0             10378  -1722  RISE       1
I__140/O                              Odrv4                        351             10729  -1722  RISE       1
I__141/I                              Span4Mux_h                     0             10729  -1722  RISE       1
I__141/O                              Span4Mux_h                   302             11030  -1722  RISE       1
I__142/I                              Span4Mux_v                     0             11030  -1722  RISE       1
I__142/O                              Span4Mux_v                   351             11381  -1722  RISE       1
I__143/I                              LocalMux                       0             11381  -1722  RISE       1
I__143/O                              LocalMux                     330             11710  -1722  RISE       1
I__144/I                              CEMux                          0             11710  -1722  RISE       1
I__144/O                              CEMux                        603             12314  -1722  RISE       1
div_cntr2_1_LC_6_19_7/ce              LogicCell40_SEQ_MODE_1000      0             12314  -1722  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R vs. VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R)
*********************************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr2_1_LC_6_19_7/ce
Capture Clock    : div_cntr2_1_LC_6_19_7/clk
Setup Constraint : 3181p
Path slack       : -1722p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                                  0
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10592

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         4363
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            12314
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                              Odrv4                          0              7951  -1722  RISE       1
I__259/O                              Odrv4                        351              8302  -1722  RISE       1
I__261/I                              LocalMux                       0              8302  -1722  RISE       1
I__261/O                              LocalMux                     330              8632  -1722  RISE       1
I__263/I                              InMux                          0              8632  -1722  RISE       1
I__263/O                              InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0     LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout   LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__118/I                              LocalMux                       0              9340  -1722  RISE       1
I__118/O                              LocalMux                     330              9670  -1722  RISE       1
I__121/I                              InMux                          0              9670  -1722  RISE       1
I__121/O                              InMux                        259              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    449             10378  -1722  RISE       6
I__140/I                              Odrv4                          0             10378  -1722  RISE       1
I__140/O                              Odrv4                        351             10729  -1722  RISE       1
I__141/I                              Span4Mux_h                     0             10729  -1722  RISE       1
I__141/O                              Span4Mux_h                   302             11030  -1722  RISE       1
I__142/I                              Span4Mux_v                     0             11030  -1722  RISE       1
I__142/O                              Span4Mux_v                   351             11381  -1722  RISE       1
I__143/I                              LocalMux                       0             11381  -1722  RISE       1
I__143/O                              LocalMux                     330             11710  -1722  RISE       1
I__144/I                              CEMux                          0             11710  -1722  RISE       1
I__144/O                              CEMux                        603             12314  -1722  RISE       1
div_cntr2_1_LC_6_19_7/ce              LogicCell40_SEQ_MODE_1000      0             12314  -1722  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

      6.2.1::Path details for port: LED1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED1
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14967


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              7016
---------------------------- ------
Clock To Out Delay            14967

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               FALL  9       
I__59/I                         Odrv12                     0      7951               FALL  1       
I__59/O                         Odrv12                     540    8491               FALL  1       
I__62/I                         Sp12to4                    0      8491               FALL  1       
I__62/O                         Sp12to4                    449    8940               FALL  1       
I__65/I                         Span4Mux_s2_v              0      8940               FALL  1       
I__65/O                         Span4Mux_s2_v              252    9193               FALL  1       
I__68/I                         IoSpan4Mux                 0      9193               FALL  1       
I__68/O                         IoSpan4Mux                 323    9515               FALL  1       
I__75/I                         LocalMux                   0      9515               FALL  1       
I__75/O                         LocalMux                   309    9824               FALL  1       
I__82/I                         IoInMux                    0      9824               FALL  1       
I__82/O                         IoInMux                    217    10041              FALL  1       
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10041              FALL  1       
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12279              FALL  1       
LED1_obuf_iopad/DIN             IO_PAD                     0      12279              FALL  1       
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   14967              FALL  1       
LED1                            LED_VHDL                   0      14967              FALL  1       

6.2.2::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED2
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14967


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              7016
---------------------------- ------
Clock To Out Delay            14967

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               FALL  9       
I__59/I                         Odrv12                     0      7951               FALL  1       
I__59/O                         Odrv12                     540    8491               FALL  1       
I__62/I                         Sp12to4                    0      8491               FALL  1       
I__62/O                         Sp12to4                    449    8940               FALL  1       
I__65/I                         Span4Mux_s2_v              0      8940               FALL  1       
I__65/O                         Span4Mux_s2_v              252    9193               FALL  1       
I__68/I                         IoSpan4Mux                 0      9193               FALL  1       
I__68/O                         IoSpan4Mux                 323    9515               FALL  1       
I__74/I                         LocalMux                   0      9515               FALL  1       
I__74/O                         LocalMux                   309    9824               FALL  1       
I__81/I                         IoInMux                    0      9824               FALL  1       
I__81/O                         IoInMux                    217    10041              FALL  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10041              FALL  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12279              FALL  1       
LED2_obuf_iopad/DIN             IO_PAD                     0      12279              FALL  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   14967              FALL  1       
LED2                            LED_VHDL                   0      14967              FALL  1       

6.2.3::Path details for port: LED3      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED3
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14097


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              6146
---------------------------- ------
Clock To Out Delay            14097

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               RISE  9       
I__59/I                         Odrv12                     0      7951               RISE  1       
I__59/O                         Odrv12                     491    8442               RISE  1       
I__61/I                         Span12Mux_s2_v             0      8442               RISE  1       
I__61/O                         Span12Mux_s2_v             140    8582               RISE  1       
I__64/I                         LocalMux                   0      8582               RISE  1       
I__64/O                         LocalMux                   330    8912               RISE  1       
I__66/I                         IoInMux                    0      8912               RISE  1       
I__66/O                         IoInMux                    259    9172               RISE  1       
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9172               RISE  1       
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11409              FALL  1       
LED3_obuf_iopad/DIN             IO_PAD                     0      11409              FALL  1       
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   14097              FALL  1       
LED3                            LED_VHDL                   0      14097              FALL  1       

6.2.4::Path details for port: LED4      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED4
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14967


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              7016
---------------------------- ------
Clock To Out Delay            14967

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               FALL  9       
I__59/I                         Odrv12                     0      7951               FALL  1       
I__59/O                         Odrv12                     540    8491               FALL  1       
I__62/I                         Sp12to4                    0      8491               FALL  1       
I__62/O                         Sp12to4                    449    8940               FALL  1       
I__65/I                         Span4Mux_s2_v              0      8940               FALL  1       
I__65/O                         Span4Mux_s2_v              252    9193               FALL  1       
I__67/I                         IoSpan4Mux                 0      9193               FALL  1       
I__67/O                         IoSpan4Mux                 323    9515               FALL  1       
I__70/I                         LocalMux                   0      9515               FALL  1       
I__70/O                         LocalMux                   309    9824               FALL  1       
I__77/I                         IoInMux                    0      9824               FALL  1       
I__77/O                         IoInMux                    217    10041              FALL  1       
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10041              FALL  1       
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12279              FALL  1       
LED4_obuf_iopad/DIN             IO_PAD                     0      12279              FALL  1       
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   14967              FALL  1       
LED4                            LED_VHDL                   0      14967              FALL  1       

6.2.5::Path details for port: LED5      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED5
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14967


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              7016
---------------------------- ------
Clock To Out Delay            14967

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               FALL  9       
I__59/I                         Odrv12                     0      7951               FALL  1       
I__59/O                         Odrv12                     540    8491               FALL  1       
I__62/I                         Sp12to4                    0      8491               FALL  1       
I__62/O                         Sp12to4                    449    8940               FALL  1       
I__65/I                         Span4Mux_s2_v              0      8940               FALL  1       
I__65/O                         Span4Mux_s2_v              252    9193               FALL  1       
I__67/I                         IoSpan4Mux                 0      9193               FALL  1       
I__67/O                         IoSpan4Mux                 323    9515               FALL  1       
I__69/I                         LocalMux                   0      9515               FALL  1       
I__69/O                         LocalMux                   309    9824               FALL  1       
I__76/I                         IoInMux                    0      9824               FALL  1       
I__76/O                         IoInMux                    217    10041              FALL  1       
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10041              FALL  1       
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12279              FALL  1       
LED5_obuf_iopad/DIN             IO_PAD                     0      12279              FALL  1       
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   14967              FALL  1       
LED5                            LED_VHDL                   0      14967              FALL  1       

6.2.6::Path details for port: LED6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED6
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14967


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              7016
---------------------------- ------
Clock To Out Delay            14967

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               FALL  9       
I__59/I                         Odrv12                     0      7951               FALL  1       
I__59/O                         Odrv12                     540    8491               FALL  1       
I__62/I                         Sp12to4                    0      8491               FALL  1       
I__62/O                         Sp12to4                    449    8940               FALL  1       
I__65/I                         Span4Mux_s2_v              0      8940               FALL  1       
I__65/O                         Span4Mux_s2_v              252    9193               FALL  1       
I__67/I                         IoSpan4Mux                 0      9193               FALL  1       
I__67/O                         IoSpan4Mux                 323    9515               FALL  1       
I__72/I                         LocalMux                   0      9515               FALL  1       
I__72/O                         LocalMux                   309    9824               FALL  1       
I__79/I                         IoInMux                    0      9824               FALL  1       
I__79/O                         IoInMux                    217    10041              FALL  1       
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10041              FALL  1       
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12279              FALL  1       
LED6_obuf_iopad/DIN             IO_PAD                     0      12279              FALL  1       
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   14967              FALL  1       
LED6                            LED_VHDL                   0      14967              FALL  1       

6.2.7::Path details for port: LED7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED7
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14967


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              7016
---------------------------- ------
Clock To Out Delay            14967

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               FALL  9       
I__59/I                         Odrv12                     0      7951               FALL  1       
I__59/O                         Odrv12                     540    8491               FALL  1       
I__62/I                         Sp12to4                    0      8491               FALL  1       
I__62/O                         Sp12to4                    449    8940               FALL  1       
I__65/I                         Span4Mux_s2_v              0      8940               FALL  1       
I__65/O                         Span4Mux_s2_v              252    9193               FALL  1       
I__67/I                         IoSpan4Mux                 0      9193               FALL  1       
I__67/O                         IoSpan4Mux                 323    9515               FALL  1       
I__71/I                         LocalMux                   0      9515               FALL  1       
I__71/O                         LocalMux                   309    9824               FALL  1       
I__78/I                         IoInMux                    0      9824               FALL  1       
I__78/O                         IoInMux                    217    10041              FALL  1       
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10041              FALL  1       
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12279              FALL  1       
LED7_obuf_iopad/DIN             IO_PAD                     0      12279              FALL  1       
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   14967              FALL  1       
LED7                            LED_VHDL                   0      14967              FALL  1       

6.2.8::Path details for port: LED8      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED8
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14967


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              7016
---------------------------- ------
Clock To Out Delay            14967

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               FALL  9       
I__59/I                         Odrv12                     0      7951               FALL  1       
I__59/O                         Odrv12                     540    8491               FALL  1       
I__62/I                         Sp12to4                    0      8491               FALL  1       
I__62/O                         Sp12to4                    449    8940               FALL  1       
I__65/I                         Span4Mux_s2_v              0      8940               FALL  1       
I__65/O                         Span4Mux_s2_v              252    9193               FALL  1       
I__67/I                         IoSpan4Mux                 0      9193               FALL  1       
I__67/O                         IoSpan4Mux                 323    9515               FALL  1       
I__73/I                         LocalMux                   0      9515               FALL  1       
I__73/O                         LocalMux                   309    9824               FALL  1       
I__80/I                         IoInMux                    0      9824               FALL  1       
I__80/O                         IoInMux                    217    10041              FALL  1       
LED8_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10041              FALL  1       
LED8_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12279              FALL  1       
LED8_obuf_iopad/DIN             IO_PAD                     0      12279              FALL  1       
LED8_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2688   14967              FALL  1       
LED8                            LED_VHDL                   0      14967              FALL  1       

6.2.9::Path details for port: PLL_out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLL_out
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14575


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             14575
---------------------------- ------
Clock To Out Delay            14575

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__296/I                                                                        Glb2LocalMux                        0      7103               RISE  1       
I__296/O                                                                        Glb2LocalMux                        449    7552               RISE  1       
I__297/I                                                                        LocalMux                            0      7552               RISE  1       
I__297/O                                                                        LocalMux                            330    7881               RISE  1       
I__298/I                                                                        InMux                               0      7881               RISE  1       
I__298/O                                                                        InMux                               259    8141               RISE  1       
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/in0                                   LogicCell40_SEQ_MODE_0000           0      8141               RISE  1       
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/lcout                                 LogicCell40_SEQ_MODE_0000           449    8590               RISE  1       
I__92/I                                                                         Odrv4                               0      8590               RISE  1       
I__92/O                                                                         Odrv4                               351    8940               RISE  1       
I__93/I                                                                         Span4Mux_v                          0      8940               RISE  1       
I__93/O                                                                         Span4Mux_v                          351    9291               RISE  1       
I__94/I                                                                         Span4Mux_s1_h                       0      9291               RISE  1       
I__94/O                                                                         Span4Mux_s1_h                       175    9466               RISE  1       
I__95/I                                                                         LocalMux                            0      9466               RISE  1       
I__95/O                                                                         LocalMux                            330    9796               RISE  1       
I__96/I                                                                         IoInMux                             0      9796               RISE  1       
I__96/O                                                                         IoInMux                             259    10055              RISE  1       
PLL_out_obuf_preio/DOUT0                                                        PRE_IO_PIN_TYPE_011001              0      10055              RISE  1       
PLL_out_obuf_preio/PADOUT                                                       PRE_IO_PIN_TYPE_011001              2006   12061              RISE  1       
PLL_out_obuf_iopad/DIN                                                          IO_PAD                              0      12061              RISE  1       
PLL_out_obuf_iopad/PACKAGEPIN:out                                               IO_PAD                              2514   14575              RISE  1       
PLL_out                                                                         LED_VHDL                            0      14575              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLL_out
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:F
Clock to Out Delay : 14412


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             14412
---------------------------- ------
Clock To Out Delay            14412

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  FALL  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  FALL  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              460    460                FALL  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__97/I                                                                         Odrv12                              0      923                FALL  1       
I__97/O                                                                         Odrv12                              540    1463               FALL  1       
I__98/I                                                                         Span12Mux_v                         0      1463               FALL  1       
I__98/O                                                                         Span12Mux_v                         540    2003               FALL  1       
I__99/I                                                                         Span12Mux_h                         0      2003               FALL  1       
I__99/O                                                                         Span12Mux_h                         540    2543               FALL  1       
I__100/I                                                                        Sp12to4                             0      2543               FALL  1       
I__100/O                                                                        Sp12to4                             449    2992               FALL  1       
I__101/I                                                                        Span4Mux_s3_v                       0      2992               FALL  1       
I__101/O                                                                        Span4Mux_s3_v                       337    3329               FALL  1       
I__102/I                                                                        LocalMux                            0      3329               FALL  1       
I__102/O                                                                        LocalMux                            309    3637               FALL  1       
I__103/I                                                                        IoInMux                             0      3637               FALL  1       
I__103/O                                                                        IoInMux                             217    3855               FALL  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3855               FALL  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2847   6702                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6702               FALL  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6702               FALL  1       
I__289/O                                                                        GlobalMux                           77     6779               FALL  1       
I__296/I                                                                        Glb2LocalMux                        0      6779               FALL  1       
I__296/O                                                                        Glb2LocalMux                        358    7137               FALL  1       
I__297/I                                                                        LocalMux                            0      7137               FALL  1       
I__297/O                                                                        LocalMux                            309    7445               FALL  1       
I__298/I                                                                        InMux                               0      7445               FALL  1       
I__298/O                                                                        InMux                               217    7663               FALL  1       
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/in0                                   LogicCell40_SEQ_MODE_0000           0      7663               FALL  1       
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/lcout                                 LogicCell40_SEQ_MODE_0000           386    8049               FALL  1       
I__92/I                                                                         Odrv4                               0      8049               FALL  1       
I__92/O                                                                         Odrv4                               372    8420               FALL  1       
I__93/I                                                                         Span4Mux_v                          0      8420               FALL  1       
I__93/O                                                                         Span4Mux_v                          372    8792               FALL  1       
I__94/I                                                                         Span4Mux_s1_h                       0      8792               FALL  1       
I__94/O                                                                         Span4Mux_s1_h                       168    8960               FALL  1       
I__95/I                                                                         LocalMux                            0      8960               FALL  1       
I__95/O                                                                         LocalMux                            309    9269               FALL  1       
I__96/I                                                                         IoInMux                             0      9269               FALL  1       
I__96/O                                                                         IoInMux                             217    9486               FALL  1       
PLL_out_obuf_preio/DOUT0                                                        PRE_IO_PIN_TYPE_011001              0      9486               FALL  1       
PLL_out_obuf_preio/PADOUT                                                       PRE_IO_PIN_TYPE_011001              2237   11724              FALL  1       
PLL_out_obuf_iopad/DIN                                                          IO_PAD                              0      11724              FALL  1       
PLL_out_obuf_iopad/PACKAGEPIN:out                                               IO_PAD                              2688   14412              FALL  1       
PLL_out                                                                         LED_VHDL                            0      14412              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED1
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14519


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              6568
---------------------------- ------
Clock To Out Delay            14519

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               RISE  9       
I__59/I                         Odrv12                     0      7951               RISE  1       
I__59/O                         Odrv12                     491    8442               RISE  1       
I__62/I                         Sp12to4                    0      8442               RISE  1       
I__62/O                         Sp12to4                    428    8870               RISE  1       
I__65/I                         Span4Mux_s2_v              0      8870               RISE  1       
I__65/O                         Span4Mux_s2_v              252    9123               RISE  1       
I__68/I                         IoSpan4Mux                 0      9123               RISE  1       
I__68/O                         IoSpan4Mux                 288    9410               RISE  1       
I__75/I                         LocalMux                   0      9410               RISE  1       
I__75/O                         LocalMux                   330    9740               RISE  1       
I__82/I                         IoInMux                    0      9740               RISE  1       
I__82/O                         IoInMux                    259    9999               RISE  1       
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9999               RISE  1       
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12005              RISE  1       
LED1_obuf_iopad/DIN             IO_PAD                     0      12005              RISE  1       
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   14519              RISE  1       
LED1                            LED_VHDL                   0      14519              RISE  1       

6.5.2::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED2
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14519


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              6568
---------------------------- ------
Clock To Out Delay            14519

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               RISE  9       
I__59/I                         Odrv12                     0      7951               RISE  1       
I__59/O                         Odrv12                     491    8442               RISE  1       
I__62/I                         Sp12to4                    0      8442               RISE  1       
I__62/O                         Sp12to4                    428    8870               RISE  1       
I__65/I                         Span4Mux_s2_v              0      8870               RISE  1       
I__65/O                         Span4Mux_s2_v              252    9123               RISE  1       
I__68/I                         IoSpan4Mux                 0      9123               RISE  1       
I__68/O                         IoSpan4Mux                 288    9410               RISE  1       
I__74/I                         LocalMux                   0      9410               RISE  1       
I__74/O                         LocalMux                   330    9740               RISE  1       
I__81/I                         IoInMux                    0      9740               RISE  1       
I__81/O                         IoInMux                    259    9999               RISE  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9999               RISE  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12005              RISE  1       
LED2_obuf_iopad/DIN             IO_PAD                     0      12005              RISE  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   14519              RISE  1       
LED2                            LED_VHDL                   0      14519              RISE  1       

6.5.3::Path details for port: LED3      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED3
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 13691


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              5740
---------------------------- ------
Clock To Out Delay            13691

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               RISE  9       
I__59/I                         Odrv12                     0      7951               RISE  1       
I__59/O                         Odrv12                     491    8442               RISE  1       
I__61/I                         Span12Mux_s2_v             0      8442               RISE  1       
I__61/O                         Span12Mux_s2_v             140    8582               RISE  1       
I__64/I                         LocalMux                   0      8582               RISE  1       
I__64/O                         LocalMux                   330    8912               RISE  1       
I__66/I                         IoInMux                    0      8912               RISE  1       
I__66/O                         IoInMux                    259    9172               RISE  1       
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9172               RISE  1       
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11177              RISE  1       
LED3_obuf_iopad/DIN             IO_PAD                     0      11177              RISE  1       
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   13691              RISE  1       
LED3                            LED_VHDL                   0      13691              RISE  1       

6.5.4::Path details for port: LED4      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED4
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14519


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              6568
---------------------------- ------
Clock To Out Delay            14519

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               RISE  9       
I__59/I                         Odrv12                     0      7951               RISE  1       
I__59/O                         Odrv12                     491    8442               RISE  1       
I__62/I                         Sp12to4                    0      8442               RISE  1       
I__62/O                         Sp12to4                    428    8870               RISE  1       
I__65/I                         Span4Mux_s2_v              0      8870               RISE  1       
I__65/O                         Span4Mux_s2_v              252    9123               RISE  1       
I__67/I                         IoSpan4Mux                 0      9123               RISE  1       
I__67/O                         IoSpan4Mux                 288    9410               RISE  1       
I__70/I                         LocalMux                   0      9410               RISE  1       
I__70/O                         LocalMux                   330    9740               RISE  1       
I__77/I                         IoInMux                    0      9740               RISE  1       
I__77/O                         IoInMux                    259    9999               RISE  1       
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9999               RISE  1       
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12005              RISE  1       
LED4_obuf_iopad/DIN             IO_PAD                     0      12005              RISE  1       
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   14519              RISE  1       
LED4                            LED_VHDL                   0      14519              RISE  1       

6.5.5::Path details for port: LED5      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED5
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14519


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              6568
---------------------------- ------
Clock To Out Delay            14519

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               RISE  9       
I__59/I                         Odrv12                     0      7951               RISE  1       
I__59/O                         Odrv12                     491    8442               RISE  1       
I__62/I                         Sp12to4                    0      8442               RISE  1       
I__62/O                         Sp12to4                    428    8870               RISE  1       
I__65/I                         Span4Mux_s2_v              0      8870               RISE  1       
I__65/O                         Span4Mux_s2_v              252    9123               RISE  1       
I__67/I                         IoSpan4Mux                 0      9123               RISE  1       
I__67/O                         IoSpan4Mux                 288    9410               RISE  1       
I__69/I                         LocalMux                   0      9410               RISE  1       
I__69/O                         LocalMux                   330    9740               RISE  1       
I__76/I                         IoInMux                    0      9740               RISE  1       
I__76/O                         IoInMux                    259    9999               RISE  1       
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9999               RISE  1       
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12005              RISE  1       
LED5_obuf_iopad/DIN             IO_PAD                     0      12005              RISE  1       
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   14519              RISE  1       
LED5                            LED_VHDL                   0      14519              RISE  1       

6.5.6::Path details for port: LED6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED6
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14519


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              6568
---------------------------- ------
Clock To Out Delay            14519

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               RISE  9       
I__59/I                         Odrv12                     0      7951               RISE  1       
I__59/O                         Odrv12                     491    8442               RISE  1       
I__62/I                         Sp12to4                    0      8442               RISE  1       
I__62/O                         Sp12to4                    428    8870               RISE  1       
I__65/I                         Span4Mux_s2_v              0      8870               RISE  1       
I__65/O                         Span4Mux_s2_v              252    9123               RISE  1       
I__67/I                         IoSpan4Mux                 0      9123               RISE  1       
I__67/O                         IoSpan4Mux                 288    9410               RISE  1       
I__72/I                         LocalMux                   0      9410               RISE  1       
I__72/O                         LocalMux                   330    9740               RISE  1       
I__79/I                         IoInMux                    0      9740               RISE  1       
I__79/O                         IoInMux                    259    9999               RISE  1       
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9999               RISE  1       
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12005              RISE  1       
LED6_obuf_iopad/DIN             IO_PAD                     0      12005              RISE  1       
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   14519              RISE  1       
LED6                            LED_VHDL                   0      14519              RISE  1       

6.5.7::Path details for port: LED7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED7
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14519


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              6568
---------------------------- ------
Clock To Out Delay            14519

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               RISE  9       
I__59/I                         Odrv12                     0      7951               RISE  1       
I__59/O                         Odrv12                     491    8442               RISE  1       
I__62/I                         Sp12to4                    0      8442               RISE  1       
I__62/O                         Sp12to4                    428    8870               RISE  1       
I__65/I                         Span4Mux_s2_v              0      8870               RISE  1       
I__65/O                         Span4Mux_s2_v              252    9123               RISE  1       
I__67/I                         IoSpan4Mux                 0      9123               RISE  1       
I__67/O                         IoSpan4Mux                 288    9410               RISE  1       
I__71/I                         LocalMux                   0      9410               RISE  1       
I__71/O                         LocalMux                   330    9740               RISE  1       
I__78/I                         IoInMux                    0      9740               RISE  1       
I__78/O                         IoInMux                    259    9999               RISE  1       
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9999               RISE  1       
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12005              RISE  1       
LED7_obuf_iopad/DIN             IO_PAD                     0      12005              RISE  1       
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   14519              RISE  1       
LED7                            LED_VHDL                   0      14519              RISE  1       

6.5.8::Path details for port: LED8      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED8
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14519


Launch Clock Path Delay        7411
+ Clock To Q Delay              540
+ Data Path Delay              6568
---------------------------- ------
Clock To Out Delay            14519

Launch Clock Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__294/I                                                                        ClkMux                              0      7103               RISE  1       
I__294/O                                                                        ClkMux                              309    7411               RISE  1       
dec_cntr_LC_5_20_2/clk                                                          LogicCell40_SEQ_MODE_1000           0      7411               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000  540    7951               RISE  9       
I__59/I                         Odrv12                     0      7951               RISE  1       
I__59/O                         Odrv12                     491    8442               RISE  1       
I__62/I                         Sp12to4                    0      8442               RISE  1       
I__62/O                         Sp12to4                    428    8870               RISE  1       
I__65/I                         Span4Mux_s2_v              0      8870               RISE  1       
I__65/O                         Span4Mux_s2_v              252    9123               RISE  1       
I__67/I                         IoSpan4Mux                 0      9123               RISE  1       
I__67/O                         IoSpan4Mux                 288    9410               RISE  1       
I__73/I                         LocalMux                   0      9410               RISE  1       
I__73/O                         LocalMux                   330    9740               RISE  1       
I__80/I                         IoInMux                    0      9740               RISE  1       
I__80/O                         IoInMux                    259    9999               RISE  1       
LED8_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9999               RISE  1       
LED8_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12005              RISE  1       
LED8_obuf_iopad/DIN             IO_PAD                     0      12005              RISE  1       
LED8_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2514   14519              RISE  1       
LED8                            LED_VHDL                   0      14519              RISE  1       

6.5.9::Path details for port: PLL_out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLL_out
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:F
Clock to Out Delay : 14412


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             14412
---------------------------- ------
Clock To Out Delay            14412

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  FALL  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  FALL  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              460    460                FALL  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__97/I                                                                         Odrv12                              0      923                FALL  1       
I__97/O                                                                         Odrv12                              540    1463               FALL  1       
I__98/I                                                                         Span12Mux_v                         0      1463               FALL  1       
I__98/O                                                                         Span12Mux_v                         540    2003               FALL  1       
I__99/I                                                                         Span12Mux_h                         0      2003               FALL  1       
I__99/O                                                                         Span12Mux_h                         540    2543               FALL  1       
I__100/I                                                                        Sp12to4                             0      2543               FALL  1       
I__100/O                                                                        Sp12to4                             449    2992               FALL  1       
I__101/I                                                                        Span4Mux_s3_v                       0      2992               FALL  1       
I__101/O                                                                        Span4Mux_s3_v                       337    3329               FALL  1       
I__102/I                                                                        LocalMux                            0      3329               FALL  1       
I__102/O                                                                        LocalMux                            309    3637               FALL  1       
I__103/I                                                                        IoInMux                             0      3637               FALL  1       
I__103/O                                                                        IoInMux                             217    3855               FALL  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3855               FALL  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2847   6702                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6702               FALL  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6702               FALL  1       
I__289/O                                                                        GlobalMux                           77     6779               FALL  1       
I__296/I                                                                        Glb2LocalMux                        0      6779               FALL  1       
I__296/O                                                                        Glb2LocalMux                        358    7137               FALL  1       
I__297/I                                                                        LocalMux                            0      7137               FALL  1       
I__297/O                                                                        LocalMux                            309    7445               FALL  1       
I__298/I                                                                        InMux                               0      7445               FALL  1       
I__298/O                                                                        InMux                               217    7663               FALL  1       
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/in0                                   LogicCell40_SEQ_MODE_0000           0      7663               FALL  1       
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/lcout                                 LogicCell40_SEQ_MODE_0000           386    8049               FALL  1       
I__92/I                                                                         Odrv4                               0      8049               FALL  1       
I__92/O                                                                         Odrv4                               372    8420               FALL  1       
I__93/I                                                                         Span4Mux_v                          0      8420               FALL  1       
I__93/O                                                                         Span4Mux_v                          372    8792               FALL  1       
I__94/I                                                                         Span4Mux_s1_h                       0      8792               FALL  1       
I__94/O                                                                         Span4Mux_s1_h                       168    8960               FALL  1       
I__95/I                                                                         LocalMux                            0      8960               FALL  1       
I__95/O                                                                         LocalMux                            309    9269               FALL  1       
I__96/I                                                                         IoInMux                             0      9269               FALL  1       
I__96/O                                                                         IoInMux                             217    9486               FALL  1       
PLL_out_obuf_preio/DOUT0                                                        PRE_IO_PIN_TYPE_011001              0      9486               FALL  1       
PLL_out_obuf_preio/PADOUT                                                       PRE_IO_PIN_TYPE_011001              2237   11724              FALL  1       
PLL_out_obuf_iopad/DIN                                                          IO_PAD                              0      11724              FALL  1       
PLL_out_obuf_iopad/PACKAGEPIN:out                                               IO_PAD                              2688   14412              FALL  1       
PLL_out                                                                         LED_VHDL                            0      14412              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLL_out
Clock Port         : CLK
Clock Reference    : VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R
Clock to Out Delay : 14575


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             14575
---------------------------- ------
Clock To Out Delay            14575

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                                        model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
CLK                                                                             LED_VHDL                            0      0                  RISE  1       
CLK_ibuf_iopad/PACKAGEPIN:in                                                    IO_PAD                              0      0                  RISE  1       
CLK_ibuf_iopad/DOUT                                                             IO_PAD                              510    510                RISE  1       
CLK_ibuf_preio/PADIN                                                            PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
CLK_ibuf_preio/DIN0                                                             PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__97/I                                                                         Odrv12                              0      1127               RISE  1       
I__97/O                                                                         Odrv12                              491    1618               RISE  1       
I__98/I                                                                         Span12Mux_v                         0      1618               RISE  1       
I__98/O                                                                         Span12Mux_v                         491    2109               RISE  1       
I__99/I                                                                         Span12Mux_h                         0      2109               RISE  1       
I__99/O                                                                         Span12Mux_h                         491    2600               RISE  1       
I__100/I                                                                        Sp12to4                             0      2600               RISE  1       
I__100/O                                                                        Sp12to4                             428    3028               RISE  1       
I__101/I                                                                        Span4Mux_s3_v                       0      3028               RISE  1       
I__101/O                                                                        Span4Mux_s3_v                       316    3343               RISE  1       
I__102/I                                                                        LocalMux                            0      3343               RISE  1       
I__102/O                                                                        LocalMux                            330    3673               RISE  1       
I__103/I                                                                        IoInMux                             0      3673               RISE  1       
I__103/O                                                                        IoInMux                             259    3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3933               RISE  1       
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   6948                             
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      6948               RISE  1       
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__289/I                                                                        GlobalMux                           0      6948               RISE  1       
I__289/O                                                                        GlobalMux                           154    7103               RISE  1       
I__296/I                                                                        Glb2LocalMux                        0      7103               RISE  1       
I__296/O                                                                        Glb2LocalMux                        449    7552               RISE  1       
I__297/I                                                                        LocalMux                            0      7552               RISE  1       
I__297/O                                                                        LocalMux                            330    7881               RISE  1       
I__298/I                                                                        InMux                               0      7881               RISE  1       
I__298/O                                                                        InMux                               259    8141               RISE  1       
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/in0                                   LogicCell40_SEQ_MODE_0000           0      8141               RISE  1       
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/lcout                                 LogicCell40_SEQ_MODE_0000           449    8590               RISE  1       
I__92/I                                                                         Odrv4                               0      8590               RISE  1       
I__92/O                                                                         Odrv4                               351    8940               RISE  1       
I__93/I                                                                         Span4Mux_v                          0      8940               RISE  1       
I__93/O                                                                         Span4Mux_v                          351    9291               RISE  1       
I__94/I                                                                         Span4Mux_s1_h                       0      9291               RISE  1       
I__94/O                                                                         Span4Mux_s1_h                       175    9466               RISE  1       
I__95/I                                                                         LocalMux                            0      9466               RISE  1       
I__95/O                                                                         LocalMux                            330    9796               RISE  1       
I__96/I                                                                         IoInMux                             0      9796               RISE  1       
I__96/O                                                                         IoInMux                             259    10055              RISE  1       
PLL_out_obuf_preio/DOUT0                                                        PRE_IO_PIN_TYPE_011001              0      10055              RISE  1       
PLL_out_obuf_preio/PADOUT                                                       PRE_IO_PIN_TYPE_011001              2006   12061              RISE  1       
PLL_out_obuf_iopad/DIN                                                          IO_PAD                              0      12061              RISE  1       
PLL_out_obuf_iopad/PACKAGEPIN:out                                               IO_PAD                              2514   14575              RISE  1       
PLL_out                                                                         LED_VHDL                            0      14575              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr2_1_LC_6_19_7/ce
Capture Clock    : div_cntr2_1_LC_6_19_7/clk
Setup Constraint : 3181p
Path slack       : -1722p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                                  0
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10592

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         4363
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            12314
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                              Odrv4                          0              7951  -1722  RISE       1
I__259/O                              Odrv4                        351              8302  -1722  RISE       1
I__261/I                              LocalMux                       0              8302  -1722  RISE       1
I__261/O                              LocalMux                     330              8632  -1722  RISE       1
I__263/I                              InMux                          0              8632  -1722  RISE       1
I__263/O                              InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0     LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout   LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__118/I                              LocalMux                       0              9340  -1722  RISE       1
I__118/O                              LocalMux                     330              9670  -1722  RISE       1
I__121/I                              InMux                          0              9670  -1722  RISE       1
I__121/O                              InMux                        259              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    449             10378  -1722  RISE       6
I__140/I                              Odrv4                          0             10378  -1722  RISE       1
I__140/O                              Odrv4                        351             10729  -1722  RISE       1
I__141/I                              Span4Mux_h                     0             10729  -1722  RISE       1
I__141/O                              Span4Mux_h                   302             11030  -1722  RISE       1
I__142/I                              Span4Mux_v                     0             11030  -1722  RISE       1
I__142/O                              Span4Mux_v                   351             11381  -1722  RISE       1
I__143/I                              LocalMux                       0             11381  -1722  RISE       1
I__143/O                              LocalMux                     330             11710  -1722  RISE       1
I__144/I                              CEMux                          0             11710  -1722  RISE       1
I__144/O                              CEMux                        603             12314  -1722  RISE       1
div_cntr2_1_LC_6_19_7/ce              LogicCell40_SEQ_MODE_1000      0             12314  -1722  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr2_2_LC_6_19_6/ce
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Setup Constraint : 3181p
Path slack       : -1722p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                                  0
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10592

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         4363
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            12314
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                              Odrv4                          0              7951  -1722  RISE       1
I__259/O                              Odrv4                        351              8302  -1722  RISE       1
I__261/I                              LocalMux                       0              8302  -1722  RISE       1
I__261/O                              LocalMux                     330              8632  -1722  RISE       1
I__263/I                              InMux                          0              8632  -1722  RISE       1
I__263/O                              InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0     LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout   LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__118/I                              LocalMux                       0              9340  -1722  RISE       1
I__118/O                              LocalMux                     330              9670  -1722  RISE       1
I__121/I                              InMux                          0              9670  -1722  RISE       1
I__121/O                              InMux                        259              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    449             10378  -1722  RISE       6
I__140/I                              Odrv4                          0             10378  -1722  RISE       1
I__140/O                              Odrv4                        351             10729  -1722  RISE       1
I__141/I                              Span4Mux_h                     0             10729  -1722  RISE       1
I__141/O                              Span4Mux_h                   302             11030  -1722  RISE       1
I__142/I                              Span4Mux_v                     0             11030  -1722  RISE       1
I__142/O                              Span4Mux_v                   351             11381  -1722  RISE       1
I__143/I                              LocalMux                       0             11381  -1722  RISE       1
I__143/O                              LocalMux                     330             11710  -1722  RISE       1
I__144/I                              CEMux                          0             11710  -1722  RISE       1
I__144/O                              CEMux                        603             12314  -1722  RISE       1
div_cntr2_2_LC_6_19_6/ce              LogicCell40_SEQ_MODE_1000      0             12314  -1722  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr2_6_LC_6_19_5/ce
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Setup Constraint : 3181p
Path slack       : -1722p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                                  0
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10592

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         4363
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            12314
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                              Odrv4                          0              7951  -1722  RISE       1
I__259/O                              Odrv4                        351              8302  -1722  RISE       1
I__261/I                              LocalMux                       0              8302  -1722  RISE       1
I__261/O                              LocalMux                     330              8632  -1722  RISE       1
I__263/I                              InMux                          0              8632  -1722  RISE       1
I__263/O                              InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0     LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout   LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__118/I                              LocalMux                       0              9340  -1722  RISE       1
I__118/O                              LocalMux                     330              9670  -1722  RISE       1
I__121/I                              InMux                          0              9670  -1722  RISE       1
I__121/O                              InMux                        259              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    449             10378  -1722  RISE       6
I__140/I                              Odrv4                          0             10378  -1722  RISE       1
I__140/O                              Odrv4                        351             10729  -1722  RISE       1
I__141/I                              Span4Mux_h                     0             10729  -1722  RISE       1
I__141/O                              Span4Mux_h                   302             11030  -1722  RISE       1
I__142/I                              Span4Mux_v                     0             11030  -1722  RISE       1
I__142/O                              Span4Mux_v                   351             11381  -1722  RISE       1
I__143/I                              LocalMux                       0             11381  -1722  RISE       1
I__143/O                              LocalMux                     330             11710  -1722  RISE       1
I__144/I                              CEMux                          0             11710  -1722  RISE       1
I__144/O                              CEMux                        603             12314  -1722  RISE       1
div_cntr2_6_LC_6_19_5/ce              LogicCell40_SEQ_MODE_1000      0             12314  -1722  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr2_5_LC_6_19_3/ce
Capture Clock    : div_cntr2_5_LC_6_19_3/clk
Setup Constraint : 3181p
Path slack       : -1722p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                                  0
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10592

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         4363
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            12314
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                              Odrv4                          0              7951  -1722  RISE       1
I__259/O                              Odrv4                        351              8302  -1722  RISE       1
I__261/I                              LocalMux                       0              8302  -1722  RISE       1
I__261/O                              LocalMux                     330              8632  -1722  RISE       1
I__263/I                              InMux                          0              8632  -1722  RISE       1
I__263/O                              InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0     LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout   LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__118/I                              LocalMux                       0              9340  -1722  RISE       1
I__118/O                              LocalMux                     330              9670  -1722  RISE       1
I__121/I                              InMux                          0              9670  -1722  RISE       1
I__121/O                              InMux                        259              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    449             10378  -1722  RISE       6
I__140/I                              Odrv4                          0             10378  -1722  RISE       1
I__140/O                              Odrv4                        351             10729  -1722  RISE       1
I__141/I                              Span4Mux_h                     0             10729  -1722  RISE       1
I__141/O                              Span4Mux_h                   302             11030  -1722  RISE       1
I__142/I                              Span4Mux_v                     0             11030  -1722  RISE       1
I__142/O                              Span4Mux_v                   351             11381  -1722  RISE       1
I__143/I                              LocalMux                       0             11381  -1722  RISE       1
I__143/O                              LocalMux                     330             11710  -1722  RISE       1
I__144/I                              CEMux                          0             11710  -1722  RISE       1
I__144/O                              CEMux                        603             12314  -1722  RISE       1
div_cntr2_5_LC_6_19_3/ce              LogicCell40_SEQ_MODE_1000      0             12314  -1722  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr2_4_LC_6_19_2/ce
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Setup Constraint : 3181p
Path slack       : -1722p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                                  0
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10592

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         4363
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            12314
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                              Odrv4                          0              7951  -1722  RISE       1
I__259/O                              Odrv4                        351              8302  -1722  RISE       1
I__261/I                              LocalMux                       0              8302  -1722  RISE       1
I__261/O                              LocalMux                     330              8632  -1722  RISE       1
I__263/I                              InMux                          0              8632  -1722  RISE       1
I__263/O                              InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0     LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout   LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__118/I                              LocalMux                       0              9340  -1722  RISE       1
I__118/O                              LocalMux                     330              9670  -1722  RISE       1
I__121/I                              InMux                          0              9670  -1722  RISE       1
I__121/O                              InMux                        259              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    449             10378  -1722  RISE       6
I__140/I                              Odrv4                          0             10378  -1722  RISE       1
I__140/O                              Odrv4                        351             10729  -1722  RISE       1
I__141/I                              Span4Mux_h                     0             10729  -1722  RISE       1
I__141/O                              Span4Mux_h                   302             11030  -1722  RISE       1
I__142/I                              Span4Mux_v                     0             11030  -1722  RISE       1
I__142/O                              Span4Mux_v                   351             11381  -1722  RISE       1
I__143/I                              LocalMux                       0             11381  -1722  RISE       1
I__143/O                              LocalMux                     330             11710  -1722  RISE       1
I__144/I                              CEMux                          0             11710  -1722  RISE       1
I__144/O                              CEMux                        603             12314  -1722  RISE       1
div_cntr2_4_LC_6_19_2/ce              LogicCell40_SEQ_MODE_1000      0             12314  -1722  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr2_3_LC_6_19_1/ce
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Setup Constraint : 3181p
Path slack       : -1722p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                                  0
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10592

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         4363
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            12314
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                              Odrv4                          0              7951  -1722  RISE       1
I__259/O                              Odrv4                        351              8302  -1722  RISE       1
I__261/I                              LocalMux                       0              8302  -1722  RISE       1
I__261/O                              LocalMux                     330              8632  -1722  RISE       1
I__263/I                              InMux                          0              8632  -1722  RISE       1
I__263/O                              InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0     LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout   LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__118/I                              LocalMux                       0              9340  -1722  RISE       1
I__118/O                              LocalMux                     330              9670  -1722  RISE       1
I__121/I                              InMux                          0              9670  -1722  RISE       1
I__121/O                              InMux                        259              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in0    LogicCell40_SEQ_MODE_0000      0              9929  -1722  RISE       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    449             10378  -1722  RISE       6
I__140/I                              Odrv4                          0             10378  -1722  RISE       1
I__140/O                              Odrv4                        351             10729  -1722  RISE       1
I__141/I                              Span4Mux_h                     0             10729  -1722  RISE       1
I__141/O                              Span4Mux_h                   302             11030  -1722  RISE       1
I__142/I                              Span4Mux_v                     0             11030  -1722  RISE       1
I__142/O                              Span4Mux_v                   351             11381  -1722  RISE       1
I__143/I                              LocalMux                       0             11381  -1722  RISE       1
I__143/O                              LocalMux                     330             11710  -1722  RISE       1
I__144/I                              CEMux                          0             11710  -1722  RISE       1
I__144/O                              CEMux                        603             12314  -1722  RISE       1
div_cntr2_3_LC_6_19_1/ce              LogicCell40_SEQ_MODE_1000      0             12314  -1722  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : half_sec_pulse_LC_5_19_2/sr
Capture Clock    : half_sec_pulse_LC_5_19_2/clk
Setup Constraint : 3181p
Path slack       : -1693p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -203
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10389

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         4131
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            12082
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout            LogicCell40_SEQ_MODE_1000    540              7951  -1693  RISE       4
I__166/I                               LocalMux                       0              7951  -1693  RISE       1
I__166/O                               LocalMux                     330              8281  -1693  RISE       1
I__169/I                               InMux                          0              8281  -1693  RISE       1
I__169/O                               InMux                        259              8540  -1693  RISE       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/in0    LogicCell40_SEQ_MODE_0000      0              8540  -1693  RISE       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/lcout  LogicCell40_SEQ_MODE_0000    449              8989  -1693  RISE       3
I__219/I                               LocalMux                       0              8989  -1693  RISE       1
I__219/O                               LocalMux                     330              9319  -1693  RISE       1
I__221/I                               InMux                          0              9319  -1693  RISE       1
I__221/O                               InMux                        259              9578  -1693  RISE       1
half_sec_pulse_RNO_2_LC_5_20_4/in3     LogicCell40_SEQ_MODE_0000      0              9578  -1693  RISE       1
half_sec_pulse_RNO_2_LC_5_20_4/lcout   LogicCell40_SEQ_MODE_0000    316              9894  -1693  RISE       1
I__133/I                               LocalMux                       0              9894  -1693  RISE       1
I__133/O                               LocalMux                     330             10224  -1693  RISE       1
I__134/I                               InMux                          0             10224  -1693  RISE       1
I__134/O                               InMux                        259             10483  -1693  RISE       1
half_sec_pulse_RNO_0_LC_5_20_1/in3     LogicCell40_SEQ_MODE_0000      0             10483  -1693  RISE       1
half_sec_pulse_RNO_0_LC_5_20_1/lcout   LogicCell40_SEQ_MODE_0000    316             10799  -1693  RISE       1
I__87/I                                Odrv12                         0             10799  -1693  RISE       1
I__87/O                                Odrv12                       491             11290  -1693  RISE       1
I__88/I                                LocalMux                       0             11290  -1693  RISE       1
I__88/O                                LocalMux                     330             11619  -1693  RISE       1
I__89/I                                SRMux                          0             11619  -1693  RISE       1
I__89/O                                SRMux                        463             12082  -1693  RISE       1
half_sec_pulse_LC_5_19_2/sr            LogicCell40_SEQ_MODE_1001      0             12082  -1693  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_15_LC_6_21_7/in3
Capture Clock    : div_cntr1_15_LC_6_21_7/clk
Setup Constraint : 3181p
Path slack       : -704p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         3072
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            11023
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout      LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                         LocalMux                       0              7951   -705  RISE       1
I__137/O                         LocalMux                     330              8281   -705  RISE       1
I__139/I                         InMux                          0              8281   -705  RISE       1
I__139/O                         InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1        LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout   LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin    LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout   LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout   LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout   LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout   LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout   LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
div_cntr1_6_LC_6_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              9431   -705  RISE       1
div_cntr1_6_LC_6_20_6/carryout   LogicCell40_SEQ_MODE_1000    126              9557   -705  RISE       2
div_cntr1_7_LC_6_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9557   -705  RISE       1
div_cntr1_7_LC_6_20_7/carryout   LogicCell40_SEQ_MODE_1000    126              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitin   ICE_CARRY_IN_MUX               0              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitout  ICE_CARRY_IN_MUX             196              9880   -705  RISE       2
div_cntr1_8_LC_6_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9880   -705  RISE       1
div_cntr1_8_LC_6_21_0/carryout   LogicCell40_SEQ_MODE_1000    126             10006   -705  RISE       2
div_cntr1_9_LC_6_21_1/carryin    LogicCell40_SEQ_MODE_1000      0             10006   -705  RISE       1
div_cntr1_9_LC_6_21_1/carryout   LogicCell40_SEQ_MODE_1000    126             10132   -705  RISE       2
div_cntr1_10_LC_6_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10132   -705  RISE       1
div_cntr1_10_LC_6_21_2/carryout  LogicCell40_SEQ_MODE_1000    126             10259   -705  RISE       2
div_cntr1_11_LC_6_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10259   -705  RISE       1
div_cntr1_11_LC_6_21_3/carryout  LogicCell40_SEQ_MODE_1000    126             10385   -705  RISE       2
div_cntr1_12_LC_6_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10385   -705  RISE       1
div_cntr1_12_LC_6_21_4/carryout  LogicCell40_SEQ_MODE_1000    126             10511   -705  RISE       2
div_cntr1_13_LC_6_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10511   -705  RISE       1
div_cntr1_13_LC_6_21_5/carryout  LogicCell40_SEQ_MODE_1000    126             10637   -705  RISE       2
div_cntr1_14_LC_6_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10637   -705  RISE       1
div_cntr1_14_LC_6_21_6/carryout  LogicCell40_SEQ_MODE_1000    126             10764   -705  RISE       1
I__303/I                         InMux                          0             10764   -705  RISE       1
I__303/O                         InMux                        259             11023   -705  RISE       1
div_cntr1_15_LC_6_21_7/in3       LogicCell40_SEQ_MODE_1000      0             11023   -705  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_15_LC_6_21_7/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : half_sec_pulse_LC_5_19_2/in3
Capture Clock    : half_sec_pulse_LC_5_19_2/clk
Setup Constraint : 3181p
Path slack       : -599p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2967
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10918
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                              Odrv4                          0              7951  -1722  RISE       1
I__259/O                              Odrv4                        351              8302  -1722  RISE       1
I__261/I                              LocalMux                       0              8302  -1722  RISE       1
I__261/O                              LocalMux                     330              8632  -1722  RISE       1
I__263/I                              InMux                          0              8632  -1722  RISE       1
I__263/O                              InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0     LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout   LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__119/I                              LocalMux                       0              9340   -599  RISE       1
I__119/O                              LocalMux                     330              9670   -599  RISE       1
I__122/I                              InMux                          0              9670   -599  RISE       1
I__122/O                              InMux                        259              9929   -599  RISE       1
half_sec_pulse_RNO_1_LC_5_20_6/in1    LogicCell40_SEQ_MODE_0000      0              9929   -599  RISE       1
half_sec_pulse_RNO_1_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    400             10329   -599  RISE       1
I__125/I                              LocalMux                       0             10329   -599  RISE       1
I__125/O                              LocalMux                     330             10658   -599  RISE       1
I__126/I                              InMux                          0             10658   -599  RISE       1
I__126/O                              InMux                        259             10918   -599  RISE       1
half_sec_pulse_LC_5_19_2/in3          LogicCell40_SEQ_MODE_1001      0             10918   -599  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_14_LC_6_21_6/in3
Capture Clock    : div_cntr1_14_LC_6_21_6/clk
Setup Constraint : 3181p
Path slack       : -578p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2946
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10897
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout      LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                         LocalMux                       0              7951   -705  RISE       1
I__137/O                         LocalMux                     330              8281   -705  RISE       1
I__139/I                         InMux                          0              8281   -705  RISE       1
I__139/O                         InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1        LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout   LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin    LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout   LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout   LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout   LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout   LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout   LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
div_cntr1_6_LC_6_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              9431   -705  RISE       1
div_cntr1_6_LC_6_20_6/carryout   LogicCell40_SEQ_MODE_1000    126              9557   -705  RISE       2
div_cntr1_7_LC_6_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9557   -705  RISE       1
div_cntr1_7_LC_6_20_7/carryout   LogicCell40_SEQ_MODE_1000    126              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitin   ICE_CARRY_IN_MUX               0              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitout  ICE_CARRY_IN_MUX             196              9880   -705  RISE       2
div_cntr1_8_LC_6_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9880   -705  RISE       1
div_cntr1_8_LC_6_21_0/carryout   LogicCell40_SEQ_MODE_1000    126             10006   -705  RISE       2
div_cntr1_9_LC_6_21_1/carryin    LogicCell40_SEQ_MODE_1000      0             10006   -705  RISE       1
div_cntr1_9_LC_6_21_1/carryout   LogicCell40_SEQ_MODE_1000    126             10132   -705  RISE       2
div_cntr1_10_LC_6_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10132   -705  RISE       1
div_cntr1_10_LC_6_21_2/carryout  LogicCell40_SEQ_MODE_1000    126             10259   -705  RISE       2
div_cntr1_11_LC_6_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10259   -705  RISE       1
div_cntr1_11_LC_6_21_3/carryout  LogicCell40_SEQ_MODE_1000    126             10385   -705  RISE       2
div_cntr1_12_LC_6_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10385   -705  RISE       1
div_cntr1_12_LC_6_21_4/carryout  LogicCell40_SEQ_MODE_1000    126             10511   -705  RISE       2
div_cntr1_13_LC_6_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10511   -705  RISE       1
div_cntr1_13_LC_6_21_5/carryout  LogicCell40_SEQ_MODE_1000    126             10637   -705  RISE       2
I__304/I                         InMux                          0             10637   -578  RISE       1
I__304/O                         InMux                        259             10897   -578  RISE       1
div_cntr1_14_LC_6_21_6/in3       LogicCell40_SEQ_MODE_1000      0             10897   -578  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_14_LC_6_21_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_13_LC_6_21_5/in3
Capture Clock    : div_cntr1_13_LC_6_21_5/clk
Setup Constraint : 3181p
Path slack       : -452p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2820
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10771
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout      LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                         LocalMux                       0              7951   -705  RISE       1
I__137/O                         LocalMux                     330              8281   -705  RISE       1
I__139/I                         InMux                          0              8281   -705  RISE       1
I__139/O                         InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1        LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout   LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin    LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout   LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout   LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout   LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout   LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout   LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
div_cntr1_6_LC_6_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              9431   -705  RISE       1
div_cntr1_6_LC_6_20_6/carryout   LogicCell40_SEQ_MODE_1000    126              9557   -705  RISE       2
div_cntr1_7_LC_6_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9557   -705  RISE       1
div_cntr1_7_LC_6_20_7/carryout   LogicCell40_SEQ_MODE_1000    126              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitin   ICE_CARRY_IN_MUX               0              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitout  ICE_CARRY_IN_MUX             196              9880   -705  RISE       2
div_cntr1_8_LC_6_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9880   -705  RISE       1
div_cntr1_8_LC_6_21_0/carryout   LogicCell40_SEQ_MODE_1000    126             10006   -705  RISE       2
div_cntr1_9_LC_6_21_1/carryin    LogicCell40_SEQ_MODE_1000      0             10006   -705  RISE       1
div_cntr1_9_LC_6_21_1/carryout   LogicCell40_SEQ_MODE_1000    126             10132   -705  RISE       2
div_cntr1_10_LC_6_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10132   -705  RISE       1
div_cntr1_10_LC_6_21_2/carryout  LogicCell40_SEQ_MODE_1000    126             10259   -705  RISE       2
div_cntr1_11_LC_6_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10259   -705  RISE       1
div_cntr1_11_LC_6_21_3/carryout  LogicCell40_SEQ_MODE_1000    126             10385   -705  RISE       2
div_cntr1_12_LC_6_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10385   -705  RISE       1
div_cntr1_12_LC_6_21_4/carryout  LogicCell40_SEQ_MODE_1000    126             10511   -705  RISE       2
I__309/I                         InMux                          0             10511   -452  RISE       1
I__309/O                         InMux                        259             10771   -452  RISE       1
div_cntr1_13_LC_6_21_5/in3       LogicCell40_SEQ_MODE_1000      0             10771   -452  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_13_LC_6_21_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_12_LC_6_21_4/in3
Capture Clock    : div_cntr1_12_LC_6_21_4/clk
Setup Constraint : 3181p
Path slack       : -325p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2693
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10644
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout      LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                         LocalMux                       0              7951   -705  RISE       1
I__137/O                         LocalMux                     330              8281   -705  RISE       1
I__139/I                         InMux                          0              8281   -705  RISE       1
I__139/O                         InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1        LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout   LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin    LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout   LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout   LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout   LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout   LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout   LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
div_cntr1_6_LC_6_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              9431   -705  RISE       1
div_cntr1_6_LC_6_20_6/carryout   LogicCell40_SEQ_MODE_1000    126              9557   -705  RISE       2
div_cntr1_7_LC_6_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9557   -705  RISE       1
div_cntr1_7_LC_6_20_7/carryout   LogicCell40_SEQ_MODE_1000    126              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitin   ICE_CARRY_IN_MUX               0              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitout  ICE_CARRY_IN_MUX             196              9880   -705  RISE       2
div_cntr1_8_LC_6_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9880   -705  RISE       1
div_cntr1_8_LC_6_21_0/carryout   LogicCell40_SEQ_MODE_1000    126             10006   -705  RISE       2
div_cntr1_9_LC_6_21_1/carryin    LogicCell40_SEQ_MODE_1000      0             10006   -705  RISE       1
div_cntr1_9_LC_6_21_1/carryout   LogicCell40_SEQ_MODE_1000    126             10132   -705  RISE       2
div_cntr1_10_LC_6_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10132   -705  RISE       1
div_cntr1_10_LC_6_21_2/carryout  LogicCell40_SEQ_MODE_1000    126             10259   -705  RISE       2
div_cntr1_11_LC_6_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10259   -705  RISE       1
div_cntr1_11_LC_6_21_3/carryout  LogicCell40_SEQ_MODE_1000    126             10385   -705  RISE       2
I__315/I                         InMux                          0             10385   -326  RISE       1
I__315/O                         InMux                        259             10644   -326  RISE       1
div_cntr1_12_LC_6_21_4/in3       LogicCell40_SEQ_MODE_1000      0             10644   -326  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_12_LC_6_21_4/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_11_LC_6_21_3/in3
Capture Clock    : div_cntr1_11_LC_6_21_3/clk
Setup Constraint : 3181p
Path slack       : -199p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2567
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10518
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout      LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                         LocalMux                       0              7951   -705  RISE       1
I__137/O                         LocalMux                     330              8281   -705  RISE       1
I__139/I                         InMux                          0              8281   -705  RISE       1
I__139/O                         InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1        LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout   LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin    LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout   LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout   LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout   LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout   LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout   LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
div_cntr1_6_LC_6_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              9431   -705  RISE       1
div_cntr1_6_LC_6_20_6/carryout   LogicCell40_SEQ_MODE_1000    126              9557   -705  RISE       2
div_cntr1_7_LC_6_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9557   -705  RISE       1
div_cntr1_7_LC_6_20_7/carryout   LogicCell40_SEQ_MODE_1000    126              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitin   ICE_CARRY_IN_MUX               0              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitout  ICE_CARRY_IN_MUX             196              9880   -705  RISE       2
div_cntr1_8_LC_6_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9880   -705  RISE       1
div_cntr1_8_LC_6_21_0/carryout   LogicCell40_SEQ_MODE_1000    126             10006   -705  RISE       2
div_cntr1_9_LC_6_21_1/carryin    LogicCell40_SEQ_MODE_1000      0             10006   -705  RISE       1
div_cntr1_9_LC_6_21_1/carryout   LogicCell40_SEQ_MODE_1000    126             10132   -705  RISE       2
div_cntr1_10_LC_6_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10132   -705  RISE       1
div_cntr1_10_LC_6_21_2/carryout  LogicCell40_SEQ_MODE_1000    126             10259   -705  RISE       2
I__320/I                         InMux                          0             10259   -200  RISE       1
I__320/O                         InMux                        259             10518   -200  RISE       1
div_cntr1_11_LC_6_21_3/in3       LogicCell40_SEQ_MODE_1000      0             10518   -200  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/ce
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Setup Constraint : 3181p
Path slack       : -172p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                                  0
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10592

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2813
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10764
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__259/I                             Odrv4                          0              7951  -1722  RISE       1
I__259/O                             Odrv4                        351              8302  -1722  RISE       1
I__261/I                             LocalMux                       0              8302  -1722  RISE       1
I__261/O                             LocalMux                     330              8632  -1722  RISE       1
I__263/I                             InMux                          0              8632  -1722  RISE       1
I__263/O                             InMux                        259              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in0    LogicCell40_SEQ_MODE_0000      0              8891  -1722  RISE       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout  LogicCell40_SEQ_MODE_0000    449              9340  -1722  RISE       3
I__120/I                             Odrv12                         0              9340   -172  RISE       1
I__120/O                             Odrv12                       491              9831   -172  RISE       1
I__123/I                             LocalMux                       0              9831   -172  RISE       1
I__123/O                             LocalMux                     330             10161   -172  RISE       1
I__124/I                             CEMux                          0             10161   -172  RISE       1
I__124/O                             CEMux                        603             10764   -172  RISE       1
div_cntr2_e_0_LC_5_18_0/ce           LogicCell40_SEQ_MODE_1000      0             10764   -172  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_10_LC_6_21_2/in3
Capture Clock    : div_cntr1_10_LC_6_21_2/clk
Setup Constraint : 3181p
Path slack       : -73p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2441
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10392
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout      LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                         LocalMux                       0              7951   -705  RISE       1
I__137/O                         LocalMux                     330              8281   -705  RISE       1
I__139/I                         InMux                          0              8281   -705  RISE       1
I__139/O                         InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1        LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout   LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin    LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout   LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout   LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout   LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout   LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout   LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
div_cntr1_6_LC_6_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              9431   -705  RISE       1
div_cntr1_6_LC_6_20_6/carryout   LogicCell40_SEQ_MODE_1000    126              9557   -705  RISE       2
div_cntr1_7_LC_6_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9557   -705  RISE       1
div_cntr1_7_LC_6_20_7/carryout   LogicCell40_SEQ_MODE_1000    126              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitin   ICE_CARRY_IN_MUX               0              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitout  ICE_CARRY_IN_MUX             196              9880   -705  RISE       2
div_cntr1_8_LC_6_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9880   -705  RISE       1
div_cntr1_8_LC_6_21_0/carryout   LogicCell40_SEQ_MODE_1000    126             10006   -705  RISE       2
div_cntr1_9_LC_6_21_1/carryin    LogicCell40_SEQ_MODE_1000      0             10006   -705  RISE       1
div_cntr1_9_LC_6_21_1/carryout   LogicCell40_SEQ_MODE_1000    126             10132   -705  RISE       2
I__325/I                         InMux                          0             10132    -73  RISE       1
I__325/O                         InMux                        259             10392    -73  RISE       1
div_cntr1_10_LC_6_21_2/in3       LogicCell40_SEQ_MODE_1000      0             10392    -73  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_10_LC_6_21_2/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_9_LC_6_21_1/in3
Capture Clock    : div_cntr1_9_LC_6_21_1/clk
Setup Constraint : 3181p
Path slack       : 53p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2315
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10266
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout      LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                         LocalMux                       0              7951   -705  RISE       1
I__137/O                         LocalMux                     330              8281   -705  RISE       1
I__139/I                         InMux                          0              8281   -705  RISE       1
I__139/O                         InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1        LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout   LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin    LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout   LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout   LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout   LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout   LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout   LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
div_cntr1_6_LC_6_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              9431   -705  RISE       1
div_cntr1_6_LC_6_20_6/carryout   LogicCell40_SEQ_MODE_1000    126              9557   -705  RISE       2
div_cntr1_7_LC_6_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9557   -705  RISE       1
div_cntr1_7_LC_6_20_7/carryout   LogicCell40_SEQ_MODE_1000    126              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitin   ICE_CARRY_IN_MUX               0              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitout  ICE_CARRY_IN_MUX             196              9880   -705  RISE       2
div_cntr1_8_LC_6_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9880   -705  RISE       1
div_cntr1_8_LC_6_21_0/carryout   LogicCell40_SEQ_MODE_1000    126             10006   -705  RISE       2
I__237/I                         InMux                          0             10006     53  RISE       1
I__237/O                         InMux                        259             10266     53  RISE       1
div_cntr1_9_LC_6_21_1/in3        LogicCell40_SEQ_MODE_1000      0             10266     53  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_9_LC_6_21_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_8_LC_6_21_0/in3
Capture Clock    : div_cntr1_8_LC_6_21_0/clk
Setup Constraint : 3181p
Path slack       : 180p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2188
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10139
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout      LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                         LocalMux                       0              7951   -705  RISE       1
I__137/O                         LocalMux                     330              8281   -705  RISE       1
I__139/I                         InMux                          0              8281   -705  RISE       1
I__139/O                         InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1        LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout   LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin    LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout   LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout   LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout   LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout   LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout   LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
div_cntr1_6_LC_6_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              9431   -705  RISE       1
div_cntr1_6_LC_6_20_6/carryout   LogicCell40_SEQ_MODE_1000    126              9557   -705  RISE       2
div_cntr1_7_LC_6_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9557   -705  RISE       1
div_cntr1_7_LC_6_20_7/carryout   LogicCell40_SEQ_MODE_1000    126              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitin   ICE_CARRY_IN_MUX               0              9684   -705  RISE       1
IN_MUX_bfv_6_21_0_/carryinitout  ICE_CARRY_IN_MUX             196              9880   -705  RISE       2
I__242/I                         InMux                          0              9880    179  RISE       1
I__242/O                         InMux                        259             10139    179  RISE       1
div_cntr1_8_LC_6_21_0/in3        LogicCell40_SEQ_MODE_1000      0             10139    179  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_8_LC_6_21_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_15_LC_6_21_7/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/in0
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Setup Constraint : 3181p
Path slack       : 193p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -470
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10122

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1978
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9929
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_15_LC_6_21_7/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_15_LC_6_21_7/lcout          LogicCell40_SEQ_MODE_1000    540              7951  -1301  RISE       2
I__299/I                              LocalMux                       0              7951  -1301  RISE       1
I__299/O                              LocalMux                     330              8281  -1301  RISE       1
I__301/I                              InMux                          0              8281  -1301  RISE       1
I__301/O                              InMux                        259              8540  -1301  RISE       1
div_cntr1_RNIQ64L_15_LC_5_21_1/in0    LogicCell40_SEQ_MODE_0000      0              8540  -1301  RISE       1
div_cntr1_RNIQ64L_15_LC_5_21_1/lcout  LogicCell40_SEQ_MODE_0000    449              8989  -1301  RISE       3
I__112/I                              Odrv4                          0              8989    193  RISE       1
I__112/O                              Odrv4                        351              9340    193  RISE       1
I__115/I                              LocalMux                       0              9340    193  RISE       1
I__115/O                              LocalMux                     330              9670    193  RISE       1
I__117/I                              InMux                          0              9670    193  RISE       1
I__117/O                              InMux                        259              9929    193  RISE       1
div_cntr2_e_0_LC_5_18_0/in0           LogicCell40_SEQ_MODE_1000      0              9929    193  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_4_LC_6_19_2/lcout
Path End         : div_cntr2_3_LC_6_19_1/in0
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Setup Constraint : 3181p
Path slack       : 193p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -470
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10122

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1978
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9929
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_4_LC_6_19_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   -740  RISE       7
I__195/I                           LocalMux                       0              7951   -740  RISE       1
I__195/O                           LocalMux                     330              8281   -740  RISE       1
I__200/I                           InMux                          0              8281    193  RISE       1
I__200/O                           InMux                        259              8540    193  RISE       1
div_cntr2_RNO_0_3_LC_5_20_3/in0    LogicCell40_SEQ_MODE_0000      0              8540    193  RISE       1
div_cntr2_RNO_0_3_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    449              8989    193  RISE       1
I__234/I                           Odrv4                          0              8989    193  RISE       1
I__234/O                           Odrv4                        351              9340    193  RISE       1
I__235/I                           LocalMux                       0              9340    193  RISE       1
I__235/O                           LocalMux                     330              9670    193  RISE       1
I__236/I                           InMux                          0              9670    193  RISE       1
I__236/O                           InMux                        259              9929    193  RISE       1
div_cntr2_3_LC_6_19_1/in0          LogicCell40_SEQ_MODE_1000      0              9929    193  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_1_LC_6_20_1/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/in1
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Setup Constraint : 3181p
Path slack       : 263p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1978
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9929
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_1_LC_6_20_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_1_LC_6_20_1/lcout          LogicCell40_SEQ_MODE_1000    540              7951  -1322  RISE       2
I__281/I                             LocalMux                       0              7951  -1322  RISE       1
I__281/O                             LocalMux                     330              8281  -1322  RISE       1
I__283/I                             InMux                          0              8281  -1322  RISE       1
I__283/O                             InMux                        259              8540  -1322  RISE       1
div_cntr1_RNIESE6_0_LC_5_20_5/in0    LogicCell40_SEQ_MODE_0000      0              8540  -1322  RISE       1
div_cntr1_RNIESE6_0_LC_5_20_5/lcout  LogicCell40_SEQ_MODE_0000    449              8989  -1322  RISE       2
I__129/I                             Odrv4                          0              8989    263  RISE       1
I__129/O                             Odrv4                        351              9340    263  RISE       1
I__131/I                             LocalMux                       0              9340    263  RISE       1
I__131/O                             LocalMux                     330              9670    263  RISE       1
I__132/I                             InMux                          0              9670    263  RISE       1
I__132/O                             InMux                        259              9929    263  RISE       1
div_cntr2_e_0_LC_5_18_0/in1          LogicCell40_SEQ_MODE_1000      0              9929    263  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_6_LC_6_19_5/lcout
Path End         : div_cntr2_2_LC_6_19_6/in1
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Setup Constraint : 3181p
Path slack       : 263p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1978
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9929
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_6_LC_6_19_5/lcout          LogicCell40_SEQ_MODE_1000    540              7951   -719  RISE       5
I__178/I                             Odrv4                          0              7951    263  RISE       1
I__178/O                             Odrv4                        351              8302    263  RISE       1
I__183/I                             LocalMux                       0              8302    263  RISE       1
I__183/O                             LocalMux                     330              8632    263  RISE       1
I__187/I                             InMux                          0              8632    263  RISE       1
I__187/O                             InMux                        259              8891    263  RISE       1
div_cntr2_RNIU80K_6_LC_5_19_4/in0    LogicCell40_SEQ_MODE_0000      0              8891    263  RISE       1
div_cntr2_RNIU80K_6_LC_5_19_4/lcout  LogicCell40_SEQ_MODE_0000    449              9340    263  RISE       2
I__174/I                             LocalMux                       0              9340    263  RISE       1
I__174/O                             LocalMux                     330              9670    263  RISE       1
I__176/I                             InMux                          0              9670    263  RISE       1
I__176/O                             InMux                        259              9929    263  RISE       1
div_cntr2_2_LC_6_19_6/in1            LogicCell40_SEQ_MODE_1000      0              9929    263  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : div_cntr2_4_LC_6_19_2/in1
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Setup Constraint : 3181p
Path slack       : 298p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1943
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9894
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout          LogicCell40_SEQ_MODE_1000    540              7951  -1693  RISE       4
I__167/I                             LocalMux                       0              7951    298  RISE       1
I__167/O                             LocalMux                     330              8281    298  RISE       1
I__170/I                             InMux                          0              8281    298  RISE       1
I__170/O                             InMux                        259              8540    298  RISE       1
div_cntr2_RNIMFRB_3_LC_6_18_5/in0    LogicCell40_SEQ_MODE_0000      0              8540    298  RISE       1
div_cntr2_RNIMFRB_3_LC_6_18_5/ltout  LogicCell40_SEQ_MODE_0000    386              8926    298  FALL       1
I__104/I                             CascadeMux                     0              8926    298  FALL       1
I__104/O                             CascadeMux                     0              8926    298  FALL       1
div_cntr2_RNO_0_4_LC_6_18_6/in2      LogicCell40_SEQ_MODE_0000      0              8926    298  FALL       1
div_cntr2_RNO_0_4_LC_6_18_6/lcout    LogicCell40_SEQ_MODE_0000    379              9305    298  RISE       1
I__217/I                             LocalMux                       0              9305    298  RISE       1
I__217/O                             LocalMux                     330              9635    298  RISE       1
I__218/I                             InMux                          0              9635    298  RISE       1
I__218/O                             InMux                        259              9894    298  RISE       1
div_cntr2_4_LC_6_19_2/in1            LogicCell40_SEQ_MODE_1000      0              9894    298  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_6_LC_6_19_5/lcout
Path End         : div_cntr2_6_LC_6_19_5/in3
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Setup Constraint : 3181p
Path slack       : 390p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1978
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9929
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_6_LC_6_19_5/lcout          LogicCell40_SEQ_MODE_1000    540              7951   -719  RISE       5
I__178/I                             Odrv4                          0              7951    263  RISE       1
I__178/O                             Odrv4                        351              8302    263  RISE       1
I__183/I                             LocalMux                       0              8302    263  RISE       1
I__183/O                             LocalMux                     330              8632    263  RISE       1
I__187/I                             InMux                          0              8632    263  RISE       1
I__187/O                             InMux                        259              8891    263  RISE       1
div_cntr2_RNIU80K_6_LC_5_19_4/in0    LogicCell40_SEQ_MODE_0000      0              8891    263  RISE       1
div_cntr2_RNIU80K_6_LC_5_19_4/lcout  LogicCell40_SEQ_MODE_0000    449              9340    263  RISE       2
I__173/I                             LocalMux                       0              9340    390  RISE       1
I__173/O                             LocalMux                     330              9670    390  RISE       1
I__175/I                             InMux                          0              9670    390  RISE       1
I__175/O                             InMux                        259              9929    390  RISE       1
div_cntr2_6_LC_6_19_5/in3            LogicCell40_SEQ_MODE_1000      0              9929    390  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_9_LC_6_21_1/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/in3
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Setup Constraint : 3181p
Path slack       : 390p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1978
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9929
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_9_LC_6_21_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_9_LC_6_21_1/lcout          LogicCell40_SEQ_MODE_1000    540              7951  -1238  RISE       2
I__238/I                             LocalMux                       0              7951  -1238  RISE       1
I__238/O                             LocalMux                     330              8281  -1238  RISE       1
I__240/I                             InMux                          0              8281  -1238  RISE       1
I__240/O                             InMux                        259              8540  -1238  RISE       1
div_cntr1_RNISPPD_8_LC_5_21_5/in0    LogicCell40_SEQ_MODE_0000      0              8540  -1238  RISE       1
div_cntr1_RNISPPD_8_LC_5_21_5/lcout  LogicCell40_SEQ_MODE_0000    449              8989  -1238  RISE       3
I__106/I                             Odrv4                          0              8989    390  RISE       1
I__106/O                             Odrv4                        351              9340    390  RISE       1
I__109/I                             LocalMux                       0              9340    390  RISE       1
I__109/O                             LocalMux                     330              9670    390  RISE       1
I__110/I                             InMux                          0              9670    390  RISE       1
I__110/O                             InMux                        259              9929    390  RISE       1
div_cntr2_e_0_LC_5_18_0/in3          LogicCell40_SEQ_MODE_1000      0              9929    390  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_7_LC_6_20_7/in3
Capture Clock    : div_cntr1_7_LC_6_20_7/clk
Setup Constraint : 3181p
Path slack       : 502p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1866
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9817
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                        LocalMux                       0              7951   -705  RISE       1
I__137/O                        LocalMux                     330              8281   -705  RISE       1
I__139/I                        InMux                          0              8281   -705  RISE       1
I__139/O                        InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1       LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout  LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout  LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout  LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin   LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout  LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
div_cntr1_6_LC_6_20_6/carryin   LogicCell40_SEQ_MODE_1000      0              9431   -705  RISE       1
div_cntr1_6_LC_6_20_6/carryout  LogicCell40_SEQ_MODE_1000    126              9557   -705  RISE       2
I__247/I                        InMux                          0              9557    502  RISE       1
I__247/O                        InMux                        259              9817    502  RISE       1
div_cntr1_7_LC_6_20_7/in3       LogicCell40_SEQ_MODE_1000      0              9817    502  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_7_LC_6_20_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : div_cntr2_6_LC_6_19_5/in0
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Setup Constraint : 3181p
Path slack       : 544p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -470
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10122

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1627
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9578
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout          LogicCell40_SEQ_MODE_1000    540              7951  -1693  RISE       4
I__167/I                             LocalMux                       0              7951    298  RISE       1
I__167/O                             LocalMux                     330              8281    298  RISE       1
I__170/I                             InMux                          0              8281    298  RISE       1
I__170/O                             InMux                        259              8540    298  RISE       1
div_cntr2_RNIMFRB_3_LC_6_18_5/in0    LogicCell40_SEQ_MODE_0000      0              8540    298  RISE       1
div_cntr2_RNIMFRB_3_LC_6_18_5/lcout  LogicCell40_SEQ_MODE_0000    449              8989    544  RISE       3
I__190/I                             LocalMux                       0              8989    544  RISE       1
I__190/O                             LocalMux                     330              9319    544  RISE       1
I__193/I                             InMux                          0              9319    544  RISE       1
I__193/O                             InMux                        259              9578    544  RISE       1
div_cntr2_6_LC_6_19_5/in0            LogicCell40_SEQ_MODE_1000      0              9578    544  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : div_cntr2_4_LC_6_19_2/in0
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Setup Constraint : 3181p
Path slack       : 544p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -470
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10122

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1627
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9578
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout            LogicCell40_SEQ_MODE_1000    540              7951  -1693  RISE       4
I__166/I                               LocalMux                       0              7951  -1693  RISE       1
I__166/O                               LocalMux                     330              8281  -1693  RISE       1
I__169/I                               InMux                          0              8281  -1693  RISE       1
I__169/O                               InMux                        259              8540  -1693  RISE       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/in0    LogicCell40_SEQ_MODE_0000      0              8540  -1693  RISE       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/lcout  LogicCell40_SEQ_MODE_0000    449              8989  -1693  RISE       3
I__220/I                               LocalMux                       0              8989    544  RISE       1
I__220/O                               LocalMux                     330              9319    544  RISE       1
I__223/I                               InMux                          0              9319    544  RISE       1
I__223/O                               InMux                        259              9578    544  RISE       1
div_cntr2_4_LC_6_19_2/in0              LogicCell40_SEQ_MODE_1000      0              9578    544  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_6_LC_6_20_6/in3
Capture Clock    : div_cntr1_6_LC_6_20_6/clk
Setup Constraint : 3181p
Path slack       : 628p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1740
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9691
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                        LocalMux                       0              7951   -705  RISE       1
I__137/O                        LocalMux                     330              8281   -705  RISE       1
I__139/I                        InMux                          0              8281   -705  RISE       1
I__139/O                        InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1       LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout  LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout  LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout  LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
div_cntr1_5_LC_6_20_5/carryin   LogicCell40_SEQ_MODE_1000      0              9305   -705  RISE       1
div_cntr1_5_LC_6_20_5/carryout  LogicCell40_SEQ_MODE_1000    126              9431   -705  RISE       2
I__252/I                        InMux                          0              9431    628  RISE       1
I__252/O                        InMux                        259              9691    628  RISE       1
div_cntr1_6_LC_6_20_6/in3       LogicCell40_SEQ_MODE_1000      0              9691    628  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_6_LC_6_20_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : div_cntr2_4_LC_6_19_2/in2
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Setup Constraint : 3181p
Path slack       : 642p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -372
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10220

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1627
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9578
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout          LogicCell40_SEQ_MODE_1000    540              7951  -1693  RISE       4
I__167/I                             LocalMux                       0              7951    298  RISE       1
I__167/O                             LocalMux                     330              8281    298  RISE       1
I__170/I                             InMux                          0              8281    298  RISE       1
I__170/O                             InMux                        259              8540    298  RISE       1
div_cntr2_RNIMFRB_3_LC_6_18_5/in0    LogicCell40_SEQ_MODE_0000      0              8540    298  RISE       1
div_cntr2_RNIMFRB_3_LC_6_18_5/lcout  LogicCell40_SEQ_MODE_0000    449              8989    544  RISE       3
I__189/I                             LocalMux                       0              8989    642  RISE       1
I__189/O                             LocalMux                     330              9319    642  RISE       1
I__191/I                             InMux                          0              9319    642  RISE       1
I__191/O                             InMux                        259              9578    642  RISE       1
I__194/I                             CascadeMux                     0              9578    642  RISE       1
I__194/O                             CascadeMux                     0              9578    642  RISE       1
div_cntr2_4_LC_6_19_2/in2            LogicCell40_SEQ_MODE_1000      0              9578    642  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : div_cntr2_3_LC_6_19_1/in2
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Setup Constraint : 3181p
Path slack       : 642p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -372
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10220

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1627
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9578
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout        LogicCell40_SEQ_MODE_1000    540              7951  -1693  RISE       4
I__167/I                           LocalMux                       0              7951    298  RISE       1
I__167/O                           LocalMux                     330              8281    298  RISE       1
I__171/I                           InMux                          0              8281    642  RISE       1
I__171/O                           InMux                        259              8540    642  RISE       1
div_cntr2_RNO_1_3_LC_6_18_7/in0    LogicCell40_SEQ_MODE_0000      0              8540    642  RISE       1
div_cntr2_RNO_1_3_LC_6_18_7/lcout  LogicCell40_SEQ_MODE_0000    449              8989    642  RISE       1
I__231/I                           LocalMux                       0              8989    642  RISE       1
I__231/O                           LocalMux                     330              9319    642  RISE       1
I__232/I                           InMux                          0              9319    642  RISE       1
I__232/O                           InMux                        259              9578    642  RISE       1
I__233/I                           CascadeMux                     0              9578    642  RISE       1
I__233/O                           CascadeMux                     0              9578    642  RISE       1
div_cntr2_3_LC_6_19_1/in2          LogicCell40_SEQ_MODE_1000      0              9578    642  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : div_cntr2_5_LC_6_19_3/in3
Capture Clock    : div_cntr2_5_LC_6_19_3/clk
Setup Constraint : 3181p
Path slack       : 741p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1627
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9578
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout          LogicCell40_SEQ_MODE_1000    540              7951  -1693  RISE       4
I__167/I                             LocalMux                       0              7951    298  RISE       1
I__167/O                             LocalMux                     330              8281    298  RISE       1
I__170/I                             InMux                          0              8281    298  RISE       1
I__170/O                             InMux                        259              8540    298  RISE       1
div_cntr2_RNIMFRB_3_LC_6_18_5/in0    LogicCell40_SEQ_MODE_0000      0              8540    298  RISE       1
div_cntr2_RNIMFRB_3_LC_6_18_5/lcout  LogicCell40_SEQ_MODE_0000    449              8989    544  RISE       3
I__189/I                             LocalMux                       0              8989    642  RISE       1
I__189/O                             LocalMux                     330              9319    642  RISE       1
I__192/I                             InMux                          0              9319    740  RISE       1
I__192/O                             InMux                        259              9578    740  RISE       1
div_cntr2_5_LC_6_19_3/in3            LogicCell40_SEQ_MODE_1000      0              9578    740  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : div_cntr2_3_LC_6_19_1/in3
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Setup Constraint : 3181p
Path slack       : 741p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1627
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9578
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout            LogicCell40_SEQ_MODE_1000    540              7951  -1693  RISE       4
I__166/I                               LocalMux                       0              7951  -1693  RISE       1
I__166/O                               LocalMux                     330              8281  -1693  RISE       1
I__169/I                               InMux                          0              8281  -1693  RISE       1
I__169/O                               InMux                        259              8540  -1693  RISE       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/in0    LogicCell40_SEQ_MODE_0000      0              8540  -1693  RISE       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/lcout  LogicCell40_SEQ_MODE_0000    449              8989  -1693  RISE       3
I__220/I                               LocalMux                       0              8989    544  RISE       1
I__220/O                               LocalMux                     330              9319    544  RISE       1
I__222/I                               InMux                          0              9319    740  RISE       1
I__222/O                               InMux                        259              9578    740  RISE       1
div_cntr2_3_LC_6_19_1/in3              LogicCell40_SEQ_MODE_1000      0              9578    740  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_5_LC_6_20_5/in3
Capture Clock    : div_cntr1_5_LC_6_20_5/clk
Setup Constraint : 3181p
Path slack       : 755p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1613
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9564
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                        LocalMux                       0              7951   -705  RISE       1
I__137/O                        LocalMux                     330              8281   -705  RISE       1
I__139/I                        InMux                          0              8281   -705  RISE       1
I__139/O                        InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1       LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout  LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout  LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
div_cntr1_4_LC_6_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              9179   -705  RISE       1
div_cntr1_4_LC_6_20_4/carryout  LogicCell40_SEQ_MODE_1000    126              9305   -705  RISE       2
I__258/I                        InMux                          0              9305    754  RISE       1
I__258/O                        InMux                        259              9564    754  RISE       1
div_cntr1_5_LC_6_20_5/in3       LogicCell40_SEQ_MODE_1000      0              9564    754  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_4_LC_6_20_4/in3
Capture Clock    : div_cntr1_4_LC_6_20_4/clk
Setup Constraint : 3181p
Path slack       : 881p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1487
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9438
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                        LocalMux                       0              7951   -705  RISE       1
I__137/O                        LocalMux                     330              8281   -705  RISE       1
I__139/I                        InMux                          0              8281   -705  RISE       1
I__139/O                        InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1       LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout  LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
div_cntr1_3_LC_6_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              9052   -705  RISE       1
div_cntr1_3_LC_6_20_3/carryout  LogicCell40_SEQ_MODE_1000    126              9179   -705  RISE       2
I__264/I                        InMux                          0              9179    880  RISE       1
I__264/O                        InMux                        259              9438    880  RISE       1
div_cntr1_4_LC_6_20_4/in3       LogicCell40_SEQ_MODE_1000      0              9438    880  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_4_LC_6_20_4/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_3_LC_6_20_3/in3
Capture Clock    : div_cntr1_3_LC_6_20_3/clk
Setup Constraint : 3181p
Path slack       : 1007p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1361
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9312
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                        LocalMux                       0              7951   -705  RISE       1
I__137/O                        LocalMux                     330              8281   -705  RISE       1
I__139/I                        InMux                          0              8281   -705  RISE       1
I__139/O                        InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1       LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
div_cntr1_2_LC_6_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8926   -705  RISE       1
div_cntr1_2_LC_6_20_2/carryout  LogicCell40_SEQ_MODE_1000    126              9052   -705  RISE       2
I__269/I                        InMux                          0              9052   1007  RISE       1
I__269/O                        InMux                        259              9312   1007  RISE       1
div_cntr1_3_LC_6_20_3/in3       LogicCell40_SEQ_MODE_1000      0              9312   1007  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_3_LC_6_20_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_2_LC_6_20_2/in3
Capture Clock    : div_cntr1_2_LC_6_20_2/clk
Setup Constraint : 3181p
Path slack       : 1133p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1235
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9186
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                        LocalMux                       0              7951   -705  RISE       1
I__137/O                        LocalMux                     330              8281   -705  RISE       1
I__139/I                        InMux                          0              8281   -705  RISE       1
I__139/O                        InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1       LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
div_cntr1_1_LC_6_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              8800   -705  RISE       1
div_cntr1_1_LC_6_20_1/carryout  LogicCell40_SEQ_MODE_1000    126              8926   -705  RISE       2
I__274/I                        InMux                          0              8926   1133  RISE       1
I__274/O                        InMux                        259              9186   1133  RISE       1
div_cntr1_2_LC_6_20_2/in3       LogicCell40_SEQ_MODE_1000      0              9186   1133  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_2_LC_6_20_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_1_LC_6_20_1/in3
Capture Clock    : div_cntr1_1_LC_6_20_1/clk
Setup Constraint : 3181p
Path slack       : 1260p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1108
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9059
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                        LocalMux                       0              7951   -705  RISE       1
I__137/O                        LocalMux                     330              8281   -705  RISE       1
I__139/I                        InMux                          0              8281   -705  RISE       1
I__139/O                        InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1       LogicCell40_SEQ_MODE_1000      0              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/carryout  LogicCell40_SEQ_MODE_1000    259              8800   -705  RISE       2
I__280/I                        InMux                          0              8800   1259  RISE       1
I__280/O                        InMux                        259              9059   1259  RISE       1
div_cntr1_1_LC_6_20_1/in3       LogicCell40_SEQ_MODE_1000      0              9059   1259  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_1_LC_6_20_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_5_LC_6_19_3/lcout
Path End         : div_cntr2_6_LC_6_19_5/in2
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Setup Constraint : 3181p
Path slack       : 1351p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -323
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10270

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         968
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8919
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_5_LC_6_19_3/lcout        LogicCell40_SEQ_MODE_1000    540              7951   -789  RISE       6
I__208/I                           LocalMux                       0              7951   1350  RISE       1
I__208/O                           LocalMux                     330              8281   1350  RISE       1
I__213/I                           InMux                          0              8281   1350  RISE       1
I__213/O                           InMux                        259              8540   1350  RISE       1
div_cntr2_RNO_0_6_LC_6_19_4/in1    LogicCell40_SEQ_MODE_0000      0              8540   1350  RISE       1
div_cntr2_RNO_0_6_LC_6_19_4/ltout  LogicCell40_SEQ_MODE_0000    379              8919   1350  FALL       1
I__188/I                           CascadeMux                     0              8919   1350  FALL       1
I__188/O                           CascadeMux                     0              8919   1350  FALL       1
div_cntr2_6_LC_6_19_5/in2          LogicCell40_SEQ_MODE_1000      0              8919   1350  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : half_sec_pulse_LC_5_19_2/lcout
Path End         : dec_cntr_LC_5_20_2/in0
Capture Clock    : dec_cntr_LC_5_20_2/clk
Setup Constraint : 3181p
Path slack       : 1582p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -470
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10122

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
half_sec_pulse_LC_5_19_2/lcout  LogicCell40_SEQ_MODE_1001    540              7951   1582  RISE       2
I__84/I                         LocalMux                       0              7951   1582  RISE       1
I__84/O                         LocalMux                     330              8281   1582  RISE       1
I__86/I                         InMux                          0              8281   1582  RISE       1
I__86/O                         InMux                        259              8540   1582  RISE       1
dec_cntr_LC_5_20_2/in0          LogicCell40_SEQ_MODE_1000      0              8540   1582  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_e_0_LC_5_18_0/lcout
Path End         : div_cntr2_2_LC_6_19_6/in0
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Setup Constraint : 3181p
Path slack       : 1582p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -470
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10122

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_e_0_LC_5_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1623  RISE       6
I__157/I                       LocalMux                       0              7951   1582  RISE       1
I__157/O                       LocalMux                     330              8281   1582  RISE       1
I__163/I                       InMux                          0              8281   1582  RISE       1
I__163/O                       InMux                        259              8540   1582  RISE       1
div_cntr2_2_LC_6_19_6/in0      LogicCell40_SEQ_MODE_1000      0              8540   1582  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_4_LC_6_19_2/lcout
Path End         : div_cntr2_5_LC_6_19_3/in0
Capture Clock    : div_cntr2_5_LC_6_19_3/clk
Setup Constraint : 3181p
Path slack       : 1582p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -470
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10122

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_4_LC_6_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951   -740  RISE       7
I__197/I                     LocalMux                       0              7951   1414  RISE       1
I__197/O                     LocalMux                     330              8281   1414  RISE       1
I__204/I                     InMux                          0              8281   1582  RISE       1
I__204/O                     InMux                        259              8540   1582  RISE       1
div_cntr2_5_LC_6_19_3/in0    LogicCell40_SEQ_MODE_1000      0              8540   1582  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_0_LC_6_20_0/in1
Capture Clock    : div_cntr1_0_LC_6_20_0/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1273  RISE       2
I__137/I                     LocalMux                       0              7951   -705  RISE       1
I__137/O                     LocalMux                     330              8281   -705  RISE       1
I__139/I                     InMux                          0              8281   -705  RISE       1
I__139/O                     InMux                        259              8540   -705  RISE       1
div_cntr1_0_LC_6_20_0/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_14_LC_6_21_6/lcout
Path End         : div_cntr1_14_LC_6_21_6/in1
Capture Clock    : div_cntr1_14_LC_6_21_6/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_14_LC_6_21_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_14_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1167  RISE       2
I__306/I                      LocalMux                       0              7951   1259  RISE       1
I__306/O                      LocalMux                     330              8281   1259  RISE       1
I__308/I                      InMux                          0              8281   1259  RISE       1
I__308/O                      InMux                        259              8540   1259  RISE       1
div_cntr1_14_LC_6_21_6/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_14_LC_6_21_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_13_LC_6_21_5/lcout
Path End         : div_cntr1_13_LC_6_21_5/in1
Capture Clock    : div_cntr1_13_LC_6_21_5/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_13_LC_6_21_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_13_LC_6_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1231  RISE       2
I__311/I                      LocalMux                       0              7951   1133  RISE       1
I__311/O                      LocalMux                     330              8281   1133  RISE       1
I__313/I                      InMux                          0              8281   1133  RISE       1
I__313/O                      InMux                        259              8540   1133  RISE       1
div_cntr1_13_LC_6_21_5/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_13_LC_6_21_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_12_LC_6_21_4/lcout
Path End         : div_cntr1_12_LC_6_21_4/in1
Capture Clock    : div_cntr1_12_LC_6_21_4/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_12_LC_6_21_4/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_12_LC_6_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1252  RISE       2
I__317/I                      LocalMux                       0              7951   1007  RISE       1
I__317/O                      LocalMux                     330              8281   1007  RISE       1
I__319/I                      InMux                          0              8281   1007  RISE       1
I__319/O                      InMux                        259              8540   1007  RISE       1
div_cntr1_12_LC_6_21_4/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_12_LC_6_21_4/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr1_11_LC_6_21_3/in1
Capture Clock    : div_cntr1_11_LC_6_21_3/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1104  RISE       2
I__322/I                      LocalMux                       0              7951    880  RISE       1
I__322/O                      LocalMux                     330              8281    880  RISE       1
I__324/I                      InMux                          0              8281    880  RISE       1
I__324/O                      InMux                        259              8540    880  RISE       1
div_cntr1_11_LC_6_21_3/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_10_LC_6_21_2/lcout
Path End         : div_cntr1_10_LC_6_21_2/in1
Capture Clock    : div_cntr1_10_LC_6_21_2/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_10_LC_6_21_2/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_10_LC_6_21_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1167  RISE       2
I__327/I                      LocalMux                       0              7951    754  RISE       1
I__327/O                      LocalMux                     330              8281    754  RISE       1
I__329/I                      InMux                          0              8281    754  RISE       1
I__329/O                      InMux                        259              8540    754  RISE       1
div_cntr1_10_LC_6_21_2/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_10_LC_6_21_2/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_8_LC_6_21_0/lcout
Path End         : div_cntr1_8_LC_6_21_0/in1
Capture Clock    : div_cntr1_8_LC_6_21_0/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_8_LC_6_21_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_8_LC_6_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1188  RISE       2
I__244/I                     LocalMux                       0              7951    502  RISE       1
I__244/O                     LocalMux                     330              8281    502  RISE       1
I__246/I                     InMux                          0              8281    502  RISE       1
I__246/O                     InMux                        259              8540    502  RISE       1
div_cntr1_8_LC_6_21_0/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_8_LC_6_21_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_7_LC_6_20_7/lcout
Path End         : div_cntr1_7_LC_6_20_7/in1
Capture Clock    : div_cntr1_7_LC_6_20_7/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_7_LC_6_20_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_7_LC_6_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1238  RISE       2
I__249/I                     LocalMux                       0              7951    179  RISE       1
I__249/O                     LocalMux                     330              8281    179  RISE       1
I__251/I                     InMux                          0              8281    179  RISE       1
I__251/O                     InMux                        259              8540    179  RISE       1
div_cntr1_7_LC_6_20_7/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_7_LC_6_20_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_6_LC_6_20_6/lcout
Path End         : div_cntr1_6_LC_6_20_6/in1
Capture Clock    : div_cntr1_6_LC_6_20_6/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_6_LC_6_20_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_6_LC_6_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1301  RISE       2
I__254/I                     LocalMux                       0              7951     53  RISE       1
I__254/O                     LocalMux                     330              8281     53  RISE       1
I__256/I                     InMux                          0              8281     53  RISE       1
I__256/O                     InMux                        259              8540     53  RISE       1
div_cntr1_6_LC_6_20_6/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_6_LC_6_20_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_4_LC_6_20_4/lcout
Path End         : div_cntr1_4_LC_6_20_4/in1
Capture Clock    : div_cntr1_4_LC_6_20_4/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_4_LC_6_20_4/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_4_LC_6_20_4/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1322  RISE       2
I__266/I                     LocalMux                       0              7951   -200  RISE       1
I__266/O                     LocalMux                     330              8281   -200  RISE       1
I__268/I                     InMux                          0              8281   -200  RISE       1
I__268/O                     InMux                        259              8540   -200  RISE       1
div_cntr1_4_LC_6_20_4/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_4_LC_6_20_4/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_3_LC_6_20_3/lcout
Path End         : div_cntr1_3_LC_6_20_3/in1
Capture Clock    : div_cntr1_3_LC_6_20_3/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_3_LC_6_20_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_3_LC_6_20_3/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1188  RISE       2
I__271/I                     LocalMux                       0              7951   -326  RISE       1
I__271/O                     LocalMux                     330              8281   -326  RISE       1
I__273/I                     InMux                          0              8281   -326  RISE       1
I__273/O                     InMux                        259              8540   -326  RISE       1
div_cntr1_3_LC_6_20_3/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_3_LC_6_20_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_2_LC_6_20_2/lcout
Path End         : div_cntr1_2_LC_6_20_2/in1
Capture Clock    : div_cntr1_2_LC_6_20_2/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_2_LC_6_20_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_2_LC_6_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1252  RISE       2
I__276/I                     LocalMux                       0              7951   -452  RISE       1
I__276/O                     LocalMux                     330              8281   -452  RISE       1
I__278/I                     InMux                          0              8281   -452  RISE       1
I__278/O                     InMux                        259              8540   -452  RISE       1
div_cntr1_2_LC_6_20_2/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_2_LC_6_20_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_1_LC_6_19_7/in1
Capture Clock    : div_cntr2_1_LC_6_19_7/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1560  RISE       5
I__147/I                     LocalMux                       0              7951   1652  RISE       1
I__147/O                     LocalMux                     330              8281   1652  RISE       1
I__151/I                     InMux                          0              8281   1652  RISE       1
I__151/O                     InMux                        259              8540   1652  RISE       1
div_cntr2_1_LC_6_19_7/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_3_LC_6_19_1/lcout
Path End         : div_cntr2_3_LC_6_19_1/in1
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_3_LC_6_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1644  RISE       3
I__226/I                     LocalMux                       0              7951   1652  RISE       1
I__226/O                     LocalMux                     330              8281   1652  RISE       1
I__229/I                     InMux                          0              8281   1652  RISE       1
I__229/O                     InMux                        259              8540   1652  RISE       1
div_cntr2_3_LC_6_19_1/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : half_sec_pulse_LC_5_19_2/lcout
Path End         : half_sec_pulse_LC_5_19_2/in1
Capture Clock    : half_sec_pulse_LC_5_19_2/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
half_sec_pulse_LC_5_19_2/lcout  LogicCell40_SEQ_MODE_1001    540              7951   1582  RISE       2
I__83/I                         LocalMux                       0              7951   1652  RISE       1
I__83/O                         LocalMux                     330              8281   1652  RISE       1
I__85/I                         InMux                          0              8281   1652  RISE       1
I__85/O                         InMux                        259              8540   1652  RISE       1
half_sec_pulse_LC_5_19_2/in1    LogicCell40_SEQ_MODE_1001      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_6_LC_6_19_5/lcout
Path End         : div_cntr2_6_LC_6_19_5/in1
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_6_LC_6_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              7951   -719  RISE       5
I__180/I                     LocalMux                       0              7951   1652  RISE       1
I__180/O                     LocalMux                     330              8281   1652  RISE       1
I__185/I                     InMux                          0              8281   1652  RISE       1
I__185/O                     InMux                        259              8540   1652  RISE       1
div_cntr2_6_LC_6_19_5/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_9_LC_6_21_1/lcout
Path End         : div_cntr1_9_LC_6_21_1/in1
Capture Clock    : div_cntr1_9_LC_6_21_1/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_9_LC_6_21_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_9_LC_6_21_1/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1238  RISE       2
I__239/I                     LocalMux                       0              7951    628  RISE       1
I__239/O                     LocalMux                     330              8281    628  RISE       1
I__241/I                     InMux                          0              8281    628  RISE       1
I__241/O                     InMux                        259              8540    628  RISE       1
div_cntr1_9_LC_6_21_1/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_9_LC_6_21_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr1_5_LC_6_20_5/in1
Capture Clock    : div_cntr1_5_LC_6_20_5/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1722  RISE       2
I__260/I                     LocalMux                       0              7951    -73  RISE       1
I__260/O                     LocalMux                     330              8281    -73  RISE       1
I__262/I                     InMux                          0              8281    -73  RISE       1
I__262/O                     InMux                        259              8540    -73  RISE       1
div_cntr1_5_LC_6_20_5/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_1_LC_6_20_1/lcout
Path End         : div_cntr1_1_LC_6_20_1/in1
Capture Clock    : div_cntr1_1_LC_6_20_1/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_1_LC_6_20_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_1_LC_6_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1322  RISE       2
I__282/I                     LocalMux                       0              7951   -578  RISE       1
I__282/O                     LocalMux                     330              8281   -578  RISE       1
I__284/I                     InMux                          0              8281   -578  RISE       1
I__284/O                     InMux                        259              8540   -578  RISE       1
div_cntr1_1_LC_6_20_1/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_1_LC_6_20_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_15_LC_6_21_7/lcout
Path End         : div_cntr1_15_LC_6_21_7/in1
Capture Clock    : div_cntr1_15_LC_6_21_7/clk
Setup Constraint : 3181p
Path slack       : 1652p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -400
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10192

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_15_LC_6_21_7/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_15_LC_6_21_7/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1301  RISE       2
I__300/I                      LocalMux                       0              7951   1652  RISE       1
I__300/O                      LocalMux                     330              8281   1652  RISE       1
I__302/I                      InMux                          0              8281   1652  RISE       1
I__302/O                      InMux                        259              8540   1652  RISE       1
div_cntr1_15_LC_6_21_7/in1    LogicCell40_SEQ_MODE_1000      0              8540   1652  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_15_LC_6_21_7/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_2_LC_6_19_6/in2
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Setup Constraint : 3181p
Path slack       : 1680p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -372
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10220

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1560  RISE       5
I__147/I                     LocalMux                       0              7951   1652  RISE       1
I__147/O                     LocalMux                     330              8281   1652  RISE       1
I__152/I                     InMux                          0              8281   1680  RISE       1
I__152/O                     InMux                        259              8540   1680  RISE       1
I__153/I                     CascadeMux                     0              8540   1680  RISE       1
I__153/O                     CascadeMux                     0              8540   1680  RISE       1
div_cntr2_2_LC_6_19_6/in2    LogicCell40_SEQ_MODE_1000      0              8540   1680  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_5_LC_6_19_3/lcout
Path End         : div_cntr2_5_LC_6_19_3/in2
Capture Clock    : div_cntr2_5_LC_6_19_3/clk
Setup Constraint : 3181p
Path slack       : 1680p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -372
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10220

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_5_LC_6_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              7951   -789  RISE       6
I__208/I                     LocalMux                       0              7951   1350  RISE       1
I__208/O                     LocalMux                     330              8281   1350  RISE       1
I__214/I                     InMux                          0              8281   1680  RISE       1
I__214/O                     InMux                        259              8540   1680  RISE       1
I__216/I                     CascadeMux                     0              8540   1680  RISE       1
I__216/O                     CascadeMux                     0              8540   1680  RISE       1
div_cntr2_5_LC_6_19_3/in2    LogicCell40_SEQ_MODE_1000      0              8540   1680  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : dec_cntr_LC_5_20_2/in2
Capture Clock    : dec_cntr_LC_5_20_2/clk
Setup Constraint : 3181p
Path slack       : 1680p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -372
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10220

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1680  RISE       9
I__58/I                   LocalMux                       0              7951   1680  RISE       1
I__58/O                   LocalMux                     330              8281   1680  RISE       1
I__60/I                   InMux                          0              8281   1680  RISE       1
I__60/O                   InMux                        259              8540   1680  RISE       1
I__63/I                   CascadeMux                     0              8540   1680  RISE       1
I__63/O                   CascadeMux                     0              8540   1680  RISE       1
dec_cntr_LC_5_20_2/in2    LogicCell40_SEQ_MODE_1000      0              8540   1680  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_e_0_LC_5_18_0/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/in2
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Setup Constraint : 3181p
Path slack       : 1680p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -372
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10220

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_e_0_LC_5_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1623  RISE       6
I__156/I                       LocalMux                       0              7951   1680  RISE       1
I__156/O                       LocalMux                     330              8281   1680  RISE       1
I__161/I                       InMux                          0              8281   1680  RISE       1
I__161/O                       InMux                        259              8540   1680  RISE       1
I__165/I                       CascadeMux                     0              8540   1680  RISE       1
I__165/O                       CascadeMux                     0              8540   1680  RISE       1
div_cntr2_e_0_LC_5_18_0/in2    LogicCell40_SEQ_MODE_1000      0              8540   1680  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_e_0_LC_5_18_0/lcout
Path End         : div_cntr2_1_LC_6_19_7/in3
Capture Clock    : div_cntr2_1_LC_6_19_7/clk
Setup Constraint : 3181p
Path slack       : 1779p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_e_0_LC_5_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1623  RISE       6
I__157/I                       LocalMux                       0              7951   1582  RISE       1
I__157/O                       LocalMux                     330              8281   1582  RISE       1
I__162/I                       InMux                          0              8281   1778  RISE       1
I__162/O                       InMux                        259              8540   1778  RISE       1
div_cntr2_1_LC_6_19_7/in3      LogicCell40_SEQ_MODE_1000      0              8540   1778  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_4_LC_6_19_2/lcout
Path End         : div_cntr2_4_LC_6_19_2/in3
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Setup Constraint : 3181p
Path slack       : 1779p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_4_LC_6_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951   -740  RISE       7
I__197/I                     LocalMux                       0              7951   1414  RISE       1
I__197/O                     LocalMux                     330              8281   1414  RISE       1
I__203/I                     InMux                          0              8281   1778  RISE       1
I__203/O                     InMux                        259              8540   1778  RISE       1
div_cntr2_4_LC_6_19_2/in3    LogicCell40_SEQ_MODE_1000      0              8540   1778  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : div_cntr2_2_LC_6_19_6/in3
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Setup Constraint : 3181p
Path slack       : 1779p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#2)    3181
+ Master Clock Source Latency                                                 0
+ Capture Clock Path Delay                                                 7411
- Setup Time                                                               -274
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10319

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         589
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8540
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout  LogicCell40_SEQ_MODE_1000    540              7951  -1693  RISE       4
I__168/I                     LocalMux                       0              7951   1778  RISE       1
I__168/O                     LocalMux                     330              8281   1778  RISE       1
I__172/I                     InMux                          0              8281   1778  RISE       1
I__172/O                     InMux                        259              8540   1778  RISE       1
div_cntr2_2_LC_6_19_6/in3    LogicCell40_SEQ_MODE_1000      0              8540   1778  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6146
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14097
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__61/I                         Span12Mux_s2_v                 0              8442   +INF  RISE       1
I__61/O                         Span12Mux_s2_v               140              8582   +INF  RISE       1
I__64/I                         LocalMux                       0              8582   +INF  RISE       1
I__64/O                         LocalMux                     330              8912   +INF  RISE       1
I__66/I                         IoInMux                        0              8912   +INF  RISE       1
I__66/O                         IoInMux                      259              9172   +INF  RISE       1
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9172   +INF  RISE       1
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             11409   +INF  FALL       1
LED3_obuf_iopad/DIN             IO_PAD                         0             11409   +INF  FALL       1
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14097   +INF  FALL       1
LED3                            LED_VHDL                       0             14097   +INF  FALL       1


++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED5
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         7016
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14967
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  FALL       9
I__59/I                         Odrv12                         0              7951   +INF  FALL       1
I__59/O                         Odrv12                       540              8491   +INF  FALL       1
I__62/I                         Sp12to4                        0              8491   +INF  FALL       1
I__62/O                         Sp12to4                      449              8940   +INF  FALL       1
I__65/I                         Span4Mux_s2_v                  0              8940   +INF  FALL       1
I__65/O                         Span4Mux_s2_v                252              9193   +INF  FALL       1
I__67/I                         IoSpan4Mux                     0              9193   +INF  FALL       1
I__67/O                         IoSpan4Mux                   323              9515   +INF  FALL       1
I__69/I                         LocalMux                       0              9515   +INF  FALL       1
I__69/O                         LocalMux                     309              9824   +INF  FALL       1
I__76/I                         IoInMux                        0              9824   +INF  FALL       1
I__76/O                         IoInMux                      217             10041   +INF  FALL       1
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10041   +INF  FALL       1
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12279   +INF  FALL       1
LED5_obuf_iopad/DIN             IO_PAD                         0             12279   +INF  FALL       1
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14967   +INF  FALL       1
LED5                            LED_VHDL                       0             14967   +INF  FALL       1


++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED4
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__67/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__67/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__70/I                         LocalMux                       0              9410   +INF  RISE       1
I__70/O                         LocalMux                     330              9740   +INF  RISE       1
I__77/I                         IoInMux                        0              9740   +INF  RISE       1
I__77/O                         IoInMux                      259              9999   +INF  RISE       1
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED4_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED4                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__68/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__68/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__74/I                         LocalMux                       0              9410   +INF  RISE       1
I__74/O                         LocalMux                     330              9740   +INF  RISE       1
I__81/I                         IoInMux                        0              9740   +INF  RISE       1
I__81/O                         IoInMux                      259              9999   +INF  RISE       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED2                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         7016
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14967
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  FALL       9
I__59/I                         Odrv12                         0              7951   +INF  FALL       1
I__59/O                         Odrv12                       540              8491   +INF  FALL       1
I__62/I                         Sp12to4                        0              8491   +INF  FALL       1
I__62/O                         Sp12to4                      449              8940   +INF  FALL       1
I__65/I                         Span4Mux_s2_v                  0              8940   +INF  FALL       1
I__65/O                         Span4Mux_s2_v                252              9193   +INF  FALL       1
I__68/I                         IoSpan4Mux                     0              9193   +INF  FALL       1
I__68/O                         IoSpan4Mux                   323              9515   +INF  FALL       1
I__75/I                         LocalMux                       0              9515   +INF  FALL       1
I__75/O                         LocalMux                     309              9824   +INF  FALL       1
I__82/I                         IoInMux                        0              9824   +INF  FALL       1
I__82/O                         IoInMux                      217             10041   +INF  FALL       1
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10041   +INF  FALL       1
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12279   +INF  FALL       1
LED1_obuf_iopad/DIN             IO_PAD                         0             12279   +INF  FALL       1
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14967   +INF  FALL       1
LED1                            LED_VHDL                       0             14967   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED7
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__67/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__67/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__71/I                         LocalMux                       0              9410   +INF  RISE       1
I__71/O                         LocalMux                     330              9740   +INF  RISE       1
I__78/I                         IoInMux                        0              9740   +INF  RISE       1
I__78/O                         IoInMux                      259              9999   +INF  RISE       1
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED7_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED7                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED6
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__67/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__67/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__72/I                         LocalMux                       0              9410   +INF  RISE       1
I__72/O                         LocalMux                     330              9740   +INF  RISE       1
I__79/I                         IoInMux                        0              9740   +INF  RISE       1
I__79/O                         IoInMux                      259              9999   +INF  RISE       1
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED6_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED6                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED8
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__67/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__67/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__73/I                         LocalMux                       0              9410   +INF  RISE       1
I__73/O                         LocalMux                     330              9740   +INF  RISE       1
I__80/I                         IoInMux                        0              9740   +INF  RISE       1
I__80/O                         IoInMux                      259              9999   +INF  RISE       1
LED8_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED8_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED8_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED8_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED8                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLK
Path End         : PLL_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Launch Clock Source Latency                                                0
+ Data Path Delay                                                        14575
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14575
 
Data path
pin name                                                                    model name                          delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
CLK                                                                         LED_VHDL                                0                 0   COMP  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0   COMP  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510   COMP  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__97/I                                                                     Odrv12                                  0              1127   COMP  RISE       1
I__97/O                                                                     Odrv12                                491              1618   COMP  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618   COMP  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109   COMP  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109   COMP  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600   COMP  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600   COMP  RISE       1
I__100/O                                                                    Sp12to4                               428              3028   COMP  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028   COMP  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343   COMP  RISE       1
I__102/I                                                                    LocalMux                                0              3343   COMP  RISE       1
I__102/O                                                                    LocalMux                              330              3673   COMP  RISE       1
I__103/I                                                                    IoInMux                                 0              3673   COMP  RISE       1
I__103/O                                                                    IoInMux                               259              3933   COMP  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933   COMP  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948    N/A  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948   COMP  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__289/I                                                                    GlobalMux                               0              6948   COMP  RISE       1
I__289/O                                                                    GlobalMux                             154              7103   COMP  RISE       1
I__296/I                                                                    Glb2LocalMux                            0              7103   +INF  RISE       1
I__296/O                                                                    Glb2LocalMux                          449              7552   +INF  RISE       1
I__297/I                                                                    LocalMux                                0              7552   +INF  RISE       1
I__297/O                                                                    LocalMux                              330              7881   +INF  RISE       1
I__298/I                                                                    InMux                                   0              7881   +INF  RISE       1
I__298/O                                                                    InMux                                 259              8141   +INF  RISE       1
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/in0                               LogicCell40_SEQ_MODE_0000               0              8141   +INF  RISE       1
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/lcout                             LogicCell40_SEQ_MODE_0000             449              8590   +INF  RISE       1
I__92/I                                                                     Odrv4                                   0              8590   +INF  RISE       1
I__92/O                                                                     Odrv4                                 351              8940   +INF  RISE       1
I__93/I                                                                     Span4Mux_v                              0              8940   +INF  RISE       1
I__93/O                                                                     Span4Mux_v                            351              9291   +INF  RISE       1
I__94/I                                                                     Span4Mux_s1_h                           0              9291   +INF  RISE       1
I__94/O                                                                     Span4Mux_s1_h                         175              9466   +INF  RISE       1
I__95/I                                                                     LocalMux                                0              9466   +INF  RISE       1
I__95/O                                                                     LocalMux                              330              9796   +INF  RISE       1
I__96/I                                                                     IoInMux                                 0              9796   +INF  RISE       1
I__96/O                                                                     IoInMux                               259             10055   +INF  RISE       1
PLL_out_obuf_preio/DOUT0                                                    PRE_IO_PIN_TYPE_011001                  0             10055   +INF  RISE       1
PLL_out_obuf_preio/PADOUT                                                   PRE_IO_PIN_TYPE_011001               2006             12061   +INF  RISE       1
PLL_out_obuf_iopad/DIN                                                      IO_PAD                                  0             12061   +INF  RISE       1
PLL_out_obuf_iopad/PACKAGEPIN:out                                           IO_PAD                               2514             14575   +INF  RISE       1
PLL_out                                                                     LED_VHDL                                0             14575   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_15_LC_6_21_7/lcout
Path End         : div_cntr1_15_LC_6_21_7/in1
Capture Clock    : div_cntr1_15_LC_6_21_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_15_LC_6_21_7/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_15_LC_6_21_7/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__300/I                      LocalMux                       0              7951   1066  FALL       1
I__300/O                      LocalMux                     309              8260   1066  FALL       1
I__302/I                      InMux                          0              8260   1066  FALL       1
I__302/O                      InMux                        217              8477   1066  FALL       1
div_cntr1_15_LC_6_21_7/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_15_LC_6_21_7/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_14_LC_6_21_6/lcout
Path End         : div_cntr1_14_LC_6_21_6/in1
Capture Clock    : div_cntr1_14_LC_6_21_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_14_LC_6_21_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_14_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__306/I                      LocalMux                       0              7951   1066  FALL       1
I__306/O                      LocalMux                     309              8260   1066  FALL       1
I__308/I                      InMux                          0              8260   1066  FALL       1
I__308/O                      InMux                        217              8477   1066  FALL       1
div_cntr1_14_LC_6_21_6/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_14_LC_6_21_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_13_LC_6_21_5/lcout
Path End         : div_cntr1_13_LC_6_21_5/in1
Capture Clock    : div_cntr1_13_LC_6_21_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_13_LC_6_21_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_13_LC_6_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__311/I                      LocalMux                       0              7951   1066  FALL       1
I__311/O                      LocalMux                     309              8260   1066  FALL       1
I__313/I                      InMux                          0              8260   1066  FALL       1
I__313/O                      InMux                        217              8477   1066  FALL       1
div_cntr1_13_LC_6_21_5/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_13_LC_6_21_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_12_LC_6_21_4/lcout
Path End         : div_cntr1_12_LC_6_21_4/in1
Capture Clock    : div_cntr1_12_LC_6_21_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_12_LC_6_21_4/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_12_LC_6_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__317/I                      LocalMux                       0              7951   1066  FALL       1
I__317/O                      LocalMux                     309              8260   1066  FALL       1
I__319/I                      InMux                          0              8260   1066  FALL       1
I__319/O                      InMux                        217              8477   1066  FALL       1
div_cntr1_12_LC_6_21_4/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_12_LC_6_21_4/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr1_11_LC_6_21_3/in1
Capture Clock    : div_cntr1_11_LC_6_21_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__322/I                      LocalMux                       0              7951   1066  FALL       1
I__322/O                      LocalMux                     309              8260   1066  FALL       1
I__324/I                      InMux                          0              8260   1066  FALL       1
I__324/O                      InMux                        217              8477   1066  FALL       1
div_cntr1_11_LC_6_21_3/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_10_LC_6_21_2/lcout
Path End         : div_cntr1_10_LC_6_21_2/in1
Capture Clock    : div_cntr1_10_LC_6_21_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_10_LC_6_21_2/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_10_LC_6_21_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__327/I                      LocalMux                       0              7951   1066  FALL       1
I__327/O                      LocalMux                     309              8260   1066  FALL       1
I__329/I                      InMux                          0              8260   1066  FALL       1
I__329/O                      InMux                        217              8477   1066  FALL       1
div_cntr1_10_LC_6_21_2/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_10_LC_6_21_2/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_9_LC_6_21_1/lcout
Path End         : div_cntr1_9_LC_6_21_1/in1
Capture Clock    : div_cntr1_9_LC_6_21_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_9_LC_6_21_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_9_LC_6_21_1/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__239/I                     LocalMux                       0              7951   1066  FALL       1
I__239/O                     LocalMux                     309              8260   1066  FALL       1
I__241/I                     InMux                          0              8260   1066  FALL       1
I__241/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_9_LC_6_21_1/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_9_LC_6_21_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_8_LC_6_21_0/lcout
Path End         : div_cntr1_8_LC_6_21_0/in1
Capture Clock    : div_cntr1_8_LC_6_21_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_8_LC_6_21_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_8_LC_6_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__244/I                     LocalMux                       0              7951   1066  FALL       1
I__244/O                     LocalMux                     309              8260   1066  FALL       1
I__246/I                     InMux                          0              8260   1066  FALL       1
I__246/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_8_LC_6_21_0/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_8_LC_6_21_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_7_LC_6_20_7/lcout
Path End         : div_cntr1_7_LC_6_20_7/in1
Capture Clock    : div_cntr1_7_LC_6_20_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_7_LC_6_20_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_7_LC_6_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__249/I                     LocalMux                       0              7951   1066  FALL       1
I__249/O                     LocalMux                     309              8260   1066  FALL       1
I__251/I                     InMux                          0              8260   1066  FALL       1
I__251/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_7_LC_6_20_7/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_7_LC_6_20_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_6_LC_6_20_6/lcout
Path End         : div_cntr1_6_LC_6_20_6/in1
Capture Clock    : div_cntr1_6_LC_6_20_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_6_LC_6_20_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_6_LC_6_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__254/I                     LocalMux                       0              7951   1066  FALL       1
I__254/O                     LocalMux                     309              8260   1066  FALL       1
I__256/I                     InMux                          0              8260   1066  FALL       1
I__256/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_6_LC_6_20_6/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_6_LC_6_20_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr1_5_LC_6_20_5/in1
Capture Clock    : div_cntr1_5_LC_6_20_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__260/I                     LocalMux                       0              7951   1066  FALL       1
I__260/O                     LocalMux                     309              8260   1066  FALL       1
I__262/I                     InMux                          0              8260   1066  FALL       1
I__262/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_5_LC_6_20_5/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_4_LC_6_20_4/lcout
Path End         : div_cntr1_4_LC_6_20_4/in1
Capture Clock    : div_cntr1_4_LC_6_20_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_4_LC_6_20_4/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_4_LC_6_20_4/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__266/I                     LocalMux                       0              7951   1066  FALL       1
I__266/O                     LocalMux                     309              8260   1066  FALL       1
I__268/I                     InMux                          0              8260   1066  FALL       1
I__268/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_4_LC_6_20_4/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_4_LC_6_20_4/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_3_LC_6_20_3/lcout
Path End         : div_cntr1_3_LC_6_20_3/in1
Capture Clock    : div_cntr1_3_LC_6_20_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_3_LC_6_20_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_3_LC_6_20_3/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__271/I                     LocalMux                       0              7951   1066  FALL       1
I__271/O                     LocalMux                     309              8260   1066  FALL       1
I__273/I                     InMux                          0              8260   1066  FALL       1
I__273/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_3_LC_6_20_3/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_3_LC_6_20_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_2_LC_6_20_2/lcout
Path End         : div_cntr1_2_LC_6_20_2/in1
Capture Clock    : div_cntr1_2_LC_6_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_2_LC_6_20_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_2_LC_6_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__276/I                     LocalMux                       0              7951   1066  FALL       1
I__276/O                     LocalMux                     309              8260   1066  FALL       1
I__278/I                     InMux                          0              8260   1066  FALL       1
I__278/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_2_LC_6_20_2/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_2_LC_6_20_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_1_LC_6_20_1/lcout
Path End         : div_cntr1_1_LC_6_20_1/in1
Capture Clock    : div_cntr1_1_LC_6_20_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_1_LC_6_20_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_1_LC_6_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__282/I                     LocalMux                       0              7951   1066  FALL       1
I__282/O                     LocalMux                     309              8260   1066  FALL       1
I__284/I                     InMux                          0              8260   1066  FALL       1
I__284/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_1_LC_6_20_1/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_1_LC_6_20_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_0_LC_6_20_0/in1
Capture Clock    : div_cntr1_0_LC_6_20_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__137/I                     LocalMux                       0              7951   1066  FALL       1
I__137/O                     LocalMux                     309              8260   1066  FALL       1
I__139/I                     InMux                          0              8260   1066  FALL       1
I__139/O                     InMux                        217              8477   1066  FALL       1
div_cntr1_0_LC_6_20_0/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_1_LC_6_19_7/in1
Capture Clock    : div_cntr2_1_LC_6_19_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__147/I                     LocalMux                       0              7951   1066  FALL       1
I__147/O                     LocalMux                     309              8260   1066  FALL       1
I__151/I                     InMux                          0              8260   1066  FALL       1
I__151/O                     InMux                        217              8477   1066  FALL       1
div_cntr2_1_LC_6_19_7/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_2_LC_6_19_6/lcout
Path End         : div_cntr2_2_LC_6_19_6/in3
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_2_LC_6_19_6/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       4
I__168/I                     LocalMux                       0              7951   1066  FALL       1
I__168/O                     LocalMux                     309              8260   1066  FALL       1
I__172/I                     InMux                          0              8260   1066  FALL       1
I__172/O                     InMux                        217              8477   1066  FALL       1
div_cntr2_2_LC_6_19_6/in3    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_6_LC_6_19_5/lcout
Path End         : div_cntr2_6_LC_6_19_5/in1
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_6_LC_6_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__180/I                     LocalMux                       0              7951   1066  FALL       1
I__180/O                     LocalMux                     309              8260   1066  FALL       1
I__185/I                     InMux                          0              8260   1066  FALL       1
I__185/O                     InMux                        217              8477   1066  FALL       1
div_cntr2_6_LC_6_19_5/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_5_LC_6_19_3/lcout
Path End         : div_cntr2_5_LC_6_19_3/in2
Capture Clock    : div_cntr2_5_LC_6_19_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_5_LC_6_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       6
I__208/I                     LocalMux                       0              7951   1066  FALL       1
I__208/O                     LocalMux                     309              8260   1066  FALL       1
I__214/I                     InMux                          0              8260   1066  FALL       1
I__214/O                     InMux                        217              8477   1066  FALL       1
I__216/I                     CascadeMux                     0              8477   1066  FALL       1
I__216/O                     CascadeMux                     0              8477   1066  FALL       1
div_cntr2_5_LC_6_19_3/in2    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_4_LC_6_19_2/lcout
Path End         : div_cntr2_4_LC_6_19_2/in3
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_4_LC_6_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       7
I__197/I                     LocalMux                       0              7951   1066  FALL       1
I__197/O                     LocalMux                     309              8260   1066  FALL       1
I__203/I                     InMux                          0              8260   1066  FALL       1
I__203/O                     InMux                        217              8477   1066  FALL       1
div_cntr2_4_LC_6_19_2/in3    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_3_LC_6_19_1/lcout
Path End         : div_cntr2_3_LC_6_19_1/in1
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_3_LC_6_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       3
I__226/I                     LocalMux                       0              7951   1066  FALL       1
I__226/O                     LocalMux                     309              8260   1066  FALL       1
I__229/I                     InMux                          0              8260   1066  FALL       1
I__229/O                     InMux                        217              8477   1066  FALL       1
div_cntr2_3_LC_6_19_1/in1    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : dec_cntr_LC_5_20_2/in2
Capture Clock    : dec_cntr_LC_5_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       9
I__58/I                   LocalMux                       0              7951   1066  FALL       1
I__58/O                   LocalMux                     309              8260   1066  FALL       1
I__60/I                   InMux                          0              8260   1066  FALL       1
I__60/O                   InMux                        217              8477   1066  FALL       1
I__63/I                   CascadeMux                     0              8477   1066  FALL       1
I__63/O                   CascadeMux                     0              8477   1066  FALL       1
dec_cntr_LC_5_20_2/in2    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : half_sec_pulse_LC_5_19_2/lcout
Path End         : half_sec_pulse_LC_5_19_2/in1
Capture Clock    : half_sec_pulse_LC_5_19_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
half_sec_pulse_LC_5_19_2/lcout  LogicCell40_SEQ_MODE_1001    540              7951   1066  FALL       2
I__83/I                         LocalMux                       0              7951   1066  FALL       1
I__83/O                         LocalMux                     309              8260   1066  FALL       1
I__85/I                         InMux                          0              8260   1066  FALL       1
I__85/O                         InMux                        217              8477   1066  FALL       1
half_sec_pulse_LC_5_19_2/in1    LogicCell40_SEQ_MODE_1001      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_e_0_LC_5_18_0/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/in2
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_e_0_LC_5_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       6
I__156/I                       LocalMux                       0              7951   1066  FALL       1
I__156/O                       LocalMux                     309              8260   1066  FALL       1
I__161/I                       InMux                          0              8260   1066  FALL       1
I__161/O                       InMux                        217              8477   1066  FALL       1
I__165/I                       CascadeMux                     0              8477   1066  FALL       1
I__165/O                       CascadeMux                     0              8477   1066  FALL       1
div_cntr2_e_0_LC_5_18_0/in2    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : half_sec_pulse_LC_5_19_2/lcout
Path End         : dec_cntr_LC_5_20_2/in0
Capture Clock    : dec_cntr_LC_5_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
half_sec_pulse_LC_5_19_2/lcout  LogicCell40_SEQ_MODE_1001    540              7951   1066  FALL       2
I__84/I                         LocalMux                       0              7951   1066  FALL       1
I__84/O                         LocalMux                     309              8260   1066  FALL       1
I__86/I                         InMux                          0              8260   1066  FALL       1
I__86/O                         InMux                        217              8477   1066  FALL       1
dec_cntr_LC_5_20_2/in0          LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_2_LC_6_19_6/in2
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__147/I                     LocalMux                       0              7951   1066  FALL       1
I__147/O                     LocalMux                     309              8260   1066  FALL       1
I__152/I                     InMux                          0              8260   1066  FALL       1
I__152/O                     InMux                        217              8477   1066  FALL       1
I__153/I                     CascadeMux                     0              8477   1066  FALL       1
I__153/O                     CascadeMux                     0              8477   1066  FALL       1
div_cntr2_2_LC_6_19_6/in2    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_e_0_LC_5_18_0/lcout
Path End         : div_cntr2_1_LC_6_19_7/in3
Capture Clock    : div_cntr2_1_LC_6_19_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_e_0_LC_5_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       6
I__157/I                       LocalMux                       0              7951   1066  FALL       1
I__157/O                       LocalMux                     309              8260   1066  FALL       1
I__162/I                       InMux                          0              8260   1066  FALL       1
I__162/O                       InMux                        217              8477   1066  FALL       1
div_cntr2_1_LC_6_19_7/in3      LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_e_0_LC_5_18_0/lcout
Path End         : div_cntr2_2_LC_6_19_6/in0
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_e_0_LC_5_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       6
I__157/I                       LocalMux                       0              7951   1066  FALL       1
I__157/O                       LocalMux                     309              8260   1066  FALL       1
I__163/I                       InMux                          0              8260   1066  FALL       1
I__163/O                       InMux                        217              8477   1066  FALL       1
div_cntr2_2_LC_6_19_6/in0      LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_4_LC_6_19_2/lcout
Path End         : div_cntr2_5_LC_6_19_3/in0
Capture Clock    : div_cntr2_5_LC_6_19_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         526
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8477
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_4_LC_6_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       7
I__197/I                     LocalMux                       0              7951   1066  FALL       1
I__197/O                     LocalMux                     309              8260   1066  FALL       1
I__204/I                     InMux                          0              8260   1066  FALL       1
I__204/O                     InMux                        217              8477   1066  FALL       1
div_cntr2_5_LC_6_19_3/in0    LogicCell40_SEQ_MODE_1000      0              8477   1066  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_4_LC_6_19_2/lcout
Path End         : div_cntr2_6_LC_6_19_5/in2
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         793
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8744
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_4_LC_6_19_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       7
I__197/I                           LocalMux                       0              7951   1066  FALL       1
I__197/O                           LocalMux                     309              8260   1066  FALL       1
I__202/I                           InMux                          0              8260   1333  FALL       1
I__202/O                           InMux                        217              8477   1333  FALL       1
div_cntr2_RNO_0_6_LC_6_19_4/in3    LogicCell40_SEQ_MODE_0000      0              8477   1333  FALL       1
div_cntr2_RNO_0_6_LC_6_19_4/ltout  LogicCell40_SEQ_MODE_0000    267              8744   1333  RISE       1
I__188/I                           CascadeMux                     0              8744   1333  RISE       1
I__188/O                           CascadeMux                     0              8744   1333  RISE       1
div_cntr2_6_LC_6_19_5/in2          LogicCell40_SEQ_MODE_1000      0              8744   1333  RISE       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_14_LC_6_21_6/lcout
Path End         : div_cntr1_15_LC_6_21_7/in3
Capture Clock    : div_cntr1_15_LC_6_21_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_14_LC_6_21_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_14_LC_6_21_6/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__306/I                         LocalMux                       0              7951   1066  FALL       1
I__306/O                         LocalMux                     309              8260   1066  FALL       1
I__308/I                         InMux                          0              8260   1066  FALL       1
I__308/O                         InMux                        217              8477   1066  FALL       1
div_cntr1_14_LC_6_21_6/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_14_LC_6_21_6/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       1
I__303/I                         InMux                          0              8723   1529  FALL       1
I__303/O                         InMux                        217              8940   1529  FALL       1
div_cntr1_15_LC_6_21_7/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_15_LC_6_21_7/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_13_LC_6_21_5/lcout
Path End         : div_cntr1_14_LC_6_21_6/in3
Capture Clock    : div_cntr1_14_LC_6_21_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_13_LC_6_21_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_13_LC_6_21_5/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__311/I                         LocalMux                       0              7951   1066  FALL       1
I__311/O                         LocalMux                     309              8260   1066  FALL       1
I__313/I                         InMux                          0              8260   1066  FALL       1
I__313/O                         InMux                        217              8477   1066  FALL       1
div_cntr1_13_LC_6_21_5/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_13_LC_6_21_5/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__304/I                         InMux                          0              8723   1529  FALL       1
I__304/O                         InMux                        217              8940   1529  FALL       1
div_cntr1_14_LC_6_21_6/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_14_LC_6_21_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_12_LC_6_21_4/lcout
Path End         : div_cntr1_13_LC_6_21_5/in3
Capture Clock    : div_cntr1_13_LC_6_21_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_12_LC_6_21_4/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_12_LC_6_21_4/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__317/I                         LocalMux                       0              7951   1066  FALL       1
I__317/O                         LocalMux                     309              8260   1066  FALL       1
I__319/I                         InMux                          0              8260   1066  FALL       1
I__319/O                         InMux                        217              8477   1066  FALL       1
div_cntr1_12_LC_6_21_4/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_12_LC_6_21_4/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__309/I                         InMux                          0              8723   1529  FALL       1
I__309/O                         InMux                        217              8940   1529  FALL       1
div_cntr1_13_LC_6_21_5/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_13_LC_6_21_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr1_12_LC_6_21_4/in3
Capture Clock    : div_cntr1_12_LC_6_21_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__322/I                         LocalMux                       0              7951   1066  FALL       1
I__322/O                         LocalMux                     309              8260   1066  FALL       1
I__324/I                         InMux                          0              8260   1066  FALL       1
I__324/O                         InMux                        217              8477   1066  FALL       1
div_cntr1_11_LC_6_21_3/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_11_LC_6_21_3/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__315/I                         InMux                          0              8723   1529  FALL       1
I__315/O                         InMux                        217              8940   1529  FALL       1
div_cntr1_12_LC_6_21_4/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_12_LC_6_21_4/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_10_LC_6_21_2/lcout
Path End         : div_cntr1_11_LC_6_21_3/in3
Capture Clock    : div_cntr1_11_LC_6_21_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_10_LC_6_21_2/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_10_LC_6_21_2/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__327/I                         LocalMux                       0              7951   1066  FALL       1
I__327/O                         LocalMux                     309              8260   1066  FALL       1
I__329/I                         InMux                          0              8260   1066  FALL       1
I__329/O                         InMux                        217              8477   1066  FALL       1
div_cntr1_10_LC_6_21_2/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_10_LC_6_21_2/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__320/I                         InMux                          0              8723   1529  FALL       1
I__320/O                         InMux                        217              8940   1529  FALL       1
div_cntr1_11_LC_6_21_3/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_9_LC_6_21_1/lcout
Path End         : div_cntr1_10_LC_6_21_2/in3
Capture Clock    : div_cntr1_10_LC_6_21_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_9_LC_6_21_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_9_LC_6_21_1/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__239/I                        LocalMux                       0              7951   1066  FALL       1
I__239/O                        LocalMux                     309              8260   1066  FALL       1
I__241/I                        InMux                          0              8260   1066  FALL       1
I__241/O                        InMux                        217              8477   1066  FALL       1
div_cntr1_9_LC_6_21_1/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_9_LC_6_21_1/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__325/I                        InMux                          0              8723   1529  FALL       1
I__325/O                        InMux                        217              8940   1529  FALL       1
div_cntr1_10_LC_6_21_2/in3      LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_10_LC_6_21_2/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_8_LC_6_21_0/lcout
Path End         : div_cntr1_9_LC_6_21_1/in3
Capture Clock    : div_cntr1_9_LC_6_21_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_8_LC_6_21_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_8_LC_6_21_0/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__244/I                        LocalMux                       0              7951   1066  FALL       1
I__244/O                        LocalMux                     309              8260   1066  FALL       1
I__246/I                        InMux                          0              8260   1066  FALL       1
I__246/O                        InMux                        217              8477   1066  FALL       1
div_cntr1_8_LC_6_21_0/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_8_LC_6_21_0/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__237/I                        InMux                          0              8723   1529  FALL       1
I__237/O                        InMux                        217              8940   1529  FALL       1
div_cntr1_9_LC_6_21_1/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_9_LC_6_21_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_6_LC_6_20_6/lcout
Path End         : div_cntr1_7_LC_6_20_7/in3
Capture Clock    : div_cntr1_7_LC_6_20_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_6_LC_6_20_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_6_LC_6_20_6/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__254/I                        LocalMux                       0              7951   1066  FALL       1
I__254/O                        LocalMux                     309              8260   1066  FALL       1
I__256/I                        InMux                          0              8260   1066  FALL       1
I__256/O                        InMux                        217              8477   1066  FALL       1
div_cntr1_6_LC_6_20_6/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_6_LC_6_20_6/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__247/I                        InMux                          0              8723   1529  FALL       1
I__247/O                        InMux                        217              8940   1529  FALL       1
div_cntr1_7_LC_6_20_7/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_7_LC_6_20_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_5_LC_6_20_5/lcout
Path End         : div_cntr1_6_LC_6_20_6/in3
Capture Clock    : div_cntr1_6_LC_6_20_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_5_LC_6_20_5/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__260/I                        LocalMux                       0              7951   1066  FALL       1
I__260/O                        LocalMux                     309              8260   1066  FALL       1
I__262/I                        InMux                          0              8260   1066  FALL       1
I__262/O                        InMux                        217              8477   1066  FALL       1
div_cntr1_5_LC_6_20_5/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_5_LC_6_20_5/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__252/I                        InMux                          0              8723   1529  FALL       1
I__252/O                        InMux                        217              8940   1529  FALL       1
div_cntr1_6_LC_6_20_6/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_6_LC_6_20_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_4_LC_6_20_4/lcout
Path End         : div_cntr1_5_LC_6_20_5/in3
Capture Clock    : div_cntr1_5_LC_6_20_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_4_LC_6_20_4/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_4_LC_6_20_4/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__266/I                        LocalMux                       0              7951   1066  FALL       1
I__266/O                        LocalMux                     309              8260   1066  FALL       1
I__268/I                        InMux                          0              8260   1066  FALL       1
I__268/O                        InMux                        217              8477   1066  FALL       1
div_cntr1_4_LC_6_20_4/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_4_LC_6_20_4/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__258/I                        InMux                          0              8723   1529  FALL       1
I__258/O                        InMux                        217              8940   1529  FALL       1
div_cntr1_5_LC_6_20_5/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_5_LC_6_20_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_3_LC_6_20_3/lcout
Path End         : div_cntr1_4_LC_6_20_4/in3
Capture Clock    : div_cntr1_4_LC_6_20_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_3_LC_6_20_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_3_LC_6_20_3/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__271/I                        LocalMux                       0              7951   1066  FALL       1
I__271/O                        LocalMux                     309              8260   1066  FALL       1
I__273/I                        InMux                          0              8260   1066  FALL       1
I__273/O                        InMux                        217              8477   1066  FALL       1
div_cntr1_3_LC_6_20_3/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_3_LC_6_20_3/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__264/I                        InMux                          0              8723   1529  FALL       1
I__264/O                        InMux                        217              8940   1529  FALL       1
div_cntr1_4_LC_6_20_4/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_4_LC_6_20_4/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_2_LC_6_20_2/lcout
Path End         : div_cntr1_3_LC_6_20_3/in3
Capture Clock    : div_cntr1_3_LC_6_20_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_2_LC_6_20_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_2_LC_6_20_2/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__276/I                        LocalMux                       0              7951   1066  FALL       1
I__276/O                        LocalMux                     309              8260   1066  FALL       1
I__278/I                        InMux                          0              8260   1066  FALL       1
I__278/O                        InMux                        217              8477   1066  FALL       1
div_cntr1_2_LC_6_20_2/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_2_LC_6_20_2/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__269/I                        InMux                          0              8723   1529  FALL       1
I__269/O                        InMux                        217              8940   1529  FALL       1
div_cntr1_3_LC_6_20_3/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_3_LC_6_20_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_1_LC_6_20_1/lcout
Path End         : div_cntr1_2_LC_6_20_2/in3
Capture Clock    : div_cntr1_2_LC_6_20_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_1_LC_6_20_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_1_LC_6_20_1/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__282/I                        LocalMux                       0              7951   1066  FALL       1
I__282/O                        LocalMux                     309              8260   1066  FALL       1
I__284/I                        InMux                          0              8260   1066  FALL       1
I__284/O                        InMux                        217              8477   1066  FALL       1
div_cntr1_1_LC_6_20_1/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_1_LC_6_20_1/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__274/I                        InMux                          0              8723   1529  FALL       1
I__274/O                        InMux                        217              8940   1529  FALL       1
div_cntr1_2_LC_6_20_2/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_2_LC_6_20_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_0_LC_6_20_0/lcout
Path End         : div_cntr1_1_LC_6_20_1/in3
Capture Clock    : div_cntr1_1_LC_6_20_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                         989
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            8940
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_0_LC_6_20_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_0_LC_6_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__137/I                        LocalMux                       0              7951   1066  FALL       1
I__137/O                        LocalMux                     309              8260   1066  FALL       1
I__139/I                        InMux                          0              8260   1066  FALL       1
I__139/O                        InMux                        217              8477   1066  FALL       1
div_cntr1_0_LC_6_20_0/in1       LogicCell40_SEQ_MODE_1000      0              8477   1529  FALL       1
div_cntr1_0_LC_6_20_0/carryout  LogicCell40_SEQ_MODE_1000    245              8723   1529  FALL       2
I__280/I                        InMux                          0              8723   1529  FALL       1
I__280/O                        InMux                        217              8940   1529  FALL       1
div_cntr1_1_LC_6_20_1/in3       LogicCell40_SEQ_MODE_1000      0              8940   1529  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_1_LC_6_20_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_7_LC_6_20_7/lcout
Path End         : div_cntr1_8_LC_6_21_0/in3
Capture Clock    : div_cntr1_8_LC_6_21_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1165
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9116
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_7_LC_6_20_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_7_LC_6_20_7/lcout      LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__249/I                         LocalMux                       0              7951   1066  FALL       1
I__249/O                         LocalMux                     309              8260   1066  FALL       1
I__251/I                         InMux                          0              8260   1066  FALL       1
I__251/O                         InMux                        217              8477   1066  FALL       1
div_cntr1_7_LC_6_20_7/in1        LogicCell40_SEQ_MODE_1000      0              8477   1704  FALL       1
div_cntr1_7_LC_6_20_7/carryout   LogicCell40_SEQ_MODE_1000    245              8723   1704  FALL       1
IN_MUX_bfv_6_21_0_/carryinitin   ICE_CARRY_IN_MUX               0              8723   1704  FALL       1
IN_MUX_bfv_6_21_0_/carryinitout  ICE_CARRY_IN_MUX             175              8898   1704  FALL       2
I__242/I                         InMux                          0              8898   1704  FALL       1
I__242/O                         InMux                        217              9116   1704  FALL       1
div_cntr1_8_LC_6_21_0/in3        LogicCell40_SEQ_MODE_1000      0              9116   1704  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_8_LC_6_21_0/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_3_LC_6_19_1/in3
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1340
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9291
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout            LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__145/I                               LocalMux                       0              7951   1880  FALL       1
I__145/O                               LocalMux                     309              8260   1880  FALL       1
I__148/I                               InMux                          0              8260   1880  FALL       1
I__148/O                               InMux                        217              8477   1880  FALL       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8477   1880  FALL       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              8765   1880  FALL       3
I__220/I                               LocalMux                       0              8765   1880  FALL       1
I__220/O                               LocalMux                     309              9073   1880  FALL       1
I__222/I                               InMux                          0              9073   1880  FALL       1
I__222/O                               InMux                        217              9291   1880  FALL       1
div_cntr2_3_LC_6_19_1/in3              LogicCell40_SEQ_MODE_1000      0              9291   1880  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_4_LC_6_19_2/in2
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1340
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9291
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__146/I                             LocalMux                       0              7951   1880  FALL       1
I__146/O                             LocalMux                     309              8260   1880  FALL       1
I__149/I                             InMux                          0              8260   1880  FALL       1
I__149/O                             InMux                        217              8477   1880  FALL       1
div_cntr2_RNIMFRB_3_LC_6_18_5/in3    LogicCell40_SEQ_MODE_0000      0              8477   1880  FALL       1
div_cntr2_RNIMFRB_3_LC_6_18_5/lcout  LogicCell40_SEQ_MODE_0000    288              8765   1880  FALL       3
I__189/I                             LocalMux                       0              8765   1880  FALL       1
I__189/O                             LocalMux                     309              9073   1880  FALL       1
I__191/I                             InMux                          0              9073   1880  FALL       1
I__191/O                             InMux                        217              9291   1880  FALL       1
I__194/I                             CascadeMux                     0              9291   1880  FALL       1
I__194/O                             CascadeMux                     0              9291   1880  FALL       1
div_cntr2_4_LC_6_19_2/in2            LogicCell40_SEQ_MODE_1000      0              9291   1880  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_6_LC_6_19_5/in0
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1340
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9291
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__146/I                             LocalMux                       0              7951   1880  FALL       1
I__146/O                             LocalMux                     309              8260   1880  FALL       1
I__149/I                             InMux                          0              8260   1880  FALL       1
I__149/O                             InMux                        217              8477   1880  FALL       1
div_cntr2_RNIMFRB_3_LC_6_18_5/in3    LogicCell40_SEQ_MODE_0000      0              8477   1880  FALL       1
div_cntr2_RNIMFRB_3_LC_6_18_5/lcout  LogicCell40_SEQ_MODE_0000    288              8765   1880  FALL       3
I__190/I                             LocalMux                       0              8765   1880  FALL       1
I__190/O                             LocalMux                     309              9073   1880  FALL       1
I__193/I                             InMux                          0              9073   1880  FALL       1
I__193/O                             InMux                        217              9291   1880  FALL       1
div_cntr2_6_LC_6_19_5/in0            LogicCell40_SEQ_MODE_1000      0              9291   1880  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_3_LC_6_19_1/in2
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1340
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9291
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout        LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__146/I                           LocalMux                       0              7951   1880  FALL       1
I__146/O                           LocalMux                     309              8260   1880  FALL       1
I__150/I                           InMux                          0              8260   1880  FALL       1
I__150/O                           InMux                        217              8477   1880  FALL       1
div_cntr2_RNO_1_3_LC_6_18_7/in3    LogicCell40_SEQ_MODE_0000      0              8477   1880  FALL       1
div_cntr2_RNO_1_3_LC_6_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              8765   1880  FALL       1
I__231/I                           LocalMux                       0              8765   1880  FALL       1
I__231/O                           LocalMux                     309              9073   1880  FALL       1
I__232/I                           InMux                          0              9073   1880  FALL       1
I__232/O                           InMux                        217              9291   1880  FALL       1
I__233/I                           CascadeMux                     0              9291   1880  FALL       1
I__233/O                           CascadeMux                     0              9291   1880  FALL       1
div_cntr2_3_LC_6_19_1/in2          LogicCell40_SEQ_MODE_1000      0              9291   1880  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_5_LC_6_19_3/in3
Capture Clock    : div_cntr2_5_LC_6_19_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1340
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9291
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__146/I                             LocalMux                       0              7951   1880  FALL       1
I__146/O                             LocalMux                     309              8260   1880  FALL       1
I__149/I                             InMux                          0              8260   1880  FALL       1
I__149/O                             InMux                        217              8477   1880  FALL       1
div_cntr2_RNIMFRB_3_LC_6_18_5/in3    LogicCell40_SEQ_MODE_0000      0              8477   1880  FALL       1
div_cntr2_RNIMFRB_3_LC_6_18_5/lcout  LogicCell40_SEQ_MODE_0000    288              8765   1880  FALL       3
I__189/I                             LocalMux                       0              8765   1880  FALL       1
I__189/O                             LocalMux                     309              9073   1880  FALL       1
I__192/I                             InMux                          0              9073   1880  FALL       1
I__192/O                             InMux                        217              9291   1880  FALL       1
div_cntr2_5_LC_6_19_3/in3            LogicCell40_SEQ_MODE_1000      0              9291   1880  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_4_LC_6_19_2/lcout
Path End         : div_cntr2_6_LC_6_19_5/in3
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1340
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9291
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_4_LC_6_19_2/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       7
I__196/I                             LocalMux                       0              7951   1880  FALL       1
I__196/O                             LocalMux                     309              8260   1880  FALL       1
I__201/I                             InMux                          0              8260   1880  FALL       1
I__201/O                             InMux                        217              8477   1880  FALL       1
div_cntr2_RNIU80K_6_LC_5_19_4/in3    LogicCell40_SEQ_MODE_0000      0              8477   1880  FALL       1
div_cntr2_RNIU80K_6_LC_5_19_4/lcout  LogicCell40_SEQ_MODE_0000    288              8765   1880  FALL       2
I__173/I                             LocalMux                       0              8765   1880  FALL       1
I__173/O                             LocalMux                     309              9073   1880  FALL       1
I__175/I                             InMux                          0              9073   1880  FALL       1
I__175/O                             InMux                        217              9291   1880  FALL       1
div_cntr2_6_LC_6_19_5/in3            LogicCell40_SEQ_MODE_1000      0              9291   1880  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_4_LC_6_19_2/lcout
Path End         : div_cntr2_2_LC_6_19_6/in1
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1340
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9291
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_4_LC_6_19_2/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       7
I__196/I                             LocalMux                       0              7951   1880  FALL       1
I__196/O                             LocalMux                     309              8260   1880  FALL       1
I__201/I                             InMux                          0              8260   1880  FALL       1
I__201/O                             InMux                        217              8477   1880  FALL       1
div_cntr2_RNIU80K_6_LC_5_19_4/in3    LogicCell40_SEQ_MODE_0000      0              8477   1880  FALL       1
div_cntr2_RNIU80K_6_LC_5_19_4/lcout  LogicCell40_SEQ_MODE_0000    288              8765   1880  FALL       2
I__174/I                             LocalMux                       0              8765   1880  FALL       1
I__174/O                             LocalMux                     309              9073   1880  FALL       1
I__176/I                             InMux                          0              9073   1880  FALL       1
I__176/O                             InMux                        217              9291   1880  FALL       1
div_cntr2_2_LC_6_19_6/in1            LogicCell40_SEQ_MODE_1000      0              9291   1880  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_4_LC_6_19_2/lcout
Path End         : div_cntr2_4_LC_6_19_2/in1
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1340
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9291
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_4_LC_6_19_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       7
I__198/I                           LocalMux                       0              7951   1880  FALL       1
I__198/O                           LocalMux                     309              8260   1880  FALL       1
I__205/I                           InMux                          0              8260   1880  FALL       1
I__205/O                           InMux                        217              8477   1880  FALL       1
div_cntr2_RNO_0_4_LC_6_18_6/in3    LogicCell40_SEQ_MODE_0000      0              8477   1880  FALL       1
div_cntr2_RNO_0_4_LC_6_18_6/lcout  LogicCell40_SEQ_MODE_0000    288              8765   1880  FALL       1
I__217/I                           LocalMux                       0              8765   1880  FALL       1
I__217/O                           LocalMux                     309              9073   1880  FALL       1
I__218/I                           InMux                          0              9073   1880  FALL       1
I__218/O                           InMux                        217              9291   1880  FALL       1
div_cntr2_4_LC_6_19_2/in1          LogicCell40_SEQ_MODE_1000      0              9291   1880  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_1_LC_6_19_7/lcout
Path End         : div_cntr2_4_LC_6_19_2/in0
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1340
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9291
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_1_LC_6_19_7/lcout            LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__145/I                               LocalMux                       0              7951   1880  FALL       1
I__145/O                               LocalMux                     309              8260   1880  FALL       1
I__148/I                               InMux                          0              8260   1880  FALL       1
I__148/O                               InMux                        217              8477   1880  FALL       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/in3    LogicCell40_SEQ_MODE_0000      0              8477   1880  FALL       1
div_cntr2_RNIMFRB_0_3_LC_5_19_3/lcout  LogicCell40_SEQ_MODE_0000    288              8765   1880  FALL       3
I__220/I                               LocalMux                       0              8765   1880  FALL       1
I__220/O                               LocalMux                     309              9073   1880  FALL       1
I__223/I                               InMux                          0              9073   1880  FALL       1
I__223/O                               InMux                        217              9291   1880  FALL       1
div_cntr2_4_LC_6_19_2/in0              LogicCell40_SEQ_MODE_1000      0              9291   1880  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_3_LC_6_20_3/lcout
Path End         : half_sec_pulse_LC_5_19_2/in3
Capture Clock    : half_sec_pulse_LC_5_19_2/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1669
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9620
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_3_LC_6_20_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_3_LC_6_20_3/lcout           LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__270/I                              LocalMux                       0              7951   2209  FALL       1
I__270/O                              LocalMux                     309              8260   2209  FALL       1
I__272/I                              InMux                          0              8260   2209  FALL       1
I__272/O                              InMux                        217              8477   2209  FALL       1
div_cntr1_RNIESE6_0_LC_5_20_5/in3     LogicCell40_SEQ_MODE_0000      0              8477   2209  FALL       1
div_cntr1_RNIESE6_0_LC_5_20_5/ltout   LogicCell40_SEQ_MODE_0000    267              8744   2209  RISE       1
I__127/I                              CascadeMux                     0              8744   2209  RISE       1
I__127/O                              CascadeMux                     0              8744   2209  RISE       1
half_sec_pulse_RNO_1_LC_5_20_6/in2    LogicCell40_SEQ_MODE_0000      0              8744   2209  RISE       1
half_sec_pulse_RNO_1_LC_5_20_6/lcout  LogicCell40_SEQ_MODE_0000    351              9094   2209  FALL       1
I__125/I                              LocalMux                       0              9094   2209  FALL       1
I__125/O                              LocalMux                     309              9403   2209  FALL       1
I__126/I                              InMux                          0              9403   2209  FALL       1
I__126/O                              InMux                        217              9620   2209  FALL       1
half_sec_pulse_LC_5_19_2/in3          LogicCell40_SEQ_MODE_1001      0              9620   2209  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_3_LC_6_20_3/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/in1
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1712
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9663
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_3_LC_6_20_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_3_LC_6_20_3/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__270/I                             LocalMux                       0              7951   2209  FALL       1
I__270/O                             LocalMux                     309              8260   2209  FALL       1
I__272/I                             InMux                          0              8260   2209  FALL       1
I__272/O                             InMux                        217              8477   2209  FALL       1
div_cntr1_RNIESE6_0_LC_5_20_5/in3    LogicCell40_SEQ_MODE_0000      0              8477   2209  FALL       1
div_cntr1_RNIESE6_0_LC_5_20_5/lcout  LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       2
I__129/I                             Odrv4                          0              8765   2251  FALL       1
I__129/O                             Odrv4                        372              9137   2251  FALL       1
I__131/I                             LocalMux                       0              9137   2251  FALL       1
I__131/O                             LocalMux                     309              9445   2251  FALL       1
I__132/I                             InMux                          0              9445   2251  FALL       1
I__132/O                             InMux                        217              9663   2251  FALL       1
div_cntr2_e_0_LC_5_18_0/in1          LogicCell40_SEQ_MODE_1000      0              9663   2251  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_5_LC_6_19_3/lcout
Path End         : div_cntr2_3_LC_6_19_1/in0
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1712
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9663
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_5_LC_6_19_3/lcout        LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       6
I__206/I                           LocalMux                       0              7951   2251  FALL       1
I__206/O                           LocalMux                     309              8260   2251  FALL       1
I__211/I                           InMux                          0              8260   2251  FALL       1
I__211/O                           InMux                        217              8477   2251  FALL       1
div_cntr2_RNO_0_3_LC_5_20_3/in3    LogicCell40_SEQ_MODE_0000      0              8477   2251  FALL       1
div_cntr2_RNO_0_3_LC_5_20_3/lcout  LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       1
I__234/I                           Odrv4                          0              8765   2251  FALL       1
I__234/O                           Odrv4                        372              9137   2251  FALL       1
I__235/I                           LocalMux                       0              9137   2251  FALL       1
I__235/O                           LocalMux                     309              9445   2251  FALL       1
I__236/I                           InMux                          0              9445   2251  FALL       1
I__236/O                           InMux                        217              9663   2251  FALL       1
div_cntr2_3_LC_6_19_1/in0          LogicCell40_SEQ_MODE_1000      0              9663   2251  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_14_LC_6_21_6/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/in0
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1712
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9663
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_14_LC_6_21_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_14_LC_6_21_6/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__305/I                              LocalMux                       0              7951   2251  FALL       1
I__305/O                              LocalMux                     309              8260   2251  FALL       1
I__307/I                              InMux                          0              8260   2251  FALL       1
I__307/O                              InMux                        217              8477   2251  FALL       1
div_cntr1_RNIQ64L_15_LC_5_21_1/in3    LogicCell40_SEQ_MODE_0000      0              8477   2251  FALL       1
div_cntr1_RNIQ64L_15_LC_5_21_1/lcout  LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       3
I__112/I                              Odrv4                          0              8765   2251  FALL       1
I__112/O                              Odrv4                        372              9137   2251  FALL       1
I__115/I                              LocalMux                       0              9137   2251  FALL       1
I__115/O                              LocalMux                     309              9445   2251  FALL       1
I__117/I                              InMux                          0              9445   2251  FALL       1
I__117/O                              InMux                        217              9663   2251  FALL       1
div_cntr2_e_0_LC_5_18_0/in0           LogicCell40_SEQ_MODE_1000      0              9663   2251  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/in3
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                               0
+ Launch Clock Path Delay                                                7411
+ Clock To Q                                                              540
+ Data Path Delay                                                        1712
----------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                            9663
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout         LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__321/I                             LocalMux                       0              7951   2251  FALL       1
I__321/O                             LocalMux                     309              8260   2251  FALL       1
I__323/I                             InMux                          0              8260   2251  FALL       1
I__323/O                             InMux                        217              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/lcout  LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       3
I__106/I                             Odrv4                          0              8765   2251  FALL       1
I__106/O                             Odrv4                        372              9137   2251  FALL       1
I__109/I                             LocalMux                       0              9137   2251  FALL       1
I__109/O                             LocalMux                     309              9445   2251  FALL       1
I__110/I                             InMux                          0              9445   2251  FALL       1
I__110/O                             InMux                        217              9663   2251  FALL       1
div_cntr2_e_0_LC_5_18_0/in3          LogicCell40_SEQ_MODE_1000      0              9663   2251  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_7_LC_6_20_7/lcout
Path End         : div_cntr2_e_0_LC_5_18_0/ce
Capture Clock    : div_cntr2_e_0_LC_5_18_0/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2217
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10168
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__293/I                                                                    ClkMux                                  0              7103  RISE       1
I__293/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_7_LC_6_20_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_7_LC_6_20_7/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__248/I                             LocalMux                       0              7951   2756  FALL       1
I__248/O                             LocalMux                     309              8260   2756  FALL       1
I__250/I                             InMux                          0              8260   2756  FALL       1
I__250/O                             InMux                        217              8477   2756  FALL       1
div_cntr1_RNIUCF6_4_LC_5_20_7/in3    LogicCell40_SEQ_MODE_0000      0              8477   2756  FALL       1
div_cntr1_RNIUCF6_4_LC_5_20_7/lcout  LogicCell40_SEQ_MODE_0000    288              8765   2756  FALL       3
I__120/I                             Odrv12                         0              8765   2756  FALL       1
I__120/O                             Odrv12                       540              9305   2756  FALL       1
I__123/I                             LocalMux                       0              9305   2756  FALL       1
I__123/O                             LocalMux                     309              9613   2756  FALL       1
I__124/I                             CEMux                          0              9613   2756  FALL       1
I__124/O                             CEMux                        554             10168   2756  FALL       1
div_cntr2_e_0_LC_5_18_0/ce           LogicCell40_SEQ_MODE_1000      0             10168   2756  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__290/I                                                                    ClkMux                                  0              7103  RISE       1
I__290/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_e_0_LC_5_18_0/clk                                                 LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr2_6_LC_6_19_5/lcout
Path End         : half_sec_pulse_LC_5_19_2/sr
Capture Clock    : half_sec_pulse_LC_5_19_2/clk
Hold Constraint  : 0p
Path slack       : 3634p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                              -197
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7214

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         2897
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            10848
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr2_6_LC_6_19_5/lcout           LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       5
I__177/I                              LocalMux                       0              7951   2342  FALL       1
I__177/O                              LocalMux                     309              8260   2342  FALL       1
I__181/I                              InMux                          0              8260   3634  FALL       1
I__181/O                              InMux                        217              8477   3634  FALL       1
I__186/I                              CascadeMux                     0              8477   3634  FALL       1
I__186/O                              CascadeMux                     0              8477   3634  FALL       1
half_sec_pulse_RNO_2_LC_5_20_4/in2    LogicCell40_SEQ_MODE_0000      0              8477   3634  FALL       1
half_sec_pulse_RNO_2_LC_5_20_4/lcout  LogicCell40_SEQ_MODE_0000    351              8828   3634  FALL       1
I__133/I                              LocalMux                       0              8828   3634  FALL       1
I__133/O                              LocalMux                     309              9137   3634  FALL       1
I__134/I                              InMux                          0              9137   3634  FALL       1
I__134/O                              InMux                        217              9354   3634  FALL       1
half_sec_pulse_RNO_0_LC_5_20_1/in3    LogicCell40_SEQ_MODE_0000      0              9354   3634  FALL       1
half_sec_pulse_RNO_0_LC_5_20_1/lcout  LogicCell40_SEQ_MODE_0000    288              9642   3634  FALL       1
I__87/I                               Odrv12                         0              9642   3634  FALL       1
I__87/O                               Odrv12                       540             10182   3634  FALL       1
I__88/I                               LocalMux                       0             10182   3634  FALL       1
I__88/O                               LocalMux                     309             10490   3634  FALL       1
I__89/I                               SRMux                          0             10490   3634  FALL       1
I__89/O                               SRMux                        358             10848   3634  FALL       1
half_sec_pulse_LC_5_19_2/sr           LogicCell40_SEQ_MODE_1001      0             10848   3634  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__292/I                                                                    ClkMux                                  0              7103  RISE       1
I__292/O                                                                    ClkMux                                309              7411  RISE       1
half_sec_pulse_LC_5_19_2/clk                                                LogicCell40_SEQ_MODE_1001               0              7411  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr2_1_LC_6_19_7/ce
Capture Clock    : div_cntr2_1_LC_6_19_7/clk
Hold Constraint  : 0p
Path slack       : 4089p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         3549
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            11500
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__321/I                              LocalMux                       0              7951   2251  FALL       1
I__321/O                              LocalMux                     309              8260   2251  FALL       1
I__323/I                              InMux                          0              8260   2251  FALL       1
I__323/O                              InMux                        217              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/in3     LogicCell40_SEQ_MODE_0000      0              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/lcout   LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       3
I__105/I                              LocalMux                       0              8765   2693  FALL       1
I__105/O                              LocalMux                     309              9073   2693  FALL       1
I__107/I                              InMux                          0              9073   3901  FALL       1
I__107/O                              InMux                        217              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in3    LogicCell40_SEQ_MODE_0000      0              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    288              9578   4089  FALL       6
I__140/I                              Odrv4                          0              9578   4089  FALL       1
I__140/O                              Odrv4                        372              9950   4089  FALL       1
I__141/I                              Span4Mux_h                     0              9950   4089  FALL       1
I__141/O                              Span4Mux_h                   316             10266   4089  FALL       1
I__142/I                              Span4Mux_v                     0             10266   4089  FALL       1
I__142/O                              Span4Mux_v                   372             10637   4089  FALL       1
I__143/I                              LocalMux                       0             10637   4089  FALL       1
I__143/O                              LocalMux                     309             10946   4089  FALL       1
I__144/I                              CEMux                          0             10946   4089  FALL       1
I__144/O                              CEMux                        554             11500   4089  FALL       1
div_cntr2_1_LC_6_19_7/ce              LogicCell40_SEQ_MODE_1000      0             11500   4089  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_1_LC_6_19_7/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr2_2_LC_6_19_6/ce
Capture Clock    : div_cntr2_2_LC_6_19_6/clk
Hold Constraint  : 0p
Path slack       : 4089p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         3549
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            11500
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__321/I                              LocalMux                       0              7951   2251  FALL       1
I__321/O                              LocalMux                     309              8260   2251  FALL       1
I__323/I                              InMux                          0              8260   2251  FALL       1
I__323/O                              InMux                        217              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/in3     LogicCell40_SEQ_MODE_0000      0              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/lcout   LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       3
I__105/I                              LocalMux                       0              8765   2693  FALL       1
I__105/O                              LocalMux                     309              9073   2693  FALL       1
I__107/I                              InMux                          0              9073   3901  FALL       1
I__107/O                              InMux                        217              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in3    LogicCell40_SEQ_MODE_0000      0              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    288              9578   4089  FALL       6
I__140/I                              Odrv4                          0              9578   4089  FALL       1
I__140/O                              Odrv4                        372              9950   4089  FALL       1
I__141/I                              Span4Mux_h                     0              9950   4089  FALL       1
I__141/O                              Span4Mux_h                   316             10266   4089  FALL       1
I__142/I                              Span4Mux_v                     0             10266   4089  FALL       1
I__142/O                              Span4Mux_v                   372             10637   4089  FALL       1
I__143/I                              LocalMux                       0             10637   4089  FALL       1
I__143/O                              LocalMux                     309             10946   4089  FALL       1
I__144/I                              CEMux                          0             10946   4089  FALL       1
I__144/O                              CEMux                        554             11500   4089  FALL       1
div_cntr2_2_LC_6_19_6/ce              LogicCell40_SEQ_MODE_1000      0             11500   4089  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_2_LC_6_19_6/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr2_6_LC_6_19_5/ce
Capture Clock    : div_cntr2_6_LC_6_19_5/clk
Hold Constraint  : 0p
Path slack       : 4089p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         3549
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            11500
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__321/I                              LocalMux                       0              7951   2251  FALL       1
I__321/O                              LocalMux                     309              8260   2251  FALL       1
I__323/I                              InMux                          0              8260   2251  FALL       1
I__323/O                              InMux                        217              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/in3     LogicCell40_SEQ_MODE_0000      0              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/lcout   LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       3
I__105/I                              LocalMux                       0              8765   2693  FALL       1
I__105/O                              LocalMux                     309              9073   2693  FALL       1
I__107/I                              InMux                          0              9073   3901  FALL       1
I__107/O                              InMux                        217              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in3    LogicCell40_SEQ_MODE_0000      0              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    288              9578   4089  FALL       6
I__140/I                              Odrv4                          0              9578   4089  FALL       1
I__140/O                              Odrv4                        372              9950   4089  FALL       1
I__141/I                              Span4Mux_h                     0              9950   4089  FALL       1
I__141/O                              Span4Mux_h                   316             10266   4089  FALL       1
I__142/I                              Span4Mux_v                     0             10266   4089  FALL       1
I__142/O                              Span4Mux_v                   372             10637   4089  FALL       1
I__143/I                              LocalMux                       0             10637   4089  FALL       1
I__143/O                              LocalMux                     309             10946   4089  FALL       1
I__144/I                              CEMux                          0             10946   4089  FALL       1
I__144/O                              CEMux                        554             11500   4089  FALL       1
div_cntr2_6_LC_6_19_5/ce              LogicCell40_SEQ_MODE_1000      0             11500   4089  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_6_LC_6_19_5/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr2_5_LC_6_19_3/ce
Capture Clock    : div_cntr2_5_LC_6_19_3/clk
Hold Constraint  : 0p
Path slack       : 4089p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         3549
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            11500
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__321/I                              LocalMux                       0              7951   2251  FALL       1
I__321/O                              LocalMux                     309              8260   2251  FALL       1
I__323/I                              InMux                          0              8260   2251  FALL       1
I__323/O                              InMux                        217              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/in3     LogicCell40_SEQ_MODE_0000      0              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/lcout   LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       3
I__105/I                              LocalMux                       0              8765   2693  FALL       1
I__105/O                              LocalMux                     309              9073   2693  FALL       1
I__107/I                              InMux                          0              9073   3901  FALL       1
I__107/O                              InMux                        217              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in3    LogicCell40_SEQ_MODE_0000      0              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    288              9578   4089  FALL       6
I__140/I                              Odrv4                          0              9578   4089  FALL       1
I__140/O                              Odrv4                        372              9950   4089  FALL       1
I__141/I                              Span4Mux_h                     0              9950   4089  FALL       1
I__141/O                              Span4Mux_h                   316             10266   4089  FALL       1
I__142/I                              Span4Mux_v                     0             10266   4089  FALL       1
I__142/O                              Span4Mux_v                   372             10637   4089  FALL       1
I__143/I                              LocalMux                       0             10637   4089  FALL       1
I__143/O                              LocalMux                     309             10946   4089  FALL       1
I__144/I                              CEMux                          0             10946   4089  FALL       1
I__144/O                              CEMux                        554             11500   4089  FALL       1
div_cntr2_5_LC_6_19_3/ce              LogicCell40_SEQ_MODE_1000      0             11500   4089  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_5_LC_6_19_3/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr2_4_LC_6_19_2/ce
Capture Clock    : div_cntr2_4_LC_6_19_2/clk
Hold Constraint  : 0p
Path slack       : 4089p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         3549
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            11500
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__321/I                              LocalMux                       0              7951   2251  FALL       1
I__321/O                              LocalMux                     309              8260   2251  FALL       1
I__323/I                              InMux                          0              8260   2251  FALL       1
I__323/O                              InMux                        217              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/in3     LogicCell40_SEQ_MODE_0000      0              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/lcout   LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       3
I__105/I                              LocalMux                       0              8765   2693  FALL       1
I__105/O                              LocalMux                     309              9073   2693  FALL       1
I__107/I                              InMux                          0              9073   3901  FALL       1
I__107/O                              InMux                        217              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in3    LogicCell40_SEQ_MODE_0000      0              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    288              9578   4089  FALL       6
I__140/I                              Odrv4                          0              9578   4089  FALL       1
I__140/O                              Odrv4                        372              9950   4089  FALL       1
I__141/I                              Span4Mux_h                     0              9950   4089  FALL       1
I__141/O                              Span4Mux_h                   316             10266   4089  FALL       1
I__142/I                              Span4Mux_v                     0             10266   4089  FALL       1
I__142/O                              Span4Mux_v                   372             10637   4089  FALL       1
I__143/I                              LocalMux                       0             10637   4089  FALL       1
I__143/O                              LocalMux                     309             10946   4089  FALL       1
I__144/I                              CEMux                          0             10946   4089  FALL       1
I__144/O                              CEMux                        554             11500   4089  FALL       1
div_cntr2_4_LC_6_19_2/ce              LogicCell40_SEQ_MODE_1000      0             11500   4089  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_4_LC_6_19_2/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_cntr1_11_LC_6_21_3/lcout
Path End         : div_cntr2_3_LC_6_19_1/ce
Capture Clock    : div_cntr2_3_LC_6_19_1/clk
Hold Constraint  : 0p
Path slack       : 4089p

Capture Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                                0
+ Capture Clock Path Delay                                                7411
- Setup Time                                                                 0
-----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                            7411

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         3549
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            11500
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__295/I                                                                    ClkMux                                  0              7103  RISE       1
I__295/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr1_11_LC_6_21_3/clk                                                  LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_cntr1_11_LC_6_21_3/lcout          LogicCell40_SEQ_MODE_1000    540              7951   1066  FALL       2
I__321/I                              LocalMux                       0              7951   2251  FALL       1
I__321/O                              LocalMux                     309              8260   2251  FALL       1
I__323/I                              InMux                          0              8260   2251  FALL       1
I__323/O                              InMux                        217              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/in3     LogicCell40_SEQ_MODE_0000      0              8477   2251  FALL       1
div_cntr1_RNISPPD_8_LC_5_21_5/lcout   LogicCell40_SEQ_MODE_0000    288              8765   2251  FALL       3
I__105/I                              LocalMux                       0              8765   2693  FALL       1
I__105/O                              LocalMux                     309              9073   2693  FALL       1
I__107/I                              InMux                          0              9073   3901  FALL       1
I__107/O                              InMux                        217              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/in3    LogicCell40_SEQ_MODE_0000      0              9291   3901  FALL       1
div_cntr1_RNI2ASF1_0_LC_5_20_0/lcout  LogicCell40_SEQ_MODE_0000    288              9578   4089  FALL       6
I__140/I                              Odrv4                          0              9578   4089  FALL       1
I__140/O                              Odrv4                        372              9950   4089  FALL       1
I__141/I                              Span4Mux_h                     0              9950   4089  FALL       1
I__141/O                              Span4Mux_h                   316             10266   4089  FALL       1
I__142/I                              Span4Mux_v                     0             10266   4089  FALL       1
I__142/O                              Span4Mux_v                   372             10637   4089  FALL       1
I__143/I                              LocalMux                       0             10637   4089  FALL       1
I__143/O                              LocalMux                     309             10946   4089  FALL       1
I__144/I                              CEMux                          0             10946   4089  FALL       1
I__144/O                              CEMux                        554             11500   4089  FALL       1
div_cntr2_3_LC_6_19_1/ce              LogicCell40_SEQ_MODE_1000      0             11500   4089  FALL       1

Capture Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__291/I                                                                    ClkMux                                  0              7103  RISE       1
I__291/O                                                                    ClkMux                                309              7411  RISE       1
div_cntr2_3_LC_6_19_1/clk                                                   LogicCell40_SEQ_MODE_1000               0              7411  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6146
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14097
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__61/I                         Span12Mux_s2_v                 0              8442   +INF  RISE       1
I__61/O                         Span12Mux_s2_v               140              8582   +INF  RISE       1
I__64/I                         LocalMux                       0              8582   +INF  RISE       1
I__64/O                         LocalMux                     330              8912   +INF  RISE       1
I__66/I                         IoInMux                        0              8912   +INF  RISE       1
I__66/O                         IoInMux                      259              9172   +INF  RISE       1
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9172   +INF  RISE       1
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             11409   +INF  FALL       1
LED3_obuf_iopad/DIN             IO_PAD                         0             11409   +INF  FALL       1
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14097   +INF  FALL       1
LED3                            LED_VHDL                       0             14097   +INF  FALL       1


++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED5
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         7016
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14967
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  FALL       9
I__59/I                         Odrv12                         0              7951   +INF  FALL       1
I__59/O                         Odrv12                       540              8491   +INF  FALL       1
I__62/I                         Sp12to4                        0              8491   +INF  FALL       1
I__62/O                         Sp12to4                      449              8940   +INF  FALL       1
I__65/I                         Span4Mux_s2_v                  0              8940   +INF  FALL       1
I__65/O                         Span4Mux_s2_v                252              9193   +INF  FALL       1
I__67/I                         IoSpan4Mux                     0              9193   +INF  FALL       1
I__67/O                         IoSpan4Mux                   323              9515   +INF  FALL       1
I__69/I                         LocalMux                       0              9515   +INF  FALL       1
I__69/O                         LocalMux                     309              9824   +INF  FALL       1
I__76/I                         IoInMux                        0              9824   +INF  FALL       1
I__76/O                         IoInMux                      217             10041   +INF  FALL       1
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10041   +INF  FALL       1
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12279   +INF  FALL       1
LED5_obuf_iopad/DIN             IO_PAD                         0             12279   +INF  FALL       1
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14967   +INF  FALL       1
LED5                            LED_VHDL                       0             14967   +INF  FALL       1


++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED4
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__67/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__67/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__70/I                         LocalMux                       0              9410   +INF  RISE       1
I__70/O                         LocalMux                     330              9740   +INF  RISE       1
I__77/I                         IoInMux                        0              9740   +INF  RISE       1
I__77/O                         IoInMux                      259              9999   +INF  RISE       1
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED4_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED4                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__68/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__68/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__74/I                         LocalMux                       0              9410   +INF  RISE       1
I__74/O                         LocalMux                     330              9740   +INF  RISE       1
I__81/I                         IoInMux                        0              9740   +INF  RISE       1
I__81/O                         IoInMux                      259              9999   +INF  RISE       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED2                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         7016
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14967
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  FALL       9
I__59/I                         Odrv12                         0              7951   +INF  FALL       1
I__59/O                         Odrv12                       540              8491   +INF  FALL       1
I__62/I                         Sp12to4                        0              8491   +INF  FALL       1
I__62/O                         Sp12to4                      449              8940   +INF  FALL       1
I__65/I                         Span4Mux_s2_v                  0              8940   +INF  FALL       1
I__65/O                         Span4Mux_s2_v                252              9193   +INF  FALL       1
I__68/I                         IoSpan4Mux                     0              9193   +INF  FALL       1
I__68/O                         IoSpan4Mux                   323              9515   +INF  FALL       1
I__75/I                         LocalMux                       0              9515   +INF  FALL       1
I__75/O                         LocalMux                     309              9824   +INF  FALL       1
I__82/I                         IoInMux                        0              9824   +INF  FALL       1
I__82/O                         IoInMux                      217             10041   +INF  FALL       1
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10041   +INF  FALL       1
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12279   +INF  FALL       1
LED1_obuf_iopad/DIN             IO_PAD                         0             12279   +INF  FALL       1
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14967   +INF  FALL       1
LED1                            LED_VHDL                       0             14967   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED7
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__67/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__67/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__71/I                         LocalMux                       0              9410   +INF  RISE       1
I__71/O                         LocalMux                     330              9740   +INF  RISE       1
I__78/I                         IoInMux                        0              9740   +INF  RISE       1
I__78/O                         IoInMux                      259              9999   +INF  RISE       1
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED7_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED7                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED6
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__67/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__67/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__72/I                         LocalMux                       0              9410   +INF  RISE       1
I__72/O                         LocalMux                     330              9740   +INF  RISE       1
I__79/I                         IoInMux                        0              9740   +INF  RISE       1
I__79/O                         IoInMux                      259              9999   +INF  RISE       1
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED6_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED6                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dec_cntr_LC_5_20_2/lcout
Path End         : LED8
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Master Clock Source Latency                                                0
+ Launch Clock Path Delay                                                 7411
+ Clock To Q                                                               540
+ Data Path Delay                                                         6974
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14925
 
Launch Clock Path
pin name                                                                    model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
CLK                                                                         LED_VHDL                                0                 0  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__97/I                                                                     Odrv12                                  0              1127  RISE       1
I__97/O                                                                     Odrv12                                491              1618  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600  RISE       1
I__100/O                                                                    Sp12to4                               428              3028  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343  RISE       1
I__102/I                                                                    LocalMux                                0              3343  RISE       1
I__102/O                                                                    LocalMux                              330              3673  RISE       1
I__103/I                                                                    IoInMux                                 0              3673  RISE       1
I__103/O                                                                    IoInMux                               259              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__289/I                                                                    GlobalMux                               0              6948  RISE       1
I__289/O                                                                    GlobalMux                             154              7103  RISE       1
I__294/I                                                                    ClkMux                                  0              7103  RISE       1
I__294/O                                                                    ClkMux                                309              7411  RISE       1
dec_cntr_LC_5_20_2/clk                                                      LogicCell40_SEQ_MODE_1000               0              7411  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
dec_cntr_LC_5_20_2/lcout        LogicCell40_SEQ_MODE_1000    540              7951   +INF  RISE       9
I__59/I                         Odrv12                         0              7951   +INF  RISE       1
I__59/O                         Odrv12                       491              8442   +INF  RISE       1
I__62/I                         Sp12to4                        0              8442   +INF  RISE       1
I__62/O                         Sp12to4                      428              8870   +INF  RISE       1
I__65/I                         Span4Mux_s2_v                  0              8870   +INF  RISE       1
I__65/O                         Span4Mux_s2_v                252              9123   +INF  RISE       1
I__67/I                         IoSpan4Mux                     0              9123   +INF  RISE       1
I__67/O                         IoSpan4Mux                   288              9410   +INF  RISE       1
I__73/I                         LocalMux                       0              9410   +INF  RISE       1
I__73/O                         LocalMux                     330              9740   +INF  RISE       1
I__80/I                         IoInMux                        0              9740   +INF  RISE       1
I__80/O                         IoInMux                      259              9999   +INF  RISE       1
LED8_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              9999   +INF  RISE       1
LED8_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237             12237   +INF  FALL       1
LED8_obuf_iopad/DIN             IO_PAD                         0             12237   +INF  FALL       1
LED8_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2688             14925   +INF  FALL       1
LED8                            LED_VHDL                       0             14925   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLK
Path End         : PLL_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL:R#1)       0
+ Launch Clock Source Latency                                                0
+ Data Path Delay                                                        14575
----------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                            14575
 
Data path
pin name                                                                    model name                          delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
CLK                                                                         LED_VHDL                                0                 0   COMP  RISE       1
CLK_ibuf_iopad/PACKAGEPIN:in                                                IO_PAD                                  0                 0   COMP  RISE       1
CLK_ibuf_iopad/DOUT                                                         IO_PAD                                510               510   COMP  RISE       1
CLK_ibuf_preio/PADIN                                                        PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
CLK_ibuf_preio/DIN0                                                         PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__97/I                                                                     Odrv12                                  0              1127   COMP  RISE       1
I__97/O                                                                     Odrv12                                491              1618   COMP  RISE       1
I__98/I                                                                     Span12Mux_v                             0              1618   COMP  RISE       1
I__98/O                                                                     Span12Mux_v                           491              2109   COMP  RISE       1
I__99/I                                                                     Span12Mux_h                             0              2109   COMP  RISE       1
I__99/O                                                                     Span12Mux_h                           491              2600   COMP  RISE       1
I__100/I                                                                    Sp12to4                                 0              2600   COMP  RISE       1
I__100/O                                                                    Sp12to4                               428              3028   COMP  RISE       1
I__101/I                                                                    Span4Mux_s3_v                           0              3028   COMP  RISE       1
I__101/O                                                                    Span4Mux_s3_v                         316              3343   COMP  RISE       1
I__102/I                                                                    LocalMux                                0              3343   COMP  RISE       1
I__102/O                                                                    LocalMux                              330              3673   COMP  RISE       1
I__103/I                                                                    IoInMux                                 0              3673   COMP  RISE       1
I__103/O                                                                    IoInMux                               259              3933   COMP  RISE       1
VGA_PLL_inst.VGA_PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3933   COMP  RISE       1
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   3016              6948    N/A  
VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              6948   COMP  RISE       1
--VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__289/I                                                                    GlobalMux                               0              6948   COMP  RISE       1
I__289/O                                                                    GlobalMux                             154              7103   COMP  RISE       1
I__296/I                                                                    Glb2LocalMux                            0              7103   +INF  RISE       1
I__296/O                                                                    Glb2LocalMux                          449              7552   +INF  RISE       1
I__297/I                                                                    LocalMux                                0              7552   +INF  RISE       1
I__297/O                                                                    LocalMux                              330              7881   +INF  RISE       1
I__298/I                                                                    InMux                                   0              7881   +INF  RISE       1
I__298/O                                                                    InMux                                 259              8141   +INF  RISE       1
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/in0                               LogicCell40_SEQ_MODE_0000               0              8141   +INF  RISE       1
GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_3_27_6/lcout                             LogicCell40_SEQ_MODE_0000             449              8590   +INF  RISE       1
I__92/I                                                                     Odrv4                                   0              8590   +INF  RISE       1
I__92/O                                                                     Odrv4                                 351              8940   +INF  RISE       1
I__93/I                                                                     Span4Mux_v                              0              8940   +INF  RISE       1
I__93/O                                                                     Span4Mux_v                            351              9291   +INF  RISE       1
I__94/I                                                                     Span4Mux_s1_h                           0              9291   +INF  RISE       1
I__94/O                                                                     Span4Mux_s1_h                         175              9466   +INF  RISE       1
I__95/I                                                                     LocalMux                                0              9466   +INF  RISE       1
I__95/O                                                                     LocalMux                              330              9796   +INF  RISE       1
I__96/I                                                                     IoInMux                                 0              9796   +INF  RISE       1
I__96/O                                                                     IoInMux                               259             10055   +INF  RISE       1
PLL_out_obuf_preio/DOUT0                                                    PRE_IO_PIN_TYPE_011001                  0             10055   +INF  RISE       1
PLL_out_obuf_preio/PADOUT                                                   PRE_IO_PIN_TYPE_011001               2006             12061   +INF  RISE       1
PLL_out_obuf_iopad/DIN                                                      IO_PAD                                  0             12061   +INF  RISE       1
PLL_out_obuf_iopad/PACKAGEPIN:out                                           IO_PAD                               2514             14575   +INF  RISE       1
PLL_out                                                                     LED_VHDL                                0             14575   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

