Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date             : Fri May  8 15:45:22 2020
| Host             : Veronica running 64-bit major release  (build 9200)
| Command          : report_power -file Basys3Env1_power_routed.rpt -pb Basys3Env1_power_summary_routed.pb -rpx Basys3Env1_power_routed.rpx
| Design           : Basys3Env1
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 17.438 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 17.089                           |
| Device Static (W)        | 0.349                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 112.2                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.388 |      488 |       --- |             --- |
|   LUT as Logic           |     0.864 |      140 |     20800 |            0.67 |
|   LUT as Distributed RAM |     0.303 |       40 |      9600 |            0.42 |
|   Register               |     0.129 |      228 |     41600 |            0.55 |
|   CARRY4                 |     0.087 |       20 |      8150 |            0.25 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       21 |       --- |             --- |
| Signals                  |     1.900 |      432 |       --- |             --- |
| I/O                      |    13.802 |       31 |       106 |           29.25 |
| Static Power             |     0.349 |          |           |                 |
| Total                    |    17.438 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     3.536 |       3.304 |      0.232 |
| Vccaux    |       1.800 |     0.545 |       0.505 |      0.040 |
| Vcco33    |       3.300 |     3.903 |       3.902 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| Basys3Env1                       |    17.089 |
|   ALU_C1                         |     0.104 |
|   InstructionDecoder_C1          |     0.409 |
|     RegisterFile_C1              |     0.409 |
|       registers_reg_r1_0_7_0_5   |     0.078 |
|       registers_reg_r1_0_7_12_15 |     0.050 |
|       registers_reg_r1_0_7_6_11  |     0.083 |
|       registers_reg_r2_0_7_0_5   |     0.069 |
|       registers_reg_r2_0_7_12_15 |     0.052 |
|       registers_reg_r2_0_7_6_11  |     0.077 |
|   InstructionFetch_C1            |     0.094 |
|   MonoPulseGenerator_C1          |     0.100 |
|     Counter_C1                   |     0.100 |
|   MonoPulseGenerator_C2          |     0.116 |
|     Counter_C1                   |     0.116 |
|   RAM_C1                         |     0.093 |
|     ram_reg_0_15_0_0             |     0.007 |
|     ram_reg_0_15_10_10           |     0.005 |
|     ram_reg_0_15_11_11           |     0.004 |
|     ram_reg_0_15_12_12           |     0.006 |
|     ram_reg_0_15_13_13           |     0.006 |
|     ram_reg_0_15_14_14           |     0.007 |
|     ram_reg_0_15_15_15           |     0.006 |
|     ram_reg_0_15_1_1             |     0.006 |
|     ram_reg_0_15_2_2             |     0.007 |
|     ram_reg_0_15_3_3             |     0.003 |
|     ram_reg_0_15_4_4             |     0.006 |
|     ram_reg_0_15_5_5             |     0.008 |
|     ram_reg_0_15_6_6             |     0.003 |
|     ram_reg_0_15_7_7             |     0.007 |
|     ram_reg_0_15_8_8             |     0.007 |
|     ram_reg_0_15_9_9             |     0.006 |
|   Registers_C1                   |     0.100 |
|   Registers_C2                   |     1.214 |
|   Registers_C3                   |     0.407 |
|   Registers_C4                   |     0.341 |
|   SevenSegmentDisplays_C1        |     0.278 |
+----------------------------------+-----------+


