# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_ddr3_hdmi_simulate.do}
# vsim -voptargs=""+acc"" -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_ddr3_hdmi xil_defaultlib.glbl 
# Start time: 13:36:50 on Feb 04,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_tempmon(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(143): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr3_ctrl'.  Expected 39, found 38.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(143): (vopt-2718) [TFMPC] - Missing connection for port 'device_temp'.
# ** Note: (vopt-143) Recognized 1 FSM in module "A7_arbit(fast)".
# ** Warning: D:\ProgramData\Xilinx\Vivado\2018.2\data\ip\xilinx\fifo_generator_v13_2\simulation\fifo_generator_vlog_beh.v(5400): (vopt-2697) LSB of part-select into 'num_read_words_dc' is out of bounds.
# ** Warning: D:\ProgramData\Xilinx\Vivado\2018.2\data\ip\xilinx\fifo_generator_v13_2\simulation\fifo_generator_vlog_beh.v(5450): (vopt-2697) LSB of part-select into 'num_write_words_dc' is out of bounds.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(1367): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr_phy_init'.  Expected 131, found 130.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(1367): (vopt-2718) [TFMPC] - Missing connection for port 'complex_oclk_prech_req'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_wrlvl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "fifo_generator_v13_2_2_bhv_ver_preload0(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "fifo_generator_v13_2_2_bhv_ver_preload0(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "fifo_generator_v13_2_2_bhv_ver_preload0(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v(670): (vopt-2685) [TFMPC] - Too few port connections for 'bank_mach0'.  Expected 74, found 73.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v(670): (vopt-2718) [TFMPC] - Missing connection for port 'idle'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_tempmon(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_wrcal(fast)".
# ** Warning: D:\ProgramData\Xilinx\Vivado\2018.2\data\ip\xilinx\fifo_generator_v13_2\simulation\fifo_generator_vlog_beh.v(5400): (vopt-2697) LSB of part-select into 'num_read_words_dc' is out of bounds.
# ** Warning: D:\ProgramData\Xilinx\Vivado\2018.2\data\ip\xilinx\fifo_generator_v13_2\simulation\fifo_generator_vlog_beh.v(5450): (vopt-2697) LSB of part-select into 'num_write_words_dc' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_rdlvl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr_mc_phy'.  Expected 89, found 88.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): (vopt-2718) [TFMPC] - Missing connection for port 'of_data_a_full'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1428): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_0'.  Expected 8, found 7.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1428): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1445): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_1'.  Expected 8, found 7.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1445): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1462): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_2'.  Expected 8, found 7.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1462): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_init(fast)".
# Loading work.tb_ddr3_hdmi(fast)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.A7_wr_ctrl(fast)
# Loading work.A7_rd_ctrl(fast)
# Loading work.A7_arbit(fast)
# Loading work.wr_data_fifo_ctrl(fast)
# Loading work.wr_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast)
# Loading work.wr_cmd_fifo_ctrl(fast)
# Loading work.cmd_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__1)
# Loading work.rd_cmd_fifo_ctrl(fast)
# Loading work.rd_data_fifo_ctrl(fast)
# Loading work.rd_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__2)
# Loading work.user_wr_ctrl(fast)
# Loading work.user_rd_ctrl(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/ProgramData/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_A7_wr_ctrl/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_user_wr_ctrl/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_A7_rd_ctrl/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_user_rd_ctrl/*
run
# tb_ddr3_hdmi.inst_ddr3_model.reset at time 1935100.0 ps WARNING: 200 us is required before RST_N goes inactive.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task at time 2000814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: ZQ        long = 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 9985100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 10093314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 11545100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 14213314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 15513314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 16813314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 18113314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 19413314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 20713314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 22013314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 23313314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 24613314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25943314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27273314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28583314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28603314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29933314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31263314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32573314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32593314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33903314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35233314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 35365100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 37853314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 39288314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 40945100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 41018314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 44953314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 46253314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 47553314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48853314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 48858314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48863314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48873314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48883314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 50183314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 50188314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 52783314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 54083314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 55475100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 57963314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 59263314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 60563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 61863314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 63163314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 64463314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 65763314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 67063314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 68363314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69663314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 69668314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69673314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69683314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69693314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 70998314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 73803314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 75103314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 76403314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 77703314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 79003314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 80303314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 81603314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 82903314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 84203314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85585100.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 85585100.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 85585100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 DLL Reset = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 90663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 91963314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 94563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 95863314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97163314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 97168314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97173314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97183314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97193314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 98498314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98943314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 101543314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 102843314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 104395100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106820814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106980814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107095814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107120814.0 ps INFO: ZQ        long = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114230814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115105814.0 ps INFO: Precharge bank   0
run
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120105814.0 ps INFO: Precharge bank   0
do tb_ddr3_hdmi_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 13:52:37 on Feb 04,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_arbit.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_data_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/user_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_data_fifo_ctrl.v 
# -- Skipping module rd_data_fifo
# -- Skipping module cmd_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module ddr3_ctrl_mig
# -- Skipping module ddr3_ctrl
# -- Skipping module ddr3_clk_gen_clk_wiz
# -- Skipping module ddr3_clk_gen
# -- Skipping module A7_arbit
# -- Skipping module A7_rd_ctrl
# -- Skipping module A7_wr_ctrl
# -- Compiling module ddr3_hdmi
# -- Skipping module rd_cmd_fifo_ctrl
# -- Skipping module rd_data_fifo_ctrl
# -- Skipping module user_rd_ctrl
# -- Skipping module user_wr_ctrl
# -- Skipping module wr_cmd_fifo_ctrl
# -- Skipping module wr_data_fifo_ctrl
# 
# Top level modules:
# 	ddr3_hdmi
# End time: 13:52:38 on Feb 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 13:52:38 on Feb 04,2020
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 13:52:38 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 13:52:38 on Feb 04,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v 
# -- Compiling module tb_ddr3_hdmi
# 
# Top level modules:
# 	tb_ddr3_hdmi
# End time: 13:52:38 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 13:52:38 on Feb 04,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:52:38 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_ddr3_hdmi_simulate.do
# End time: 13:52:45 on Feb 04,2020, Elapsed time: 0:15:55
# Errors: 1, Warnings: 28
# vsim -voptargs=""+acc"" -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_ddr3_hdmi xil_defaultlib.glbl 
# Start time: 13:52:45 on Feb 04,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(143): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr3_ctrl'.  Expected 39, found 38.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(143): (vopt-2718) [TFMPC] - Missing connection for port 'device_temp'.
# Loading work.tb_ddr3_hdmi(fast)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.A7_wr_ctrl(fast)
# Loading work.A7_rd_ctrl(fast)
# Loading work.A7_arbit(fast)
# Loading work.wr_data_fifo_ctrl(fast)
# Loading work.wr_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast)
# Loading work.wr_cmd_fifo_ctrl(fast)
# Loading work.cmd_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__1)
# Loading work.rd_cmd_fifo_ctrl(fast)
# Loading work.rd_data_fifo_ctrl(fast)
# Loading work.rd_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__2)
# Loading work.user_wr_ctrl(fast)
# Loading work.user_rd_ctrl(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/ProgramData/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_A7_wr_ctrl/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_A7_rd_ctrl/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_user_wr_ctrl/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_user_rd_ctrl/*
run
# tb_ddr3_hdmi.inst_ddr3_model.reset at time 1935100.0 ps WARNING: 200 us is required before RST_N goes inactive.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task at time 2000814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: ZQ        long = 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 9985100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 10093314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 11545100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 14213314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 15513314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 16813314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 18113314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 19413314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 20713314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 22013314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 23313314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 24613314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25943314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27273314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28583314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28603314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29933314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31263314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32573314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32593314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33903314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35233314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 35365100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 37853314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 39288314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 40945100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 41018314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 44953314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 46253314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 47553314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48853314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 48858314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48863314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48873314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48883314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 50183314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 50188314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 52783314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 54083314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 55475100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 57963314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 59263314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 60563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 61863314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 63163314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 64463314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 65763314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 67063314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 68363314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69663314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 69668314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69673314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69683314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69693314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 70998314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 73803314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 75103314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 76403314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 77703314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 79003314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 80303314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 81603314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 82903314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 84203314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85585100.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 85585100.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 85585100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 DLL Reset = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 90663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 91963314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 94563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 95863314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97163314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 97168314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97173314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97183314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97193314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 98498314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98943314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 101543314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 102843314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 104395100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106820814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106980814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107095814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107120814.0 ps INFO: ZQ        long = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114230814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115105814.0 ps INFO: Precharge bank   0
run
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120105814.0 ps INFO: Precharge bank   0
run
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121630814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125105814.0 ps INFO: Precharge bank   0
run
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129030814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129190814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129213314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129265814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130305814.0 ps INFO: Precharge bank   0
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/*
do tb_ddr3_hdmi_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 14:19:35 on Feb 04,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_arbit.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_data_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/user_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_data_fifo_ctrl.v 
# -- Skipping module rd_data_fifo
# -- Skipping module cmd_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module ddr3_ctrl_mig
# -- Skipping module ddr3_ctrl
# -- Skipping module ddr3_clk_gen_clk_wiz
# -- Skipping module ddr3_clk_gen
# -- Skipping module A7_arbit
# -- Skipping module A7_rd_ctrl
# -- Skipping module A7_wr_ctrl
# -- Skipping module ddr3_hdmi
# -- Skipping module rd_cmd_fifo_ctrl
# -- Skipping module rd_data_fifo_ctrl
# -- Skipping module user_rd_ctrl
# -- Compiling module user_wr_ctrl
# -- Skipping module wr_cmd_fifo_ctrl
# -- Skipping module wr_data_fifo_ctrl
# 
# Top level modules:
# 	ddr3_hdmi
# End time: 14:19:36 on Feb 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 14:19:36 on Feb 04,2020
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 14:19:36 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 14:19:36 on Feb 04,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v 
# -- Skipping module tb_ddr3_hdmi
# 
# Top level modules:
# 	tb_ddr3_hdmi
# End time: 14:19:36 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 14:19:36 on Feb 04,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:19:36 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_ddr3_hdmi_simulate.do
# End time: 14:19:42 on Feb 04,2020, Elapsed time: 0:26:57
# Errors: 1, Warnings: 8
# vsim -voptargs=""+acc"" -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_ddr3_hdmi xil_defaultlib.glbl 
# Start time: 14:19:42 on Feb 04,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_ddr3_hdmi(fast)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.A7_wr_ctrl(fast)
# Loading work.A7_rd_ctrl(fast)
# Loading work.A7_arbit(fast)
# Loading work.wr_data_fifo_ctrl(fast)
# Loading work.wr_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast)
# Loading work.wr_cmd_fifo_ctrl(fast)
# Loading work.cmd_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__1)
# Loading work.rd_cmd_fifo_ctrl(fast)
# Loading work.rd_data_fifo_ctrl(fast)
# Loading work.rd_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__2)
# Loading work.user_wr_ctrl(fast)
# Loading work.user_rd_ctrl(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/ProgramData/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_user_wr_ctrl/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_user_rd_ctrl/*
do tb_ddr3_hdmi_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 14:25:25 on Feb 04,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/sim/rd_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/sim/wr_data_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_arb_select.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_bank_state.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_col_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_common.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_poc_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_top.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig_sim.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_clk_wiz.v ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_arbit.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/A7_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/rd_data_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/user_rd_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/user_wr_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_cmd_fifo_ctrl.v ../../../../ddr3_hdmi.srcs/sources_1/new/wr_data_fifo_ctrl.v 
# -- Skipping module rd_data_fifo
# -- Skipping module cmd_fifo
# -- Skipping module wr_data_fifo
# -- Skipping module mig_7series_v4_1_clk_ibuf
# -- Skipping module mig_7series_v4_1_infrastructure
# -- Skipping module mig_7series_v4_1_iodelay_ctrl
# -- Skipping module mig_7series_v4_1_tempmon
# -- Skipping module mig_7series_v4_1_arb_mux
# -- Skipping module mig_7series_v4_1_arb_row_col
# -- Skipping module mig_7series_v4_1_arb_select
# -- Skipping module mig_7series_v4_1_bank_cntrl
# -- Skipping module mig_7series_v4_1_bank_common
# -- Skipping module mig_7series_v4_1_bank_compare
# -- Skipping module mig_7series_v4_1_bank_mach
# -- Skipping module mig_7series_v4_1_bank_queue
# -- Skipping module mig_7series_v4_1_bank_state
# -- Skipping module mig_7series_v4_1_col_mach
# -- Skipping module mig_7series_v4_1_mc
# -- Skipping module mig_7series_v4_1_rank_cntrl
# -- Skipping module mig_7series_v4_1_rank_common
# -- Skipping module mig_7series_v4_1_rank_mach
# -- Skipping module mig_7series_v4_1_round_robin_arb
# -- Skipping module mig_7series_v4_1_ecc_buf
# -- Skipping module mig_7series_v4_1_ecc_dec_fix
# -- Skipping module mig_7series_v4_1_ecc_gen
# -- Skipping module mig_7series_v4_1_ecc_merge_enc
# -- Skipping module mig_7series_v4_1_fi_xor
# -- Skipping module mig_7series_v4_1_memc_ui_top_std
# -- Skipping module mig_7series_v4_1_mem_intfc
# -- Skipping module mig_7series_v4_1_ddr_byte_group_io
# -- Skipping module mig_7series_v4_1_ddr_byte_lane
# -- Skipping module mig_7series_v4_1_ddr_calib_top
# -- Skipping module mig_7series_v4_1_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_1_ddr_mc_phy
# -- Skipping module mig_7series_v4_1_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_1_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_1_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_1_ddr_phy_init
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_1_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_1_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_1_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_1_ddr_phy_top
# -- Skipping module mig_7series_v4_1_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_1_ddr_prbs_gen
# -- Skipping module mig_7series_v4_1_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_1_poc_cc
# -- Skipping module mig_7series_v4_1_poc_edge_store
# -- Skipping module mig_7series_v4_1_poc_meta
# -- Skipping module mig_7series_v4_1_poc_pd
# -- Skipping module mig_7series_v4_1_poc_tap_base
# -- Skipping module mig_7series_v4_1_poc_top
# -- Skipping module mig_7series_v4_1_ui_cmd
# -- Skipping module mig_7series_v4_1_ui_rd_data
# -- Skipping module mig_7series_v4_1_ui_top
# -- Skipping module mig_7series_v4_1_ui_wr_data
# -- Skipping module ddr3_ctrl_mig
# -- Skipping module ddr3_ctrl
# -- Skipping module ddr3_clk_gen_clk_wiz
# -- Skipping module ddr3_clk_gen
# -- Skipping module A7_arbit
# -- Skipping module A7_rd_ctrl
# -- Skipping module A7_wr_ctrl
# -- Skipping module ddr3_hdmi
# -- Skipping module rd_cmd_fifo_ctrl
# -- Skipping module rd_data_fifo_ctrl
# -- Skipping module user_rd_ctrl
# -- Skipping module user_wr_ctrl
# -- Skipping module wr_cmd_fifo_ctrl
# -- Skipping module wr_data_fifo_ctrl
# 
# Top level modules:
# 	ddr3_hdmi
# End time: 14:25:25 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 14:25:25 on Feb 04,2020
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv 
# -- Skipping module ddr3_model
# 
# Top level modules:
# 	ddr3_model
# End time: 14:25:25 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 14:25:25 on Feb 04,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen" "+incdir+../../../../ddr3_hdmi.srcs/sim_1/new" ../../../../ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v 
# -- Compiling module tb_ddr3_hdmi
# 
# Top level modules:
# 	tb_ddr3_hdmi
# End time: 14:25:26 on Feb 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 14:25:26 on Feb 04,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:25:26 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_ddr3_hdmi_simulate.do
# End time: 14:25:41 on Feb 04,2020, Elapsed time: 0:05:59
# Errors: 1, Warnings: 6
# vsim -voptargs=""+acc"" -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_ddr3_hdmi xil_defaultlib.glbl 
# Start time: 14:25:41 on Feb 04,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_ddr3_hdmi(fast)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.A7_wr_ctrl(fast)
# Loading work.A7_rd_ctrl(fast)
# Loading work.A7_arbit(fast)
# Loading work.wr_data_fifo_ctrl(fast)
# Loading work.wr_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast)
# Loading work.wr_cmd_fifo_ctrl(fast)
# Loading work.cmd_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__1)
# Loading work.rd_cmd_fifo_ctrl(fast)
# Loading work.rd_data_fifo_ctrl(fast)
# Loading work.rd_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__2)
# Loading work.user_wr_ctrl(fast)
# Loading work.user_rd_ctrl(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/ProgramData/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_user_wr_ctrl/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_user_rd_ctrl/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_ddr3_hdmi(fast)
# Loading work.ddr3_model(fast)
# Loading work.ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.A7_wr_ctrl(fast)
# Loading work.A7_rd_ctrl(fast)
# Loading work.A7_arbit(fast)
# Loading work.wr_data_fifo_ctrl(fast)
# Loading work.wr_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast)
# Loading work.wr_cmd_fifo_ctrl(fast)
# Loading work.cmd_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__1)
# Loading work.rd_cmd_fifo_ctrl(fast)
# Loading work.rd_data_fifo_ctrl(fast)
# Loading work.rd_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__2)
# Loading work.user_wr_ctrl(fast)
# Loading work.user_rd_ctrl(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
run
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/ProgramData/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# tb_ddr3_hdmi.inst_ddr3_model.reset at time 1935100.0 ps WARNING: 200 us is required before RST_N goes inactive.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task at time 2000814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: ZQ        long = 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 9985100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 10093314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 11545100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 14213314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 15513314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 16813314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 18113314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 19413314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 20713314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 22013314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 23313314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 24613314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25943314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27273314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28583314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28603314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29933314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31263314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32573314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32593314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33903314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35233314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 35365100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 37853314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 39288314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 40945100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 41018314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 44953314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 46253314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 47553314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48853314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 48858314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48863314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48873314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48883314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 50183314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 50188314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 52783314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 54083314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 55475100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 57963314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 59263314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 60563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 61863314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 63163314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 64463314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 65763314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 67063314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 68363314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69663314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 69668314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69673314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69683314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69693314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 70998314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 73803314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 75103314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 76403314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 77703314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 79003314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 80303314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 81603314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 82903314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 84203314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85585100.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 85585100.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 85585100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 DLL Reset = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 90663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 91963314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 94563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 95863314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97163314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 97168314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97173314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97183314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97193314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 98498314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98943314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 101543314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 102843314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 104395100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106820814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106980814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107095814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107120814.0 ps INFO: ZQ        long = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110253314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 110258314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110263314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110273314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0001
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110283314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0002
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110293314.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0003
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110303314.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0004
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110313314.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0005
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110323314.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0006
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110333314.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0007
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110343314.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 0008
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110353314.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 0009
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110363314.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 000a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110373314.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 000b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110383314.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 000c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110393314.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 000d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110403314.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 000e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110413314.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 000f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110423314.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 0010
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110433314.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 0011
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110443314.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 0012
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110453314.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 0013
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110463314.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 0014
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110473314.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 0015
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110483314.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 0016
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110493314.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 0017
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110503314.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 0018
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110513314.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 0019
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110523314.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = 001a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110533314.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = 001b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110543314.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = 001c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110553314.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = 001d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110563314.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = 001e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110573314.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = 001f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110583314.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0020
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110593314.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0021
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110603314.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 0022
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110613314.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 0023
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110623314.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 0024
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110633314.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 0025
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110643314.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 0026
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110653314.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 0027
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110663314.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 0028
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110673314.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 0029
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110683314.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = 002a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110693314.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = 002b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110703314.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = 002c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110713314.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = 002d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110723314.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = 002e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110733314.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = 002f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110743314.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 0030
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110753314.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 0031
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110763314.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 0032
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110773314.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 0033
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110783314.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = 0034
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110793314.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = 0035
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110803314.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = 0036
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110813314.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = 0037
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110823314.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = 0038
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110833314.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = 0039
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110843314.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = 003a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110853314.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = 003b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110863314.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = 003c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110873314.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = 003d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110883314.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = 003e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 110908314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110935814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111053314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111063314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112053314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112063314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113053314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113063314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114053314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114063314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114230814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114390814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114413314.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 114418314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114423314.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0040
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114433314.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0041
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114443314.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0042
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114453314.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0043
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114463314.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0044
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114473314.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0045
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114483314.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0046
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114493314.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0047
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114503314.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0048
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114513314.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0049
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114523314.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 004a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114533314.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 004b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114543314.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 004c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114553314.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 004d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114563314.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 004e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114573314.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 004f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114583314.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 0050
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114593314.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 0051
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114603314.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 0052
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114613314.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 0053
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114623314.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 0054
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114633314.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 0055
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114643314.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 0056
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114653314.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 0057
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114663314.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 0058
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114673314.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 0059
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114683314.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 005a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114693314.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 005b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114703314.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 005c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114713314.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 005d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114723314.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 005e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114733314.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 005f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114743314.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0060
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114753314.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0061
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114763314.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 0062
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114773314.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 0063
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114783314.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 0064
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114793314.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 0065
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114803314.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 0066
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114813314.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 0067
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114823314.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 0068
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114833314.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 0069
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114843314.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 006a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114853314.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 006b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114863314.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 006c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114873314.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 006d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114883314.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 006e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114893314.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 006f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114903314.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 0070
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114913314.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 0071
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114923314.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 0072
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114933314.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 0073
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114943314.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 0074
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114953314.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 0075
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114963314.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 0076
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114973314.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 0077
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114983314.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 0078
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114993314.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 0079
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115003314.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 007a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115013314.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 007b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115023314.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 007c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115033314.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 007d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 007e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 115058314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115073314.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115083314.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115113314.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 115118314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 007f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 115138314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115153314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115163314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115173314.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0001
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115183314.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0002
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115193314.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0003
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115203314.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0004
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115213314.0 ps INFO: Read      bank 0 col 030, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0005
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115223314.0 ps INFO: Read      bank 0 col 038, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0006
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115233314.0 ps INFO: Read      bank 0 col 040, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0007
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115243314.0 ps INFO: Read      bank 0 col 048, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = 0008
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115253314.0 ps INFO: Read      bank 0 col 050, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = 0009
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115263314.0 ps INFO: Read      bank 0 col 058, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = 000a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115273314.0 ps INFO: Read      bank 0 col 060, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = 000b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115283314.0 ps INFO: Read      bank 0 col 068, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = 000c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115293314.0 ps INFO: Read      bank 0 col 070, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = 000d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115303314.0 ps INFO: Read      bank 0 col 078, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = 000e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115313314.0 ps INFO: Read      bank 0 col 080, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = 000f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115323314.0 ps INFO: Read      bank 0 col 088, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = 0010
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115333314.0 ps INFO: Read      bank 0 col 090, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = 0011
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115343314.0 ps INFO: Read      bank 0 col 098, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = 0012
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115353314.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = 0013
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115363314.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = 0014
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115373314.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = 0015
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115383314.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = 0016
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115393314.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = 0017
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115403314.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = 0018
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115413314.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = 0019
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115423314.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = 001a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115433314.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = 001b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115443314.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = 001c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115453314.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = 001d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115463314.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = 001e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115473314.0 ps INFO: Read      bank 0 col 100, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = 001f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115483314.0 ps INFO: Read      bank 0 col 108, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = 0020
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115493314.0 ps INFO: Read      bank 0 col 110, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = 0021
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115503314.0 ps INFO: Read      bank 0 col 118, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = 0022
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115513314.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = 0023
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115523314.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = 0024
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115533314.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = 0025
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115543314.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = 0026
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115553314.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = 0027
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115563314.0 ps INFO: Read      bank 0 col 148, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = 0028
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115573314.0 ps INFO: Read      bank 0 col 150, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = 0029
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115583314.0 ps INFO: Read      bank 0 col 158, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = 002a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115593314.0 ps INFO: Read      bank 0 col 160, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = 002b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115603314.0 ps INFO: Read      bank 0 col 168, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = 002c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115613314.0 ps INFO: Read      bank 0 col 170, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = 002d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115623314.0 ps INFO: Read      bank 0 col 178, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = 002e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115633314.0 ps INFO: Read      bank 0 col 180, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = 002f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115643314.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = 0030
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115653314.0 ps INFO: Read      bank 0 col 190, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = 0031
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115663314.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = 0032
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115673314.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = 0033
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115683314.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = 0034
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115693314.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = 0035
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115703314.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = 0036
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115713314.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = 0037
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115723314.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = 0038
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115733314.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = 0039
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115743314.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = 003a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115753314.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = 003b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115763314.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = 003c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115773314.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = 003d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115783314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = 003e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115825814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116830814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116853314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116863314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = 003f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116905814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117560814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117583314.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117593314.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0040
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117603314.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0041
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117613314.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0042
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117623314.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0043
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117633314.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0044
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117643314.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0045
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117653314.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0046
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117663314.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0047
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117673314.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0048
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117683314.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0049
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117693314.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 004a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117703314.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 004b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117713314.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 004c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117723314.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 004d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117733314.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 004e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117743314.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = 004f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117753314.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000280 data = 0050
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117763314.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000288 data = 0051
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117773314.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000290 data = 0052
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117783314.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000298 data = 0053
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117793314.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a0 data = 0054
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117803314.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a8 data = 0055
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117813314.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b0 data = 0056
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117823314.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b8 data = 0057
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117833314.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c0 data = 0058
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117843314.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c8 data = 0059
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117853314.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d0 data = 005a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117863314.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d8 data = 005b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117873314.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e0 data = 005c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117883314.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e8 data = 005d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117893314.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f0 data = 005e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117903314.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f8 data = 005f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117913314.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 0060
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117923314.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 0061
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117933314.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 0062
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117943314.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 0063
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117953314.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000320 data = 0064
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117963314.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000328 data = 0065
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117973314.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000330 data = 0066
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117983314.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000338 data = 0067
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117993314.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000340 data = 0068
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118003314.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000348 data = 0069
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118013314.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000350 data = 006a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118023314.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000358 data = 006b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118033314.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000360 data = 006c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118043314.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000368 data = 006d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118053314.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000370 data = 006e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118063314.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000378 data = 006f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118073314.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000380 data = 0070
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118083314.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000388 data = 0071
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118093314.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000390 data = 0072
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118103314.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000398 data = 0073
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118113314.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a0 data = 0074
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118123314.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a8 data = 0075
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118133314.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b0 data = 0076
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118143314.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b8 data = 0077
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118153314.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c0 data = 0078
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118163314.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c8 data = 0079
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118173314.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d0 data = 007a
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118183314.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d8 data = 007b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118193314.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e0 data = 007c
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118203314.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e8 data = 007d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118213314.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f0 data = 007e
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = 007f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118255814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119253314.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119263314.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = 007f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = 007f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119305814.0 ps INFO: Precharge bank   0
# End time: 14:59:47 on Feb 04,2020, Elapsed time: 0:34:06
# Errors: 1, Warnings: 1
