INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/apps/xilinx24/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_fir.cpp
   Compiling fir.cpp_pre.cpp.tb.cpp
   Compiling fir_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
WARNING: [COSIM-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test 0 checked:
Max ABS error in y[n] = 9.50694e-05 <= error tolerence of 0.0001
Test 1 checked:
Max ABS error in y[n] = 7.32541e-05 <= error tolerence of 0.0001
Test 2 checked:
Max ABS error in y[n] = 7.4625e-05 <= error tolerence of 0.0001
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /apps/xilinx24/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top glbl -Oenable_linking_all_libraries -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_mul_17s_15s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_17s_15s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_flow_control_loop_delay_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_flow_control_loop_delay_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_mul_17s_12ns_29_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_17s_12ns_29_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_mul_17s_13ns_30_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_17s_13ns_30_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_mul_17s_14ns_31_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_17s_14ns_31_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_mul_17s_13s_30_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_17s_13s_30_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/AESL_axi_s_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_mul_17s_14s_31_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_17s_14s_31_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_mul_17s_15ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_17s_15ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_control_s_axi
Compiling module xil_defaultlib.fir_mul_17s_15s_32_2_1(NUM_STAGE...
Compiling module xil_defaultlib.fir_mul_17s_15ns_32_2_1(NUM_STAG...
Compiling module xil_defaultlib.fir_mul_17s_14s_31_2_1(NUM_STAGE...
Compiling module xil_defaultlib.fir_mul_17s_12ns_29_2_1(NUM_STAG...
Compiling module xil_defaultlib.fir_mul_17s_14ns_31_2_1(NUM_STAG...
Compiling module xil_defaultlib.fir_mul_17s_13ns_30_2_1(NUM_STAG...
Compiling module xil_defaultlib.fir_mul_17s_13s_30_2_1(NUM_STAGE...
Compiling module xil_defaultlib.fir_flow_control_loop_delay_pipe
Compiling module xil_defaultlib.fir_regslice_both(DataWidth=24)
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.fifo(DEPTH=100,WIDTH=24)
Compiling module xil_defaultlib.AESL_axi_s_in_r
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 13 20:32:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "128000"
// RTL Simulation : 1 / 3 [4.72%] @ "753000"
// RTL Simulation : 2 / 3 [4.72%] @ "1378000"
// RTL Simulation : 3 / 3 [100.00%] @ "2003000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2032500 ps : File "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/sim/verilog/fir.autotb.v" Line 352
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 13 20:32:04 2025...
Test 0 checked:
Max ABS error in y[n] = 9.50694e-05 <= error tolerence of 0.0001
Test 1 checked:
Max ABS error in y[n] = 7.32541e-05 <= error tolerence of 0.0001
Test 2 checked:
Max ABS error in y[n] = 7.4625e-05 <= error tolerence of 0.0001
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
