Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jul 14 19:56:24 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/adder_new_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.115ns  (logic 1.824ns (58.555%)  route 1.291ns (41.445%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/Q
                         net (fo=4, unplaced)         0.765     1.221    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[2]
                         LUT3 (Prop_lut3_I0_O)        0.324     1.545 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2/O
                         net (fo=2, unplaced)         0.517     2.062    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.331     2.393 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5/O
                         net (fo=1, unplaced)         0.000     2.393    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.769 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.778    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.115 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.115    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.109ns  (logic 1.818ns (58.475%)  route 1.291ns (41.525%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/Q
                         net (fo=4, unplaced)         0.765     1.221    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[2]
                         LUT3 (Prop_lut3_I0_O)        0.324     1.545 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2/O
                         net (fo=2, unplaced)         0.517     2.062    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.331     2.393 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5/O
                         net (fo=1, unplaced)         0.000     2.393    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.769 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.778    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.109 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.109    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.034ns  (logic 1.743ns (57.449%)  route 1.291ns (42.551%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/Q
                         net (fo=4, unplaced)         0.765     1.221    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[2]
                         LUT3 (Prop_lut3_I0_O)        0.324     1.545 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2/O
                         net (fo=2, unplaced)         0.517     2.062    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.331     2.393 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5/O
                         net (fo=1, unplaced)         0.000     2.393    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.769 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.778    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.034 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     3.034    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.010ns  (logic 1.719ns (57.110%)  route 1.291ns (42.890%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[2]/Q
                         net (fo=4, unplaced)         0.765     1.221    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[2]
                         LUT3 (Prop_lut3_I0_O)        0.324     1.545 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2/O
                         net (fo=2, unplaced)         0.517     2.062    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.331     2.393 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5/O
                         net (fo=1, unplaced)         0.000     2.393    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.769 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.778    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.010 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     3.010    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[4]
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.768ns  (logic 1.608ns (58.092%)  route 1.160ns (41.908%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/Q
                         net (fo=4, unplaced)         0.765     1.221    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[0]
                         LUT3 (Prop_lut3_I0_O)        0.319     1.540 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4/O
                         net (fo=2, unplaced)         0.395     1.935    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.833     2.768 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     2.768    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.760ns  (logic 0.875ns (31.703%)  route 1.885ns (68.297%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/Q
                         net (fo=3, unplaced)         0.983     1.439    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.734 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[0]_i_2/O
                         net (fo=1, unplaced)         0.902     2.636    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[0]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.760 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.760    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.705ns  (logic 1.545ns (57.116%)  route 1.160ns (42.884%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/Q
                         net (fo=4, unplaced)         0.765     1.221    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[0]
                         LUT3 (Prop_lut3_I0_O)        0.319     1.540 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4/O
                         net (fo=2, unplaced)         0.395     1.935    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.770     2.705 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     2.705    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.328ns  (logic 0.875ns (37.586%)  route 1.453ns (62.414%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=5, unplaced)         0.993     1.449    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]_0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.744 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_2/O
                         net (fo=2, unplaced)         0.460     2.204    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     2.328 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, unplaced)         0.000     2.328    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.328ns  (logic 0.875ns (37.586%)  route 1.453ns (62.414%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=5, unplaced)         0.993     1.449    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]_0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.744 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_2/O
                         net (fo=2, unplaced)         0.460     2.204    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     2.328 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, unplaced)         0.000     2.328    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 0.875ns (37.830%)  route 1.438ns (62.170%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[5]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[5]/Q
                         net (fo=4, unplaced)         0.989     1.445    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_i[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.740 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[5]_i_2/O
                         net (fo=1, unplaced)         0.449     2.189    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[5]_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     2.313 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[5]_i_1/O
                         net (fo=1, unplaced)         0.000     2.313    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------




