# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.circuito_exp4_tb_acerto -voptargs=+acc
# vsim work.circuito_exp4_tb_acerto -voptargs="+acc" 
# Start time: 11:45:18 on Feb 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): circuito_exp4_tb_acerto.vhd(80): (vopt-1270) Bad default binding for component instance "dut: circuito_exp4".
#  (Component port "db_jogadafeita" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 11:45:18 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
