{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1630139299939 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ad.v" "" { Text "D:/Code/c4/AD/ad.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1630139299952 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1630139299953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1630139300042 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "q\[0\] " "Logic cell \"q\[0\]\"" {  } { { "ad.v" "q\[0\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[10\] " "Logic cell \"q\[10\]\"" {  } { { "ad.v" "q\[10\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[11\] " "Logic cell \"q\[11\]\"" {  } { { "ad.v" "q\[11\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[1\] " "Logic cell \"q\[1\]\"" {  } { { "ad.v" "q\[1\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[2\] " "Logic cell \"q\[2\]\"" {  } { { "ad.v" "q\[2\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[3\] " "Logic cell \"q\[3\]\"" {  } { { "ad.v" "q\[3\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[4\] " "Logic cell \"q\[4\]\"" {  } { { "ad.v" "q\[4\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[5\] " "Logic cell \"q\[5\]\"" {  } { { "ad.v" "q\[5\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[6\] " "Logic cell \"q\[6\]\"" {  } { { "ad.v" "q\[6\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[7\] " "Logic cell \"q\[7\]\"" {  } { { "ad.v" "q\[7\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[8\] " "Logic cell \"q\[8\]\"" {  } { { "ad.v" "q\[8\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""} { "Info" "ISCL_SCL_CELL_NAME" "q\[9\] " "Logic cell \"q\[9\]\"" {  } { { "ad.v" "q\[9\]" { Text "D:/Code/c4/AD/ad.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1630139300372 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 0 1630139300372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1630139300373 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1630139300373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1630139300373 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1630139300373 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1630139300373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1630139300373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1630139300405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 16:28:20 2021 " "Processing ended: Sat Aug 28 16:28:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1630139300405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1630139300405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1630139300405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1630139300405 ""}
