// Seed: 3010708342
module module_0 (
    output wor id_0,
    output wand id_1,
    output wire id_2,
    input tri0 id_3,
    output wire id_4,
    input tri id_5,
    input supply0 id_6,
    input tri id_7,
    input tri1 id_8,
    input supply1 module_0
);
  always @(id_3 or negedge 1 + -1'b0) $clog2(64);
  ;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    input  tri1 id_2
);
  logic id_4;
  ;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
