// Seed: 996749684
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_6;
  logic id_7;
  ;
  tri1 id_8 = -1'b0 * 1'b0 * {"" - -1, id_8} * id_1 * id_6 * -1 / id_8 + -1'b0;
  supply1 id_9 = 1'h0;
  assign id_6 = 1 > -1'b0;
  wor id_10 = -1;
  assign id_7 = ("" == id_8) == -1 ? id_9 : id_7;
  parameter id_11 = 1 == 1;
  wor id_12 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1
    , id_3
);
  logic id_4[-1 : -1];
  logic id_5 = id_3, id_6;
  assign id_6 = "" ? id_3 : id_1++;
  assign id_6 = -1 == 1 ? 1 : 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3
  );
  wire id_7;
  ;
endmodule
