Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Aug 17 00:18:43 2023
| Host         : ljsch-IdeaPad-3-15IML05 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 105 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.471        0.000                      0                  836        0.121        0.000                      0                  836        3.000        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         12.471        0.000                      0                  836        0.121        0.000                      0                  836        9.500        0.000                       0                   346  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.471ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/x_coord_current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 1.250ns (17.437%)  route 5.919ns (82.563%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.753     1.753    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y5          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/main_0/U0/sram_address_current_reg[1]/Q
                         net (fo=10, routed)          1.253     3.524    design_1_i/main_0/U0/sram_address[1]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.648 f  design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11/O
                         net (fo=2, routed)           0.828     4.476    design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11_n_0
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  design_1_i/main_0/U0/xyz_selector_current[30]_i_5/O
                         net (fo=11, routed)          1.371     5.972    design_1_i/main_0/U0/xyz_selector_current[30]_i_5_n_0
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.124 f  design_1_i/main_0/U0/cycles_current[30]_i_5/O
                         net (fo=4, routed)           0.759     6.882    design_1_i/main_0/U0/cycles_current[30]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.214 r  design_1_i/main_0/U0/x_coord_current[7]_i_1/O
                         net (fo=8, routed)           1.707     8.922    design_1_i/main_0/U0/x_coord_current0
    SLICE_X25Y9          FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.567    21.567    design_1_i/main_0/U0/clk_wiz
    SLICE_X25Y9          FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[0]/C
                         clock pessimism              0.115    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X25Y9          FDRE (Setup_fdre_C_CE)      -0.205    21.393    design_1_i/main_0/U0/x_coord_current_reg[0]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 12.471    

Slack (MET) :             12.471ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/x_coord_current_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 1.250ns (17.437%)  route 5.919ns (82.563%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.753     1.753    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y5          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/main_0/U0/sram_address_current_reg[1]/Q
                         net (fo=10, routed)          1.253     3.524    design_1_i/main_0/U0/sram_address[1]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.648 f  design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11/O
                         net (fo=2, routed)           0.828     4.476    design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11_n_0
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  design_1_i/main_0/U0/xyz_selector_current[30]_i_5/O
                         net (fo=11, routed)          1.371     5.972    design_1_i/main_0/U0/xyz_selector_current[30]_i_5_n_0
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.124 f  design_1_i/main_0/U0/cycles_current[30]_i_5/O
                         net (fo=4, routed)           0.759     6.882    design_1_i/main_0/U0/cycles_current[30]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.214 r  design_1_i/main_0/U0/x_coord_current[7]_i_1/O
                         net (fo=8, routed)           1.707     8.922    design_1_i/main_0/U0/x_coord_current0
    SLICE_X25Y9          FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.567    21.567    design_1_i/main_0/U0/clk_wiz
    SLICE_X25Y9          FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[1]/C
                         clock pessimism              0.115    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X25Y9          FDRE (Setup_fdre_C_CE)      -0.205    21.393    design_1_i/main_0/U0/x_coord_current_reg[1]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 12.471    

Slack (MET) :             12.471ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/x_coord_current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 1.250ns (17.437%)  route 5.919ns (82.563%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.753     1.753    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y5          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/main_0/U0/sram_address_current_reg[1]/Q
                         net (fo=10, routed)          1.253     3.524    design_1_i/main_0/U0/sram_address[1]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.648 f  design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11/O
                         net (fo=2, routed)           0.828     4.476    design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11_n_0
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  design_1_i/main_0/U0/xyz_selector_current[30]_i_5/O
                         net (fo=11, routed)          1.371     5.972    design_1_i/main_0/U0/xyz_selector_current[30]_i_5_n_0
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.124 f  design_1_i/main_0/U0/cycles_current[30]_i_5/O
                         net (fo=4, routed)           0.759     6.882    design_1_i/main_0/U0/cycles_current[30]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.214 r  design_1_i/main_0/U0/x_coord_current[7]_i_1/O
                         net (fo=8, routed)           1.707     8.922    design_1_i/main_0/U0/x_coord_current0
    SLICE_X25Y9          FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.567    21.567    design_1_i/main_0/U0/clk_wiz
    SLICE_X25Y9          FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[3]/C
                         clock pessimism              0.115    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X25Y9          FDRE (Setup_fdre_C_CE)      -0.205    21.393    design_1_i/main_0/U0/x_coord_current_reg[3]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 12.471    

Slack (MET) :             12.471ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/x_coord_current_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 1.250ns (17.437%)  route 5.919ns (82.563%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.753     1.753    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y5          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/main_0/U0/sram_address_current_reg[1]/Q
                         net (fo=10, routed)          1.253     3.524    design_1_i/main_0/U0/sram_address[1]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.648 f  design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11/O
                         net (fo=2, routed)           0.828     4.476    design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11_n_0
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  design_1_i/main_0/U0/xyz_selector_current[30]_i_5/O
                         net (fo=11, routed)          1.371     5.972    design_1_i/main_0/U0/xyz_selector_current[30]_i_5_n_0
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.124 f  design_1_i/main_0/U0/cycles_current[30]_i_5/O
                         net (fo=4, routed)           0.759     6.882    design_1_i/main_0/U0/cycles_current[30]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.214 r  design_1_i/main_0/U0/x_coord_current[7]_i_1/O
                         net (fo=8, routed)           1.707     8.922    design_1_i/main_0/U0/x_coord_current0
    SLICE_X25Y9          FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.567    21.567    design_1_i/main_0/U0/clk_wiz
    SLICE_X25Y9          FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[4]/C
                         clock pessimism              0.115    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X25Y9          FDRE (Setup_fdre_C_CE)      -0.205    21.393    design_1_i/main_0/U0/x_coord_current_reg[4]
  -------------------------------------------------------------------
                         required time                         21.393    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 12.471    

Slack (MET) :             12.575ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/y_coord_current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 1.250ns (17.687%)  route 5.817ns (82.313%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 21.569 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.753     1.753    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y5          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/main_0/U0/sram_address_current_reg[1]/Q
                         net (fo=10, routed)          1.253     3.524    design_1_i/main_0/U0/sram_address[1]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.648 f  design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11/O
                         net (fo=2, routed)           0.828     4.476    design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11_n_0
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  design_1_i/main_0/U0/xyz_selector_current[30]_i_5/O
                         net (fo=11, routed)          1.371     5.972    design_1_i/main_0/U0/xyz_selector_current[30]_i_5_n_0
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.124 f  design_1_i/main_0/U0/cycles_current[30]_i_5/O
                         net (fo=4, routed)           0.756     6.879    design_1_i/main_0/U0/cycles_current[30]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.211 r  design_1_i/main_0/U0/y_coord_current[7]_i_1/O
                         net (fo=8, routed)           1.609     8.820    design_1_i/main_0/U0/y_coord_current0
    SLICE_X25Y6          FDRE                                         r  design_1_i/main_0/U0/y_coord_current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.569    21.569    design_1_i/main_0/U0/clk_wiz
    SLICE_X25Y6          FDRE                                         r  design_1_i/main_0/U0/y_coord_current_reg[0]/C
                         clock pessimism              0.115    21.684    
                         clock uncertainty           -0.084    21.600    
    SLICE_X25Y6          FDRE (Setup_fdre_C_CE)      -0.205    21.395    design_1_i/main_0/U0/y_coord_current_reg[0]
  -------------------------------------------------------------------
                         required time                         21.395    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                 12.575    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/y_coord_current_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 1.250ns (18.057%)  route 5.673ns (81.943%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 21.568 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.753     1.753    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y5          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/main_0/U0/sram_address_current_reg[1]/Q
                         net (fo=10, routed)          1.253     3.524    design_1_i/main_0/U0/sram_address[1]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.648 f  design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11/O
                         net (fo=2, routed)           0.828     4.476    design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11_n_0
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  design_1_i/main_0/U0/xyz_selector_current[30]_i_5/O
                         net (fo=11, routed)          1.371     5.972    design_1_i/main_0/U0/xyz_selector_current[30]_i_5_n_0
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.124 f  design_1_i/main_0/U0/cycles_current[30]_i_5/O
                         net (fo=4, routed)           0.756     6.879    design_1_i/main_0/U0/cycles_current[30]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.211 r  design_1_i/main_0/U0/y_coord_current[7]_i_1/O
                         net (fo=8, routed)           1.464     8.676    design_1_i/main_0/U0/y_coord_current0
    SLICE_X24Y8          FDRE                                         r  design_1_i/main_0/U0/y_coord_current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.568    21.568    design_1_i/main_0/U0/clk_wiz
    SLICE_X24Y8          FDRE                                         r  design_1_i/main_0/U0/y_coord_current_reg[1]/C
                         clock pessimism              0.115    21.683    
                         clock uncertainty           -0.084    21.599    
    SLICE_X24Y8          FDRE (Setup_fdre_C_CE)      -0.205    21.394    design_1_i/main_0/U0/y_coord_current_reg[1]
  -------------------------------------------------------------------
                         required time                         21.394    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/y_coord_current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 1.250ns (18.057%)  route 5.673ns (81.943%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 21.568 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.753     1.753    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y5          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/main_0/U0/sram_address_current_reg[1]/Q
                         net (fo=10, routed)          1.253     3.524    design_1_i/main_0/U0/sram_address[1]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.648 f  design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11/O
                         net (fo=2, routed)           0.828     4.476    design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11_n_0
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  design_1_i/main_0/U0/xyz_selector_current[30]_i_5/O
                         net (fo=11, routed)          1.371     5.972    design_1_i/main_0/U0/xyz_selector_current[30]_i_5_n_0
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.124 f  design_1_i/main_0/U0/cycles_current[30]_i_5/O
                         net (fo=4, routed)           0.756     6.879    design_1_i/main_0/U0/cycles_current[30]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.211 r  design_1_i/main_0/U0/y_coord_current[7]_i_1/O
                         net (fo=8, routed)           1.464     8.676    design_1_i/main_0/U0/y_coord_current0
    SLICE_X24Y8          FDRE                                         r  design_1_i/main_0/U0/y_coord_current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.568    21.568    design_1_i/main_0/U0/clk_wiz
    SLICE_X24Y8          FDRE                                         r  design_1_i/main_0/U0/y_coord_current_reg[3]/C
                         clock pessimism              0.115    21.683    
                         clock uncertainty           -0.084    21.599    
    SLICE_X24Y8          FDRE (Setup_fdre_C_CE)      -0.205    21.394    design_1_i/main_0/U0/y_coord_current_reg[3]
  -------------------------------------------------------------------
                         required time                         21.394    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.766ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/y_coord_current_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 1.250ns (18.089%)  route 5.660ns (81.911%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.753     1.753    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y5          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/main_0/U0/sram_address_current_reg[1]/Q
                         net (fo=10, routed)          1.253     3.524    design_1_i/main_0/U0/sram_address[1]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.648 f  design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11/O
                         net (fo=2, routed)           0.828     4.476    design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11_n_0
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  design_1_i/main_0/U0/xyz_selector_current[30]_i_5/O
                         net (fo=11, routed)          1.371     5.972    design_1_i/main_0/U0/xyz_selector_current[30]_i_5_n_0
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.124 f  design_1_i/main_0/U0/cycles_current[30]_i_5/O
                         net (fo=4, routed)           0.756     6.879    design_1_i/main_0/U0/cycles_current[30]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.211 r  design_1_i/main_0/U0/y_coord_current[7]_i_1/O
                         net (fo=8, routed)           1.452     8.663    design_1_i/main_0/U0/y_coord_current0
    SLICE_X26Y9          FDRE                                         r  design_1_i/main_0/U0/y_coord_current_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.567    21.567    design_1_i/main_0/U0/clk_wiz
    SLICE_X26Y9          FDRE                                         r  design_1_i/main_0/U0/y_coord_current_reg[7]/C
                         clock pessimism              0.115    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X26Y9          FDRE (Setup_fdre_C_CE)      -0.169    21.429    design_1_i/main_0/U0/y_coord_current_reg[7]
  -------------------------------------------------------------------
                         required time                         21.429    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                 12.766    

Slack (MET) :             12.780ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/x_coord_current_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.250ns (18.126%)  route 5.646ns (81.874%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 21.567 - 20.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.753     1.753    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y5          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  design_1_i/main_0/U0/sram_address_current_reg[1]/Q
                         net (fo=10, routed)          1.253     3.524    design_1_i/main_0/U0/sram_address[1]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     3.648 f  design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11/O
                         net (fo=2, routed)           0.828     4.476    design_1_i/main_0/U0/FSM_sequential_state_current[2]_i_11_n_0
    SLICE_X17Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.600 f  design_1_i/main_0/U0/xyz_selector_current[30]_i_5/O
                         net (fo=11, routed)          1.371     5.972    design_1_i/main_0/U0/xyz_selector_current[30]_i_5_n_0
    SLICE_X17Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.124 f  design_1_i/main_0/U0/cycles_current[30]_i_5/O
                         net (fo=4, routed)           0.759     6.882    design_1_i/main_0/U0/cycles_current[30]_i_5_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I0_O)        0.332     7.214 r  design_1_i/main_0/U0/x_coord_current[7]_i_1/O
                         net (fo=8, routed)           1.435     8.649    design_1_i/main_0/U0/x_coord_current0
    SLICE_X26Y10         FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.567    21.567    design_1_i/main_0/U0/clk_wiz
    SLICE_X26Y10         FDRE                                         r  design_1_i/main_0/U0/x_coord_current_reg[7]/C
                         clock pessimism              0.115    21.682    
                         clock uncertainty           -0.084    21.598    
    SLICE_X26Y10         FDRE (Setup_fdre_C_CE)      -0.169    21.429    design_1_i/main_0/U0/x_coord_current_reg[7]
  -------------------------------------------------------------------
                         required time                         21.429    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 12.780    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 design_1_i/main_0/U0/vga_control_inst/hc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.799ns (25.133%)  route 5.359ns (74.867%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.803     1.803    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.737     1.737    design_1_i/main_0/U0/vga_control_inst/clk_wiz
    SLICE_X26Y32         FDRE                                         r  design_1_i/main_0/U0/vga_control_inst/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.478     2.215 r  design_1_i/main_0/U0/vga_control_inst/hc_reg[6]/Q
                         net (fo=13, routed)          1.201     3.416    design_1_i/main_0/U0/vga_control_inst/hc_reg_n_0_[6]
    SLICE_X26Y30         LUT6 (Prop_lut6_I2_O)        0.295     3.711 r  design_1_i/main_0/U0/vga_control_inst/blu_out_main[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.161     3.872    design_1_i/main_0/U0/vga_control_inst/blu_out_main[0]_INST_0_i_5_n_0
    SLICE_X26Y30         LUT5 (Prop_lut5_I0_O)        0.124     3.996 r  design_1_i/main_0/U0/vga_control_inst/blu_out_main[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.571     4.567    design_1_i/main_0/U0/vga_control_inst/blu_out_main[0]_INST_0_i_3_n_0
    SLICE_X27Y29         LUT5 (Prop_lut5_I3_O)        0.124     4.691 r  design_1_i/main_0/U0/vga_control_inst/blu_out_main[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.827     5.517    design_1_i/main_0/U0/vga_control_inst/vc_reg[5]_0
    SLICE_X24Y31         LUT3 (Prop_lut3_I0_O)        0.124     5.641 r  design_1_i/main_0/U0/vga_control_inst/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.641    design_1_i/main_0/U0/vga_control_inst/i___0_carry_i_4_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.868 f  design_1_i/main_0/U0/vga_control_inst/minusOp_inferred__0/i___0_carry/O[1]
                         net (fo=2, routed)           1.166     7.035    design_1_i/main_0/U0/vga_control_inst/pixel_col[5]
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.303     7.338 f  design_1_i/main_0/U0/vga_control_inst/pixel_current_i_2/O
                         net (fo=17, routed)          1.433     8.771    design_1_i/main_0/U0/vga_control_inst/pixel_current_i_2_n_0
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.895 r  design_1_i/main_0/U0/vga_control_inst/vram_addr_rd_current[0]_i_1/O
                         net (fo=1, routed)           0.000     8.895    design_1_i/main_0/U0/video_driver_inst/D[0]
    SLICE_X26Y27         FDCE                                         r  design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.609    21.609    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.184 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         1.555    21.555    design_1_i/main_0/U0/video_driver_inst/clk_wiz
    SLICE_X26Y27         FDCE                                         r  design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[0]/C
                         clock pessimism              0.152    21.707    
                         clock uncertainty           -0.084    21.623    
    SLICE_X26Y27         FDCE (Setup_fdce_C_D)        0.077    21.700    design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[0]
  -------------------------------------------------------------------
                         required time                         21.700    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                 12.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/vram_addr_wr_current_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.580     0.580    design_1_i/main_0/U0/clk_wiz
    SLICE_X22Y25         FDRE                                         r  design_1_i/main_0/U0/vram_addr_wr_current_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.148     0.728 r  design_1_i/main_0/U0/vram_addr_wr_current_reg[13]/Q
                         net (fo=2, routed)           0.161     0.889    design_1_i/main_0/U0/vram_inst/addr_wr[13]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.891     0.891    design_1_i/main_0/U0/vram_inst/clk_wiz
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.252     0.639    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129     0.768    design_1_i/main_0/U0/vram_inst/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/vram_inst/ram_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.661%)  route 0.254ns (64.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.581     0.581    design_1_i/main_0/U0/video_driver_inst/clk_wiz
    SLICE_X25Y30         FDCE                                         r  design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_fdce_C_Q)         0.141     0.722 r  design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[8]/Q
                         net (fo=2, routed)           0.254     0.976    design_1_i/main_0/U0/vram_inst/addr_rd[8]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.894     0.894    design_1_i/main_0/U0/vram_inst/clk_wiz
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.233     0.661    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.844    design_1_i/main_0/U0/vram_inst/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.989%)  route 0.274ns (66.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.579     0.579    design_1_i/main_0/U0/video_driver_inst/clk_wiz
    SLICE_X24Y28         FDCE                                         r  design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDCE (Prop_fdce_C_Q)         0.141     0.720 r  design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[5]/Q
                         net (fo=2, routed)           0.274     0.993    design_1_i/main_0/U0/vram_inst/addr_rd[5]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.888     0.888    design_1_i/main_0/U0/vram_inst/clk_wiz
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.233     0.655    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.838    design_1_i/main_0/U0/vram_inst/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/vram_data_wr_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/vram_inst/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.943%)  route 0.251ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.580     0.580    design_1_i/main_0/U0/clk_wiz
    SLICE_X21Y25         FDRE                                         r  design_1_i/main_0/U0/vram_data_wr_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_1_i/main_0/U0/vram_data_wr_current_reg[0]/Q
                         net (fo=3, routed)           0.251     0.972    design_1_i/main_0/U0/vram_inst/data_wr[0]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.891     0.891    design_1_i/main_0/U0/vram_inst/clk_wiz
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.233     0.658    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     0.813    design_1_i/main_0/U0/vram_inst/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/vram_addr_wr_current_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.433%)  route 0.218ns (59.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.580     0.580    design_1_i/main_0/U0/clk_wiz
    SLICE_X22Y25         FDRE                                         r  design_1_i/main_0/U0/vram_addr_wr_current_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.148     0.728 r  design_1_i/main_0/U0/vram_addr_wr_current_reg[11]/Q
                         net (fo=2, routed)           0.218     0.946    design_1_i/main_0/U0/vram_inst/addr_wr[11]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.891     0.891    design_1_i/main_0/U0/vram_inst/clk_wiz
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.252     0.639    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     0.769    design_1_i/main_0/U0/vram_inst/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/vram_data_wr_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/vram_inst/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.804%)  route 0.276ns (66.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.580     0.580    design_1_i/main_0/U0/clk_wiz
    SLICE_X21Y25         FDRE                                         r  design_1_i/main_0/U0/vram_data_wr_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_1_i/main_0/U0/vram_data_wr_current_reg[0]/Q
                         net (fo=3, routed)           0.276     0.997    design_1_i/main_0/U0/vram_inst/data_wr[0]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.896     0.896    design_1_i/main_0/U0/vram_inst/clk_wiz
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.233     0.663    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     0.818    design_1_i/main_0/U0/vram_inst/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/sram_address_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.934%)  route 0.280ns (63.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.593     0.593    design_1_i/main_0/U0/clk_wiz
    SLICE_X16Y6          FDRE                                         r  design_1_i/main_0/U0/sram_address_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  design_1_i/main_0/U0/sram_address_current_reg[7]/Q
                         net (fo=11, routed)          0.280     1.037    design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.902     0.902    design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.669    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.852    design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/vram_addr_wr_current_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.240%)  route 0.265ns (61.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.580     0.580    design_1_i/main_0/U0/clk_wiz
    SLICE_X22Y25         FDRE                                         r  design_1_i/main_0/U0/vram_addr_wr_current_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  design_1_i/main_0/U0/vram_addr_wr_current_reg[10]/Q
                         net (fo=2, routed)           0.265     1.008    design_1_i/main_0/U0/vram_inst/addr_wr[10]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.891     0.891    design_1_i/main_0/U0/vram_inst/clk_wiz
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.252     0.639    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.822    design_1_i/main_0/U0/vram_inst/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/vram_inst/ram_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.763%)  route 0.317ns (69.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.581     0.581    design_1_i/main_0/U0/video_driver_inst/clk_wiz
    SLICE_X24Y30         FDCE                                         r  design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDCE (Prop_fdce_C_Q)         0.141     0.722 r  design_1_i/main_0/U0/video_driver_inst/vram_addr_rd_current_reg[14]/Q
                         net (fo=2, routed)           0.317     1.039    design_1_i/main_0/U0/vram_inst/addr_rd[14]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.894     0.894    design_1_i/main_0/U0/vram_inst/clk_wiz
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.233     0.661    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.844    design_1_i/main_0/U0/vram_inst/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/main_0/U0/vram_addr_wr_current_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.468%)  route 0.274ns (62.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.595     0.595    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.581     0.581    design_1_i/main_0/U0/clk_wiz
    SLICE_X22Y26         FDRE                                         r  design_1_i/main_0/U0/vram_addr_wr_current_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  design_1_i/main_0/U0/vram_addr_wr_current_reg[14]/Q
                         net (fo=2, routed)           0.274     1.018    design_1_i/main_0/U0/vram_inst/addr_wr[14]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     0.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=344, routed)         0.891     0.891    design_1_i/main_0/U0/vram_inst/clk_wiz
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/main_0/U0/vram_inst/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.252     0.639    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.822    design_1_i/main_0/U0/vram_inst/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y5      design_1_i/main_0/U0/vram_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y6      design_1_i/main_0/U0/vram_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5      design_1_i/main_0/U0/vram_inst/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      design_1_i/main_0/U0/vram_inst/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y0      design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y0      design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y0      design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y0      design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1      design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1      design_1_i/main_0/U0/sram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y10     design_1_i/main_0/U0/x_coord_current_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y10     design_1_i/main_0/U0/x_coord_current_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y10     design_1_i/main_0/U0/x_coord_current_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y10     design_1_i/main_0/U0/x_coord_current_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y10     design_1_i/main_0/U0/x_coord_current_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y10     design_1_i/main_0/U0/x_coord_current_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y10     design_1_i/main_0/U0/x_coord_current_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y18     design_1_i/main_0/U0/xyz_selector_current_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y19     design_1_i/main_0/U0/xyz_selector_current_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y19     design_1_i/main_0/U0/xyz_selector_current_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y9      design_1_i/main_0/U0/x_coord_current_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y9      design_1_i/main_0/U0/x_coord_current_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y9      design_1_i/main_0/U0/x_coord_current_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y9      design_1_i/main_0/U0/x_coord_current_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y10     design_1_i/main_0/U0/x_coord_current_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y10     design_1_i/main_0/U0/x_coord_current_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y9      design_1_i/main_0/U0/x_coord_current_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y9      design_1_i/main_0/U0/x_coord_current_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y9      design_1_i/main_0/U0/x_coord_current_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y9      design_1_i/main_0/U0/x_coord_current_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



