Search.setIndex({"docnames": ["Armv9_docs/parta/ca1/a11", "Armv9_docs/parta/ca1/a12", "Armv9_docs/parta/ca1/a13", "Armv9_docs/parta/ca1/a14", "Armv9_docs/parta/ca1/a15", "Armv9_docs/parta/ca1/a16", "Armv9_docs/parta/ca1/a17", "Armv9_docs/parta/ca1/ca1", "Armv9_docs/parta/ca2/a21", "Armv9_docs/parta/ca2/a22", "Armv9_docs/parta/ca2/a23", "Armv9_docs/parta/ca2/a24", "Armv9_docs/parta/ca2/a25", "Armv9_docs/parta/ca2/a26", "Armv9_docs/parta/ca2/a27", "Armv9_docs/parta/ca2/ca2", "Armv9_docs/parta/ca3/a31", "Armv9_docs/parta/ca3/ca3", "Armv9_docs/parta/parta", "Armv9_docs/partb/cb1/b11", "Armv9_docs/partb/cb1/b12", "Armv9_docs/partb/cb1/b13", "Armv9_docs/partb/cb1/b14", "Armv9_docs/partb/cb1/cb1", "Armv9_docs/partb/cb2/b21", "Armv9_docs/partb/cb2/b22", "Armv9_docs/partb/cb2/b23", "Armv9_docs/partb/cb2/b24", "Armv9_docs/partb/cb2/b25", "Armv9_docs/partb/cb2/b26", "Armv9_docs/partb/cb2/b27", "Armv9_docs/partb/cb2/b28", "Armv9_docs/partb/cb2/b29", "Armv9_docs/partb/cb2/cb2", "Armv9_docs/partb/partb", "Armv9_docs/partc/cc1/c11", "Armv9_docs/partc/cc1/c12", "Armv9_docs/partc/cc1/c13", "Armv9_docs/partc/cc1/c14", "Armv9_docs/partc/cc1/cc1", "Armv9_docs/partc/cc2/cc2", "Armv9_docs/partc/cc3/cc3", "Armv9_docs/partc/cc4/cc4", "Armv9_docs/partc/cc5/cc5", "Armv9_docs/partc/cc6/cc6", "Armv9_docs/partc/cc7/cc7", "Armv9_docs/partc/cc8/cc8", "Armv9_docs/partc/cc9/cc9", "Armv9_docs/partc/partc", "Armv9_docs/partd/cd01/cd1", "Armv9_docs/partd/cd02/cd2", "Armv9_docs/partd/cd03/cd3", "Armv9_docs/partd/cd04/cd4", "Armv9_docs/partd/cd05/cd5", "Armv9_docs/partd/cd06/cd6", "Armv9_docs/partd/cd07/cd7", "Armv9_docs/partd/cd08/cd8", "Armv9_docs/partd/cd09/cd9", "Armv9_docs/partd/cd10/cd10", "Armv9_docs/partd/cd11/cd11", "Armv9_docs/partd/cd12/cd12", "Armv9_docs/partd/cd13/cd13", "Armv9_docs/partd/cd14/cd14", "Armv9_docs/partd/cd15/cd15", "Armv9_docs/partd/cd16/cd16", "Armv9_docs/partd/cd17/cd17", "Armv9_docs/partd/cd18/cd18", "Armv9_docs/partd/cd19/cd19", "Armv9_docs/partd/partd", "Armv9_docs/parte/ce1/ce1", "Armv9_docs/parte/ce2/ce2", "Armv9_docs/parte/parte", "Armv9_docs/partf/cf01/cf1", "Armv9_docs/partf/cf02/cf2", "Armv9_docs/partf/cf03/cf3", "Armv9_docs/partf/cf04/cf4", "Armv9_docs/partf/cf05/cf5", "Armv9_docs/partf/cf06/cf6", "Armv9_docs/partf/partf", "Armv9_docs/partg/cg01/cg1", "Armv9_docs/partg/cg02/cg2", "Armv9_docs/partg/cg03/cg3", "Armv9_docs/partg/cg04/cg4", "Armv9_docs/partg/cg05/cg5", "Armv9_docs/partg/cg06/cg6", "Armv9_docs/partg/cg07/cg7", "Armv9_docs/partg/cg08/cg8", "Armv9_docs/partg/partg", "Armv9_docs/parth/ch01/ch1", "Armv9_docs/parth/ch02/ch2", "Armv9_docs/parth/ch03/ch3", "Armv9_docs/parth/ch04/ch4", "Armv9_docs/parth/ch05/ch5", "Armv9_docs/parth/ch06/ch6", "Armv9_docs/parth/ch07/ch7", "Armv9_docs/parth/ch08/ch8", "Armv9_docs/parth/ch09/ch9", "Armv9_docs/parth/parth", "Armv9_docs/parti/ci01/ci1", "Armv9_docs/parti/ci02/ci2", "Armv9_docs/parti/ci03/ci3", "Armv9_docs/parti/ci04/ci4", "Armv9_docs/parti/ci05/ci5", "Armv9_docs/parti/ci06/ci6", "Armv9_docs/parti/parti", "Armv9_docs/partj/cj01/cj1", "Armv9_docs/partj/partj", "Armv9_docs/partk/ck01/ck1", "Armv9_docs/partk/ck02/ck2", "Armv9_docs/partk/ck03/ck3", "Armv9_docs/partk/ck04/ck4", "Armv9_docs/partk/ck05/ck5", "Armv9_docs/partk/ck06/ck6", "Armv9_docs/partk/ck07/ck7", "Armv9_docs/partk/ck08/ck8", "Armv9_docs/partk/ck09/ck9", "Armv9_docs/partk/ck10/ck10", "Armv9_docs/partk/ck11/ck11", "Armv9_docs/partk/ck12/ck12", "Armv9_docs/partk/ck13/ck13", "Armv9_docs/partk/ck14/ck14", "Armv9_docs/partk/ck15/ck15", "Armv9_docs/partk/ck16/ck16", "Armv9_docs/partk/ck17/ck17", "Armv9_docs/partk/partk", "index"], "filenames": ["Armv9_docs/parta/ca1/a11.rst", "Armv9_docs/parta/ca1/a12.rst", "Armv9_docs/parta/ca1/a13.rst", "Armv9_docs/parta/ca1/a14.rst", "Armv9_docs/parta/ca1/a15.rst", "Armv9_docs/parta/ca1/a16.rst", "Armv9_docs/parta/ca1/a17.rst", "Armv9_docs/parta/ca1/ca1.rst", "Armv9_docs/parta/ca2/a21.rst", "Armv9_docs/parta/ca2/a22.rst", "Armv9_docs/parta/ca2/a23.rst", "Armv9_docs/parta/ca2/a24.rst", "Armv9_docs/parta/ca2/a25.rst", "Armv9_docs/parta/ca2/a26.rst", "Armv9_docs/parta/ca2/a27.rst", "Armv9_docs/parta/ca2/ca2.rst", "Armv9_docs/parta/ca3/a31.rst", "Armv9_docs/parta/ca3/ca3.rst", "Armv9_docs/parta/parta.rst", "Armv9_docs/partb/cb1/b11.rst", "Armv9_docs/partb/cb1/b12.rst", "Armv9_docs/partb/cb1/b13.rst", "Armv9_docs/partb/cb1/b14.rst", "Armv9_docs/partb/cb1/cb1.rst", "Armv9_docs/partb/cb2/b21.rst", "Armv9_docs/partb/cb2/b22.rst", "Armv9_docs/partb/cb2/b23.rst", "Armv9_docs/partb/cb2/b24.rst", "Armv9_docs/partb/cb2/b25.rst", "Armv9_docs/partb/cb2/b26.rst", "Armv9_docs/partb/cb2/b27.rst", "Armv9_docs/partb/cb2/b28.rst", "Armv9_docs/partb/cb2/b29.rst", "Armv9_docs/partb/cb2/cb2.rst", "Armv9_docs/partb/partb.rst", "Armv9_docs/partc/cc1/c11.rst", "Armv9_docs/partc/cc1/c12.rst", "Armv9_docs/partc/cc1/c13.rst", "Armv9_docs/partc/cc1/c14.rst", "Armv9_docs/partc/cc1/cc1.rst", "Armv9_docs/partc/cc2/cc2.rst", "Armv9_docs/partc/cc3/cc3.rst", "Armv9_docs/partc/cc4/cc4.rst", "Armv9_docs/partc/cc5/cc5.rst", "Armv9_docs/partc/cc6/cc6.rst", "Armv9_docs/partc/cc7/cc7.rst", "Armv9_docs/partc/cc8/cc8.rst", "Armv9_docs/partc/cc9/cc9.rst", "Armv9_docs/partc/partc.rst", "Armv9_docs/partd/cd01/cd1.rst", "Armv9_docs/partd/cd02/cd2.rst", "Armv9_docs/partd/cd03/cd3.rst", "Armv9_docs/partd/cd04/cd4.rst", "Armv9_docs/partd/cd05/cd5.rst", "Armv9_docs/partd/cd06/cd6.rst", "Armv9_docs/partd/cd07/cd7.rst", "Armv9_docs/partd/cd08/cd8.rst", "Armv9_docs/partd/cd09/cd9.rst", "Armv9_docs/partd/cd10/cd10.rst", "Armv9_docs/partd/cd11/cd11.rst", "Armv9_docs/partd/cd12/cd12.rst", "Armv9_docs/partd/cd13/cd13.rst", "Armv9_docs/partd/cd14/cd14.rst", "Armv9_docs/partd/cd15/cd15.rst", "Armv9_docs/partd/cd16/cd16.rst", "Armv9_docs/partd/cd17/cd17.rst", "Armv9_docs/partd/cd18/cd18.rst", "Armv9_docs/partd/cd19/cd19.rst", "Armv9_docs/partd/partd.rst", "Armv9_docs/parte/ce1/ce1.rst", "Armv9_docs/parte/ce2/ce2.rst", "Armv9_docs/parte/parte.rst", "Armv9_docs/partf/cf01/cf1.rst", "Armv9_docs/partf/cf02/cf2.rst", "Armv9_docs/partf/cf03/cf3.rst", "Armv9_docs/partf/cf04/cf4.rst", "Armv9_docs/partf/cf05/cf5.rst", "Armv9_docs/partf/cf06/cf6.rst", "Armv9_docs/partf/partf.rst", "Armv9_docs/partg/cg01/cg1.rst", "Armv9_docs/partg/cg02/cg2.rst", "Armv9_docs/partg/cg03/cg3.rst", "Armv9_docs/partg/cg04/cg4.rst", "Armv9_docs/partg/cg05/cg5.rst", "Armv9_docs/partg/cg06/cg6.rst", "Armv9_docs/partg/cg07/cg7.rst", "Armv9_docs/partg/cg08/cg8.rst", "Armv9_docs/partg/partg.rst", "Armv9_docs/parth/ch01/ch1.rst", "Armv9_docs/parth/ch02/ch2.rst", "Armv9_docs/parth/ch03/ch3.rst", "Armv9_docs/parth/ch04/ch4.rst", "Armv9_docs/parth/ch05/ch5.rst", "Armv9_docs/parth/ch06/ch6.rst", "Armv9_docs/parth/ch07/ch7.rst", "Armv9_docs/parth/ch08/ch8.rst", "Armv9_docs/parth/ch09/ch9.rst", "Armv9_docs/parth/parth.rst", "Armv9_docs/parti/ci01/ci1.rst", "Armv9_docs/parti/ci02/ci2.rst", "Armv9_docs/parti/ci03/ci3.rst", "Armv9_docs/parti/ci04/ci4.rst", "Armv9_docs/parti/ci05/ci5.rst", "Armv9_docs/parti/ci06/ci6.rst", "Armv9_docs/parti/parti.rst", "Armv9_docs/partj/cj01/cj1.rst", "Armv9_docs/partj/partj.rst", "Armv9_docs/partk/ck01/ck1.rst", "Armv9_docs/partk/ck02/ck2.rst", "Armv9_docs/partk/ck03/ck3.rst", "Armv9_docs/partk/ck04/ck4.rst", "Armv9_docs/partk/ck05/ck5.rst", "Armv9_docs/partk/ck06/ck6.rst", "Armv9_docs/partk/ck07/ck7.rst", "Armv9_docs/partk/ck08/ck8.rst", "Armv9_docs/partk/ck09/ck9.rst", "Armv9_docs/partk/ck10/ck10.rst", "Armv9_docs/partk/ck11/ck11.rst", "Armv9_docs/partk/ck12/ck12.rst", "Armv9_docs/partk/ck13/ck13.rst", "Armv9_docs/partk/ck14/ck14.rst", "Armv9_docs/partk/ck15/ck15.rst", "Armv9_docs/partk/ck16/ck16.rst", "Armv9_docs/partk/ck17/ck17.rst", "Armv9_docs/partk/partk.rst", "index.rst"], "titles": ["A1.1 About the Arm architecture", "A1.2 Architecture profiles", "A1.3 Arm architectural concepts", "A1.4 Supported data types", "A1.5 Floating-point support", "A1.6 The Arm memory model", "A1.7 Reliability, Availability, and Serviceability (RAS)", "Chapter A1 Introduction to the Arm Architecture", "A2.1 Armv8.0 architecture extensions", "A2.2 Architectural features within Armv8.0 architecture", "A2.3 The Armv8.1 architecture extension", "A2.4 The Armv8.2 architecture extension", "A2.5 The Armv8.3 architecture extension", "A2.6 The Armv8.4 architecture extension", "A2.7 The Armv8.5 architecture extension", "Chapter A2 Armv8-A Architecture Extensions", "A3.1 Armv9-A architecture extensions", "Chapter A3 Armv9 Architecture Extensions", "Part A Arm Architecture Introduction and Overview", "B1.1 About the Application level programmers\u2019 model", "B1.2 Registers in AArch64 Execution state", "B1.3 Software control features and EL0", "B1.4 SVE predicated instructions", "Chapter B1 The AArch64 Application Level Programmers\u2019 Model", "B2.1 About the Arm memory model", "B2.2 Atomicity in the Arm architecture", "B2.3 Definition of the Arm memory model", "B2.4 Caches and memory hierarchy", "B2.5 Alignment support", "B2.6 Endian support", "B2.7 Memory types and attributes", "B2.8 Mismatched memory attributes", "B2.9 Synchronization and semaphores", "Chapter B2 The AArch64 Application Level Memory Model", "Part B The AArch64 Application Level Architecture", "C1.1 About the A64 instruction set", "C1.2 Structure of the A64 assembler language", "C1.3 Address generation", "C1.4 Instruction aliases", "Chapter C1 The A64 Instruction Set", "Chapter C2 About the A64 Instruction Descriptions", "Chapter C3 A64 Instruction Set Overview", "Chapter C4 A64 Instruction Set Encoding", "Chapter C5 The A64 System Instruction Class", "Chapter C6 A64 Base Instruction Descriptions", "Chapter C7 A64 Advanced SIMD and Floating-point Instruction Descriptions", "Chapter C8 SVE Instruction Descriptions", "Chapter C9 SME Instruction Descriptions", "Part C The AArch64 Instruction Set", "Chapter D1 The AArch64 System Level Programmers\u2019 Model", "Chapter D2 AArch64 Self-hosted Debug", "Chapter D3 AArch64 Self-hosted Trace", "Chapter D4 The Embedded Trace Extension", "Chapter D5 ETE Protocol Descriptions", "Chapter D6 The Trace Buffer Extension", "Chapter D7 The AArch64 System Level Memory Model", "Chapter D8 The AArch64 Virtual Memory System Architecture", "Chapter D9 The Granule Protection Check Mechanism", "Chapter D10 The Memory Tagging Extension", "Chapter D11 The Generic Timer in AArch64 state", "Chapter D12 The Performance Monitors Extension", "Chapter D13 The Activity Monitors Extension", "Chapter D14 The Statistical Profiling Extension", "Chapter D15 Statistical Profiling Extension Sample Record Specification", "Chapter D16 The Branch Record Buffer Extension", "Chapter D17 RAS PE Architecture", "Chapter D18 AArch64 System Register Encoding", "Chapter D19 AArch64 System Register Descriptions", "Part D The AArch64 System Level Architecture", "Chapter E1 The AArch32 Application Level Programmers\u2019 Model", "Chapter E2 The AArch32 Application Level Memory Model", "Part E The AArch32 Application Level Architecture", "Chapter F1 About the T32 and A32 Instruction Descriptions", "Chapter F2 The AArch32 Instruction Sets Overview", "Chapter F3 T32 Instruction Set Encoding", "Chapter F4 A32 Instruction Set Encoding", "Chapter F5 T32 and A32 Base Instruction Set Instruction Descriptions", "Chapter F6 T32 and A32 Advanced SIMD and Floating-point Instruction Descriptions", "Part F The AArch32 Instruction Sets", "Chapter G1 The AArch32 System Level Programmers?? Model", "Chapter G2 AArch32 Self-hosted Debug", "Chapter G3 AArch32 Self-hosted Trace", "Chapter G4 The AArch32 System Level Memory Model", "Chapter G5 The AArch32 Virtual Memory System Architecture", "Chapter G6 The Generic Timer in AArch32 state", "Chapter G7 AArch32 System Register Encoding", "Chapter G8 AArch32 System Register Descriptions", "Part G The AArch32 System Level Architecture", "Chapter H1 About External Debug", "Chapter H2 Debug State", "Chapter H3 Halting Debug Events", "Chapter H4 The Debug Communication Channel and Instruction Transfer Register", "Chapter H5 The Embedded Cross-Trigger Interface", "Chapter H6 Debug Reset and Powerdown Support", "Chapter H7 The PC Sample-based Profiling Extension", "Chapter H8 About the External Debug Registers", "Chapter H9 External Debug Register Descriptions", "Part H External Debug", "Chapter I1 Requirements for Memory-mapped Components", "Chapter I2 System Level Implementation of the Generic Timer", "Chapter I3 Recommended External Interface to the Performance Monitors", "Chapter I4 Recommended External Interface to the Activity Monitors", "Chapter I5 RAS System Architecture", "Chapter I6 External System Control Register Descriptions", "Part I Memory-mapped Components of the Arm Architecture", "Chapter J1 Armv8 Pseudocode", "Part J Architectural Pseudocode", "Appendix K1 Architectural Constraints on UNPREDICTABLE Behaviors", "Appendix K2 Recommendations for Reporting Memory Attributes on an Interconnect", "Appendix K3 ETE Recommended Configurations", "Appendix K4 ETE and TRBE Software Usage Examples", "Appendix K5 Stages of Execution", "Appendix K6 Recommended External Debug Interface", "Appendix K7 Additional Information for Implementations of the Generic Timer", "Appendix K8 Legacy Instruction Syntax for AArch32 Instruction Sets", "Appendix K9 Address Translation Examples", "Appendix K10 Example OS Save and Restore Sequences", "Appendix K11 Recommended Upload and Download Processes for External Debug", "Appendix K12 Software Usage Examples", "Appendix K13 Barrier Litmus Tests", "Appendix K14 Random Number Generation", "Appendix K15 Legacy Feature Naming Convention", "Appendix K16 Arm Pseudocode Definition", "Appendix K17 Registers Index", "Part K Appendixes", "ARM V9 Architecture reference Manual\uff08Based on Version:0487J.a\uff09"], "terms": {"refer": 0, "describ": [0, 24], "in": [0, 23, 24, 33, 34, 68, 87, 125], "this": [0, 24], "manual": 0, "defin": [0, 24], "behavior": [0, 24, 124, 125], "of": [0, 24, 33, 34, 39, 48, 124, 125], "an": [0, 24, 124, 125], "abstract": 0, "machin": 0, "to": [0, 18, 24, 104, 125], "as": [0, 24], "process": [0, 124, 125], "element": [0, 24], "often": 0, "abbrevi": 0, "pe": [0, 68, 125], "implement": [0, 24, 104, 124, 125], "compliant": 0, "with": 0, "must": 0, "conform": 0, "it": [0, 24], "is": [0, 24], "not": [0, 24], "intend": [0, 24], "how": [0, 24], "build": 0, "nor": 0, "limit": 0, "scope": 0, "such": [0, 24], "beyond": 0, "except": 0, "where": [0, 24], "specifi": [0, 24], "differ": [0, 24], "programm": [0, 24, 34, 68, 71, 87, 125], "visibl": 0, "that": [0, 24], "be": [0, 24], "same": [0, 24], "simpl": [0, 24], "sequenti": [0, 24], "execut": [0, 23, 24, 34, 124, 125], "program": [0, 24], "on": [0, 24, 124], "doe": 0, "includ": [0, 24], "time": 0, "about": [7, 18, 23, 33, 34, 39, 48, 78, 97, 125], "profil": [7, 18, 68, 97, 125], "concept": [7, 18], "support": [7, 18, 33, 34, 97, 125], "data": [7, 18, 24], "type": [7, 18, 33, 34], "float": [7, 18, 48, 78, 125], "point": [7, 18, 24, 48, 78, 125], "memori": [7, 18, 34, 68, 71, 87, 124, 125], "model": [7, 18, 34, 68, 71, 87, 125], "reliabl": [7, 18], "avail": [7, 18], "and": [7, 23, 24, 33, 34, 48, 78, 97, 124], "servic": [7, 18], "ras": [7, 18, 68, 104, 125], "featur": [15, 18, 23, 24, 34, 124, 125], "within": [15, 18], "the": [15, 18, 97, 124, 125], "chapter": [18, 24, 34, 48, 68, 71, 78, 87, 97, 104, 106, 125], "a1": [18, 125], "a2": [18, 125], "armv8": [18, 24, 106, 125], "extens": [18, 68, 97, 125], "a3": [18, 125], "armv9": [18, 125], "regist": [23, 24, 34, 68, 87, 97, 104, 124, 125], "state": [23, 34, 68, 87, 97, 125], "softwar": [23, 24, 34, 124, 125], "control": [23, 24, 34, 104, 125], "el0": [23, 34], "sve": [23, 34, 48, 125], "predic": [23, 24, 34], "instruct": [23, 24, 34, 97, 124, 125], "architectur": [24, 33, 124], "weak": 24, "order": 24, "permit": 24, "observ": 24, "complet": 24, "access": 24, "from": 24, "follow": 24, "section": 24, "provid": 24, "definit": [24, 33, 34, 124, 125], "introduct": [24, 125], "contradict": 24, "found": 24, "those": 24, "general": 24, "basic": 24, "principl": 24, "are": 24, "has": 24, "similar": 24, "use": 24, "by": 24, "high": 24, "level": [24, 104, 125], "languag": [24, 39, 48], "or": 24, "java": 24, "for": [24, 104, 124, 125], "exampl": [24, 124, 125], "independ": 24, "reorder": 24, "seen": 24, "other": 24, "avoid": 24, "requir": [24, 104, 125], "multi": 24, "copi": 24, "atom": [24, 33, 34], "major": 24, "provis": 24, "barrier": [24, 124, 125], "compens": 24, "lack": 24, "case": 24, "would": 24, "need": 24, "address": [39, 48, 124, 125], "depend": 24, "creation": 24, "so": 24, "have": 24, "excess": 24, "number": [24, 124, 125], "explicit": 24, "common": 24, "situat": 24, "some": 24, "compil": 24, "if": 24, "feat_mte2": 24, "which": 24, "appli": 24, "alloc": 24, "tag": [24, 68, 125], "contain": 24, "space": [], "overview": [48, 78, 125], "page": 24, "161": 24, "arm": [33, 34, 124], "cach": [33, 34], "hierarchi": [33, 34], "align": [24, 33, 34], "endian": [24, 33, 34], "attribut": [24, 33, 34, 124, 125], "mismatch": [33, 34], "synchron": [24, 33, 34], "semaphor": [33, 34], "b1": [34, 125], "b2": [34, 125], "structur": [39, 48], "assembl": [39, 48], "generat": [24, 39, 48, 124, 125], "alias": [39, 48], "c1": [48, 125], "a64": [48, 125], "c2": [48, 125], "descript": [24, 48, 68, 78, 87, 97, 104, 125], "c3": [48, 125], "c4": [48, 125], "encod": [48, 68, 78, 87, 125], "c5": [48, 125], "system": [24, 48, 104, 125], "class": [48, 125], "c6": [48, 125], "base": [48, 78, 97], "c7": [48, 125], "advanc": [48, 78, 125], "simd": [48, 78, 125], "c8": [48, 125], "c9": [48, 125], "sme": [48, 125], "d1": [68, 125], "d2": [68, 125], "self": [68, 87, 125], "host": [68, 87, 125], "debug": [68, 87, 124, 125], "d3": [68, 125], "trace": [68, 87, 125], "d4": [68, 125], "embed": [68, 97, 125], "d5": [68, 125], "ete": [68, 124, 125], "protocol": [68, 125], "d6": [68, 125], "buffer": [68, 125], "d7": [24, 68, 125], "d8": [24, 68, 125], "virtual": [24, 68, 87, 125], "d9": [68, 125], "granul": [68, 125], "protect": [68, 125], "check": [24, 68, 125], "mechan": [68, 125], "d10": [68, 125], "d11": [68, 125], "generic": [68, 87, 104, 124, 125], "timer": [68, 87, 104, 124, 125], "d12": [68, 125], "perform": [24, 68, 104, 125], "monitor": [68, 104, 125], "d13": [68, 125], "activ": [68, 104, 125], "d14": [68, 125], "statist": [68, 125], "d15": [68, 125], "sampl": [68, 97, 125], "record": [68, 125], "specif": [68, 125], "d16": [68, 125], "branch": [68, 125], "d17": [68, 125], "d18": [68, 125], "d19": [68, 125], "e1": [71, 125], "e2": [71, 125], "part": 125, "aarch64": [24, 125], "applic": [24, 125], "set": [124, 125], "aarch32": [124, 125], "appendix": 125, "k1": [124, 125], "constraint": [124, 125], "unpredict": [124, 125], "k2": [124, 125], "recommend": [104, 124, 125], "report": [124, 125], "interconnect": [124, 125], "k3": [124, 125], "configur": [24, 124, 125], "k4": [124, 125], "trbe": [124, 125], "usag": [124, 125], "k5": [124, 125], "stage": [124, 125], "k6": [124, 125], "extern": [104, 124, 125], "interfac": [97, 104, 124, 125], "k7": [124, 125], "addit": [24, 124, 125], "inform": [24, 124, 125], "k8": [124, 125], "legaci": [124, 125], "syntax": [124, 125], "k9": [124, 125], "translat": [24, 124, 125], "k10": [124, 125], "os": [124, 125], "save": [124, 125], "restor": [124, 125], "sequenc": [124, 125], "k11": [124, 125], "upload": [124, 125], "download": [124, 125], "k12": [124, 125], "k13": [124, 125], "litmus": [124, 125], "test": [124, 125], "k14": [124, 125], "random": [124, 125], "k15": [124, 125], "name": [124, 125], "convent": [124, 125], "k16": [124, 125], "pseudocod": [24, 124, 125], "k17": [124, 125], "index": [124, 125], "j1": [106, 125], "map": [24, 125], "compon": 125, "i1": [104, 125], "i2": [104, 125], "i3": [104, 125], "i4": [104, 125], "i5": [104, 125], "i6": [104, 125], "h1": [97, 125], "h2": [97, 125], "h3": [97, 125], "halt": [97, 125], "event": [97, 125], "h4": [97, 125], "communic": [97, 125], "channel": [97, 125], "transfer": [97, 125], "h5": [97, 125], "cross": [97, 125], "trigger": [97, 125], "h6": [97, 125], "reset": [97, 125], "powerdown": [97, 125], "h7": [97, 125], "pc": [97, 125], "h8": [97, 125], "h9": [97, 125], "g1": [87, 125], "g2": [87, 125], "g3": [87, 125], "g4": [87, 125], "g5": [87, 125], "g6": [87, 125], "g7": [87, 125], "g8": [87, 125], "f1": [78, 125], "t32": [78, 125], "a32": [78, 125], "f2": [78, 125], "f3": [78, 125], "f4": [78, 125], "f5": [78, 125], "f6": [78, 125], "calcul": 24, "64": 24, "bit": 24, "howev": 24, "supervisori": 24, "can": 24, "top": 24, "eight": 24, "5894": 24, "done": 24, "63": 24, "56": 24, "consid": 24, "when": 24, "determin": 24, "whether": 24, "valid": 24, "never": 24, "propag": 24, "counter": 24, "rang": 24, "attempt": 24, "mmu": 24, "fault": 24, "might": 24, "overflow": 24, "more": 24, "see": 24, "5763": 24, "mem": 24, "function": 24, "make": 24, "ignor": 24, "accesstyp": 24, "note": 24, "transpar": 24, "mainten": 24, "associ": 24, "handl": 24, "these": 24, "also": 24, "oper": 24, "relat": 24, "5802": 24, "unalign": 24, "mutual": 24, "exclus": 24, "normal": 24, "bulk": 24, "both": 24, "read": 24, "write": 24, "onli": 24, "devic": 24, "forbid": 24, "specul": 24, "ani": 24, "mean": 24, "suitabl": 24, "sensit": 24, "locat": 24, "assign": 24, "peripher": 24, "usual": 24, "effect": 24, "they": 24, "prevent": 24, "aggreg": 24, "maintain": 24, "size": 24, "gather": 24, "217": 24, "preserv": 24, "singl": 24, "218": 24, "indic": 24, "acknowledg": 24, "than": 24, "at": 24, "end": 24, "earli": 24, "219": 24, "210": 24, "earlier": 24, "version": 24, "strong": 24, "214": 24, "onto": 24, "iczfsi": [], "vector": 24, "written": 24, "amount": 24, "itjqjf": [], "do": 24, "valu": 24, "ilgghh": [], "each": 24, "there": 24, "affect": 24, "area": 24, "162": 24, "relax": 24, "184": 24, "load": 24, "store": 24, "multipl": 24, "203": 24, "208": 24, "220": 24}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"welcom": [], "to": [7, 100, 101], "armv9_arch": [], "document": [], "indic": 125, "and": [6, 18, 21, 27, 30, 32, 45, 72, 76, 77, 91, 93, 110, 116, 117, 125], "tabl": 125, "a1": [0, 1, 2, 3, 4, 5, 6, 7], "about": [0, 19, 24, 35, 40, 72, 88, 95], "the": [0, 5, 7, 10, 11, 12, 13, 14, 19, 23, 24, 25, 26, 33, 34, 35, 36, 39, 40, 43, 48, 49, 52, 54, 55, 56, 57, 58, 59, 60, 61, 62, 64, 68, 69, 70, 71, 72, 73, 78, 79, 82, 83, 84, 87, 91, 92, 94, 95, 99, 100, 101, 104, 113], "arm": [0, 2, 5, 7, 18, 24, 25, 26, 104, 122, 125], "architectur": [0, 1, 2, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 25, 34, 56, 65, 68, 71, 83, 87, 102, 104, 106, 107, 125], "profil": [1, 62, 63, 94], "concept": 2, "support": [3, 4, 28, 29, 93], "data": 3, "type": [3, 24, 30], "float": [4, 45, 77], "point": [4, 45, 77], "memori": [5, 24, 26, 27, 30, 31, 33, 55, 56, 58, 70, 82, 83, 98, 104, 108], "model": [5, 19, 23, 24, 26, 33, 49, 55, 69, 70, 79, 82], "reliabl": 6, "avail": 6, "servic": 6, "ras": [6, 65, 102], "chapter": [7, 15, 17, 23, 33, 39, 40, 41, 42, 43, 44, 45, 46, 47, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 69, 70, 72, 73, 74, 75, 76, 77, 79, 80, 81, 82, 83, 84, 85, 86, 88, 89, 90, 91, 92, 93, 94, 95, 96, 98, 99, 100, 101, 102, 103, 105], "introduct": [7, 18], "content": [7, 15, 17, 18, 23, 33, 34, 39, 48, 68, 71, 78, 87, 97, 104, 106, 124, 125], "a2": [8, 9, 10, 11, 12, 13, 14, 15], "armv8": [8, 9, 10, 11, 12, 13, 14, 15, 105], "extens": [8, 10, 11, 12, 13, 14, 15, 16, 17, 52, 54, 58, 60, 61, 62, 63, 64, 94], "featur": [9, 21, 121], "within": 9, "a3": [16, 17], "armv9": [16, 17], "part": [18, 34, 48, 68, 71, 78, 87, 97, 104, 106, 124], "overview": [18, 24, 41, 73], "b1": [19, 20, 21, 22, 23], "applic": [19, 23, 33, 34, 69, 70, 71], "level": [19, 23, 33, 34, 49, 55, 68, 69, 70, 71, 79, 82, 87, 99], "programm": [19, 23, 49, 69, 79], "regist": [20, 66, 67, 85, 86, 91, 95, 96, 103, 123], "in": [20, 25, 59, 84], "aarch64": [20, 23, 33, 34, 48, 49, 50, 51, 55, 56, 59, 66, 67, 68], "execut": [20, 111], "state": [20, 59, 84, 89], "softwar": [21, 110, 118], "control": [21, 103], "el0": 21, "sve": [22, 24, 46], "predic": 22, "instruct": [22, 35, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 72, 73, 74, 75, 76, 77, 78, 91, 114], "b2": [24, 25, 26, 27, 28, 29, 30, 31, 32, 33], "atom": 25, "definit": [26, 122], "of": [26, 36, 99, 104, 111, 113], "cach": 27, "hierarchi": 27, "align": 28, "endian": 29, "attribut": [30, 31, 108], "mismatch": 31, "synchron": 32, "semaphor": 32, "c1": [35, 36, 37, 38, 39], "a64": [35, 36, 39, 40, 41, 42, 43, 44, 45], "set": [35, 39, 41, 42, 48, 73, 74, 75, 76, 78, 114], "structur": 36, "assembl": 36, "languag": 36, "address": [24, 37, 115], "generat": [37, 120], "alias": 38, "c2": 40, "descript": [40, 44, 45, 46, 47, 53, 67, 72, 76, 77, 86, 96, 103], "c3": 41, "c4": 42, "encod": [42, 66, 74, 75, 85], "c5": 43, "system": [43, 49, 55, 56, 66, 67, 68, 79, 82, 83, 85, 86, 87, 99, 102, 103], "class": 43, "c6": 44, "base": [44, 76, 94, 125], "c7": 45, "advanc": [45, 77], "simd": [45, 77], "c8": 46, "c9": 47, "sme": 47, "d1": 49, "d2": 50, "self": [50, 51, 80, 81], "host": [50, 51, 80, 81], "debug": [50, 80, 88, 89, 90, 91, 93, 95, 96, 97, 112, 117], "d3": 51, "trace": [51, 52, 54, 81], "d4": 52, "embed": [52, 92], "d5": 53, "ete": [53, 109, 110], "protocol": 53, "d6": 54, "buffer": [54, 64], "d7": 55, "d8": 56, "virtual": [56, 83], "d9": 57, "granul": 57, "protect": 57, "check": 57, "mechan": 57, "d10": 58, "tag": 58, "d11": 59, "generic": [59, 84, 99, 113], "timer": [59, 84, 99, 113], "d12": 60, "perform": [60, 100], "monitor": [60, 61, 100, 101], "d13": 61, "activ": [61, 101], "d14": 62, "statist": [62, 63], "d15": 63, "sampl": [63, 94], "record": [63, 64], "specif": 63, "d16": 64, "branch": 64, "d17": 65, "pe": 65, "d18": 66, "d19": 67, "e1": 69, "aarch32": [69, 70, 71, 73, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 114], "e2": 70, "f1": 72, "t32": [72, 74, 76, 77], "a32": [72, 75, 76, 77], "f2": 73, "f3": 74, "f4": 75, "f5": 76, "f6": 77, "g1": 79, "g2": 80, "g3": 81, "g4": 82, "g5": 83, "g6": 84, "g7": 85, "g8": 86, "extern": [88, 95, 96, 97, 100, 101, 103, 112, 117], "h1": 88, "h2": 89, "h3": 90, "halt": 90, "event": 90, "h4": 91, "communic": 91, "channel": 91, "transfer": 91, "h5": 92, "cross": 92, "trigger": 92, "interfac": [92, 100, 101, 112], "h6": 93, "reset": 93, "powerdown": 93, "h7": 94, "pc": 94, "h8": 95, "h9": 96, "map": [98, 104], "compon": [98, 104], "i1": 98, "requir": 98, "for": [98, 108, 113, 114, 117], "i2": 99, "implement": [99, 113], "i3": 100, "recommend": [100, 101, 108, 109, 112, 117], "i4": 101, "i5": 102, "i6": 103, "pseudocod": [105, 106, 122], "j1": 105, "appendix": [107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124], "k1": 107, "constraint": 107, "on": [107, 108, 125], "unpredict": 107, "behavior": 107, "k2": 108, "report": 108, "an": 108, "interconnect": 108, "k3": 109, "configur": 109, "k4": 110, "trbe": 110, "usag": [110, 118], "exampl": [110, 115, 116, 118], "k5": 111, "stage": 111, "k6": 112, "k7": 113, "addit": 113, "inform": 113, "k8": 114, "legaci": [114, 121], "syntax": 114, "k9": 115, "translat": 115, "k10": 116, "os": 116, "save": 116, "restor": 116, "sequenc": 116, "k11": 117, "upload": 117, "download": 117, "process": 117, "k12": 118, "k13": 119, "barrier": 119, "litmus": 119, "test": 119, "k14": 120, "random": 120, "number": 120, "k15": 121, "name": 121, "convent": 121, "k16": 122, "k17": 123, "index": 123, "v9": 125, "refer": 125, "manual": 125, "version": 125, "0487j": 125, "space": 24}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 60}, "alltitles": {"A1.1 About the Arm architecture": [[0, "a1-1-about-the-arm-architecture"]], "A1.2 Architecture profiles": [[1, "a1-2-architecture-profiles"]], "A1.3 Arm architectural concepts": [[2, "a1-3-arm-architectural-concepts"]], "A1.4 Supported data types": [[3, "a1-4-supported-data-types"]], "A1.5 Floating-point support": [[4, "a1-5-floating-point-support"]], "A1.6 The Arm memory model": [[5, "a1-6-the-arm-memory-model"]], "A1.7 Reliability, Availability, and Serviceability (RAS)": [[6, "a1-7-reliability-availability-and-serviceability-ras"]], "A2.1 Armv8.0 architecture extensions": [[8, "a2-1-armv8-0-architecture-extensions"]], "A2.2 Architectural features within Armv8.0 architecture": [[9, "a2-2-architectural-features-within-armv8-0-architecture"]], "A2.3 The Armv8.1 architecture extension": [[10, "a2-3-the-armv8-1-architecture-extension"]], "A2.4 The Armv8.2 architecture extension": [[11, "a2-4-the-armv8-2-architecture-extension"]], "A2.5 The Armv8.3 architecture extension": [[12, "a2-5-the-armv8-3-architecture-extension"]], "A2.6 The Armv8.4 architecture extension": [[13, "a2-6-the-armv8-4-architecture-extension"]], "A2.7 The Armv8.5 architecture extension": [[14, "a2-7-the-armv8-5-architecture-extension"]], "A3.1 Armv9-A architecture extensions": [[16, "a3-1-armv9-a-architecture-extensions"]], "B1.1 About the Application level programmers\u2019 model": [[19, "b1-1-about-the-application-level-programmers-model"]], "B1.2 Registers in AArch64 Execution state": [[20, "b1-2-registers-in-aarch64-execution-state"]], "B1.3 Software control features and EL0": [[21, "b1-3-software-control-features-and-el0"]], "B1.4 SVE predicated instructions": [[22, "b1-4-sve-predicated-instructions"]], "B2.2 Atomicity in the Arm architecture": [[25, "b2-2-atomicity-in-the-arm-architecture"]], "B2.3 Definition of the Arm memory model": [[26, "b2-3-definition-of-the-arm-memory-model"]], "B2.4 Caches and memory hierarchy": [[27, "b2-4-caches-and-memory-hierarchy"]], "B2.5 Alignment support": [[28, "b2-5-alignment-support"]], "B2.6 Endian support": [[29, "b2-6-endian-support"]], "B2.7 Memory types and attributes": [[30, "b2-7-memory-types-and-attributes"]], "B2.8 Mismatched memory attributes": [[31, "b2-8-mismatched-memory-attributes"]], "B2.9 Synchronization and semaphores": [[32, "b2-9-synchronization-and-semaphores"]], "C1.1 About the A64 instruction set": [[35, "c1-1-about-the-a64-instruction-set"]], "C1.2 Structure of the A64 assembler language": [[36, "c1-2-structure-of-the-a64-assembler-language"]], "C1.3 Address generation": [[37, "c1-3-address-generation"]], "C1.4 Instruction aliases": [[38, "c1-4-instruction-aliases"]], "Chapter A1 Introduction to the Arm Architecture": [[7, "chapter-a1-introduction-to-the-arm-architecture"]], "Contents:": [[7, null], [15, null], [17, null], [18, null], [23, null], [33, null], [34, null], [39, null], [48, null], [68, null], [71, null], [87, null], [97, null], [104, null], [106, null], [124, null], [125, null], [78, null]], "Chapter A2 Armv8-A Architecture Extensions": [[15, "chapter-a2-armv8-a-architecture-extensions"]], "Chapter A3 Armv9 Architecture Extensions": [[17, "chapter-a3-armv9-architecture-extensions"]], "Part A Arm Architecture Introduction and Overview": [[18, "part-a-arm-architecture-introduction-and-overview"]], "Chapter B1 The AArch64 Application Level Programmers\u2019 Model": [[23, "chapter-b1-the-aarch64-application-level-programmers-model"]], "Chapter B2 The AArch64 Application Level Memory Model": [[33, "chapter-b2-the-aarch64-application-level-memory-model"]], "Part B The AArch64 Application Level Architecture": [[34, "part-b-the-aarch64-application-level-architecture"]], "Chapter C1 The A64 Instruction Set": [[39, "chapter-c1-the-a64-instruction-set"]], "Chapter C2 About the A64 Instruction Descriptions": [[40, "chapter-c2-about-the-a64-instruction-descriptions"]], "Chapter C3 A64 Instruction Set Overview": [[41, "chapter-c3-a64-instruction-set-overview"]], "Chapter C4 A64 Instruction Set Encoding": [[42, "chapter-c4-a64-instruction-set-encoding"]], "Chapter C5 The A64 System Instruction Class": [[43, "chapter-c5-the-a64-system-instruction-class"]], "Chapter C6 A64 Base Instruction Descriptions": [[44, "chapter-c6-a64-base-instruction-descriptions"]], "Chapter C7 A64 Advanced SIMD and Floating-point Instruction Descriptions": [[45, "chapter-c7-a64-advanced-simd-and-floating-point-instruction-descriptions"]], "Chapter C8 SVE Instruction Descriptions": [[46, "chapter-c8-sve-instruction-descriptions"]], "Chapter C9 SME Instruction Descriptions": [[47, "chapter-c9-sme-instruction-descriptions"]], "Part C The AArch64 Instruction Set": [[48, "part-c-the-aarch64-instruction-set"]], "Chapter D1 The AArch64 System Level Programmers\u2019 Model": [[49, "chapter-d1-the-aarch64-system-level-programmers-model"]], "Chapter D2 AArch64 Self-hosted Debug": [[50, "chapter-d2-aarch64-self-hosted-debug"]], "Chapter D3 AArch64 Self-hosted Trace": [[51, "chapter-d3-aarch64-self-hosted-trace"]], "Chapter D4 The Embedded Trace Extension": [[52, "chapter-d4-the-embedded-trace-extension"]], "Chapter D5 ETE Protocol Descriptions": [[53, "chapter-d5-ete-protocol-descriptions"]], "Chapter D6 The Trace Buffer Extension": [[54, "chapter-d6-the-trace-buffer-extension"]], "Chapter D7 The AArch64 System Level Memory Model": [[55, "chapter-d7-the-aarch64-system-level-memory-model"]], "Chapter D8 The AArch64 Virtual Memory System Architecture": [[56, "chapter-d8-the-aarch64-virtual-memory-system-architecture"]], "Chapter D9 The Granule Protection Check Mechanism": [[57, "chapter-d9-the-granule-protection-check-mechanism"]], "Chapter D10 The Memory Tagging Extension": [[58, "chapter-d10-the-memory-tagging-extension"]], "Chapter D11 The Generic Timer in AArch64 state": [[59, "chapter-d11-the-generic-timer-in-aarch64-state"]], "Chapter D12 The Performance Monitors Extension": [[60, "chapter-d12-the-performance-monitors-extension"]], "Chapter D13 The Activity Monitors Extension": [[61, "chapter-d13-the-activity-monitors-extension"]], "Chapter D14 The Statistical Profiling Extension": [[62, "chapter-d14-the-statistical-profiling-extension"]], "Chapter D15 Statistical Profiling Extension Sample Record Specification": [[63, "chapter-d15-statistical-profiling-extension-sample-record-specification"]], "Chapter D16 The Branch Record Buffer Extension": [[64, "chapter-d16-the-branch-record-buffer-extension"]], "Chapter D17 RAS PE Architecture": [[65, "chapter-d17-ras-pe-architecture"]], "Chapter D18 AArch64 System Register Encoding": [[66, "chapter-d18-aarch64-system-register-encoding"]], "Chapter D19 AArch64 System Register Descriptions": [[67, "chapter-d19-aarch64-system-register-descriptions"]], "Part D The AArch64 System Level Architecture": [[68, "part-d-the-aarch64-system-level-architecture"]], "Chapter E1 The AArch32 Application Level Programmers\u2019 Model": [[69, "chapter-e1-the-aarch32-application-level-programmers-model"]], "Chapter E2 The AArch32 Application Level Memory Model": [[70, "chapter-e2-the-aarch32-application-level-memory-model"]], "Part E The AArch32 Application Level Architecture": [[71, "part-e-the-aarch32-application-level-architecture"]], "Chapter G1 The AArch32 System Level Programmers?? Model": [[79, "chapter-g1-the-aarch32-system-level-programmers-model"]], "Chapter G2 AArch32 Self-hosted Debug": [[80, "chapter-g2-aarch32-self-hosted-debug"]], "Chapter G3 AArch32 Self-hosted Trace": [[81, "chapter-g3-aarch32-self-hosted-trace"]], "Chapter G4 The AArch32 System Level Memory Model": [[82, "chapter-g4-the-aarch32-system-level-memory-model"]], "Chapter G5 The AArch32 Virtual Memory System Architecture": [[83, "chapter-g5-the-aarch32-virtual-memory-system-architecture"]], "Chapter G6 The Generic Timer in AArch32 state": [[84, "chapter-g6-the-generic-timer-in-aarch32-state"]], "Chapter G7 AArch32 System Register Encoding": [[85, "chapter-g7-aarch32-system-register-encoding"]], "Chapter G8 AArch32 System Register Descriptions": [[86, "chapter-g8-aarch32-system-register-descriptions"]], "Part G The AArch32 System Level Architecture": [[87, "part-g-the-aarch32-system-level-architecture"]], "Chapter H1 About External Debug": [[88, "chapter-h1-about-external-debug"]], "Chapter H2 Debug State": [[89, "chapter-h2-debug-state"]], "Chapter H3 Halting Debug Events": [[90, "chapter-h3-halting-debug-events"]], "Chapter H4 The Debug Communication Channel and Instruction Transfer Register": [[91, "chapter-h4-the-debug-communication-channel-and-instruction-transfer-register"]], "Chapter H5 The Embedded Cross-Trigger Interface": [[92, "chapter-h5-the-embedded-cross-trigger-interface"]], "Chapter H6 Debug Reset and Powerdown Support": [[93, "chapter-h6-debug-reset-and-powerdown-support"]], "Chapter H7 The PC Sample-based Profiling Extension": [[94, "chapter-h7-the-pc-sample-based-profiling-extension"]], "Chapter H8 About the External Debug Registers": [[95, "chapter-h8-about-the-external-debug-registers"]], "Chapter H9 External Debug Register Descriptions": [[96, "chapter-h9-external-debug-register-descriptions"]], "Part H External Debug": [[97, "part-h-external-debug"]], "Chapter I1 Requirements for Memory-mapped Components": [[98, "chapter-i1-requirements-for-memory-mapped-components"]], "Chapter I2 System Level Implementation of the Generic Timer": [[99, "chapter-i2-system-level-implementation-of-the-generic-timer"]], "Chapter I3 Recommended External Interface to the Performance Monitors": [[100, "chapter-i3-recommended-external-interface-to-the-performance-monitors"]], "Chapter I4 Recommended External Interface to the Activity Monitors": [[101, "chapter-i4-recommended-external-interface-to-the-activity-monitors"]], "Chapter I5 RAS System Architecture": [[102, "chapter-i5-ras-system-architecture"]], "Chapter I6 External System Control Register Descriptions": [[103, "chapter-i6-external-system-control-register-descriptions"]], "Part I Memory-mapped Components of the Arm Architecture": [[104, "part-i-memory-mapped-components-of-the-arm-architecture"]], "Chapter J1 Armv8 Pseudocode": [[105, "chapter-j1-armv8-pseudocode"]], "Part J Architectural Pseudocode": [[106, "part-j-architectural-pseudocode"]], "Appendix K1 Architectural Constraints on UNPREDICTABLE Behaviors": [[107, "appendix-k1-architectural-constraints-on-unpredictable-behaviors"]], "Appendix K2 Recommendations for Reporting Memory Attributes on an Interconnect": [[108, "appendix-k2-recommendations-for-reporting-memory-attributes-on-an-interconnect"]], "Appendix K3 ETE Recommended Configurations": [[109, "appendix-k3-ete-recommended-configurations"]], "Appendix K4 ETE and TRBE Software Usage Examples": [[110, "appendix-k4-ete-and-trbe-software-usage-examples"]], "Appendix K5 Stages of Execution": [[111, "appendix-k5-stages-of-execution"]], "Appendix K6 Recommended External Debug Interface": [[112, "appendix-k6-recommended-external-debug-interface"]], "Appendix K7 Additional Information for Implementations of the Generic Timer": [[113, "appendix-k7-additional-information-for-implementations-of-the-generic-timer"]], "Appendix K8 Legacy Instruction Syntax for AArch32 Instruction Sets": [[114, "appendix-k8-legacy-instruction-syntax-for-aarch32-instruction-sets"]], "Appendix K9 Address Translation Examples": [[115, "appendix-k9-address-translation-examples"]], "Appendix K10 Example OS Save and Restore Sequences": [[116, "appendix-k10-example-os-save-and-restore-sequences"]], "Appendix K11 Recommended Upload and Download Processes for External Debug": [[117, "appendix-k11-recommended-upload-and-download-processes-for-external-debug"]], "Appendix K12 Software Usage Examples": [[118, "appendix-k12-software-usage-examples"]], "Appendix K13 Barrier Litmus Tests": [[119, "appendix-k13-barrier-litmus-tests"]], "Appendix K14 Random Number Generation": [[120, "appendix-k14-random-number-generation"]], "Appendix K15 Legacy Feature Naming Convention": [[121, "appendix-k15-legacy-feature-naming-convention"]], "Appendix K16 Arm Pseudocode Definition": [[122, "appendix-k16-arm-pseudocode-definition"]], "Appendix K17 Registers Index": [[123, "appendix-k17-registers-index"]], "Part K Appendixes": [[124, "part-k-appendixes"]], "ARM V9 Architecture reference Manual\uff08Based on Version:0487J.a\uff09": [[125, "arm-v9-architecture-reference-manual-based-on-version-0487j-a"]], "Indices and tables": [[125, "indices-and-tables"]], "Chapter F1 About the T32 and A32 Instruction Descriptions": [[72, "chapter-f1-about-the-t32-and-a32-instruction-descriptions"]], "Chapter F6 T32 and A32 Advanced SIMD and Floating-point Instruction Descriptions": [[77, "chapter-f6-t32-and-a32-advanced-simd-and-floating-point-instruction-descriptions"]], "Chapter F5 T32 and A32 Base Instruction Set Instruction Descriptions": [[76, "chapter-f5-t32-and-a32-base-instruction-set-instruction-descriptions"]], "Chapter F4 A32 Instruction Set Encoding": [[75, "chapter-f4-a32-instruction-set-encoding"]], "Chapter F3 T32 Instruction Set Encoding": [[74, "chapter-f3-t32-instruction-set-encoding"]], "Chapter F2 The AArch32 Instruction Sets Overview": [[73, "chapter-f2-the-aarch32-instruction-sets-overview"]], "Part F The AArch32 Instruction Sets": [[78, "part-f-the-aarch32-instruction-sets"]], "B2.1 About the Arm memory model": [[24, "b2-1-about-the-arm-memory-model"]], "B2.1.1 Address space": [[24, "b2-1-1-address-space"]], "B2.1.2 Memory type overview": [[24, "b2-1-2-memory-type-overview"]], "B2.1.3 SVE memory model": [[24, "b2-1-3-sve-memory-model"]]}, "indexentries": {}})