
STM32L412KBx_CID_REG_SSD1306_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035c0  08000190  08000190  00010190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 ccmram        0000018c  08003750  08003750  00013750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000008e4  080038dc  080038dc  000138dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  080041c0  080041c0  00020090  2**0
                  CONTENTS
  5 .ARM          00000000  080041c0  080041c0  00020090  2**0
                  CONTENTS
  6 .preinit_array 00000000  080041c0  080041c0  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000008  080041c0  080041c0  000141c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000008  080041c8  080041c8  000141c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000090  20000000  080041d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000056c  20000090  08004260  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005fc  08004260  000205fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015ed6  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002893  00000000  00000000  00035f96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000828  00000000  00000000  00038830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000700  00000000  00000000  00039058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001390d  00000000  00000000  00039758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000baca  00000000  00000000  0004d065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006a129  00000000  00000000  00058b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000c2c58  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001f68  00000000  00000000  000c2cac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003734 	.word	0x08003734

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08003734 	.word	0x08003734

080001d0 <main>:
FONT_INFO CurrentFont;

uint8_t zmienna1, zmienna2, zmienna3;
void key_proc1(void);

int main(void) {
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
	SystemClock_Config();
 80001d4:	f001 fb9e 	bl	8001914 <SystemClock_Config>
	RCC_gpio_init();
 80001d8:	f001 fe30 	bl	8001e3c <RCC_gpio_init>
	sw_led_debug_init();
 80001dc:	f001 feb0 	bl	8001f40 <sw_led_debug_init>
	sw_softTimers_init( 1, MICRO_SEC );
 80001e0:	2102      	movs	r1, #2
 80001e2:	2001      	movs	r0, #1
 80001e4:	f002 fcc3 	bl	8002b6e <sw_softTimers_init>

	sw_i2c_simple_init();
 80001e8:	f001 fa72 	bl	80016d0 <sw_i2c_simple_init>
	delay_ms(100);
 80001ec:	2064      	movs	r0, #100	; 0x64
 80001ee:	f002 fd69 	bl	8002cc4 <delay_ms>

	sw_ssd1306_init();
 80001f2:	f001 ffbd 	bl	8002170 <sw_ssd1306_init>
	delay_ms(100);
 80001f6:	2064      	movs	r0, #100	; 0x64
 80001f8:	f002 fd64 	bl	8002cc4 <delay_ms>

//	VL53L0X__setup();
	delay_ms(100);
 80001fc:	2064      	movs	r0, #100	; 0x64
 80001fe:	f002 fd61 	bl	8002cc4 <delay_ms>

	if ( vcnl4010_init() ) {
 8000202:	f001 fd27 	bl	8001c54 <vcnl4010_init>
//		glcd_puts( 0, 0, "VCNL4010 initialized", 1 );

	} else {
//		glcd_puts( 0, 0, "ERROR", 1 );
	}
	delay_ms(100);
 8000206:	2064      	movs	r0, #100	; 0x64
 8000208:	f002 fd5c 	bl	8002cc4 <delay_ms>
//	MPU6050__calibrateGyro(50);

//	I2CSTATUS status = sw_i2c_IsDeviceReady( ADDRESS_DEFAULT << 1, 3, 3 );
//	sw_i2c_slave_test( ADDRESS_DEFAULT << 1 );

	softTimer3 = 200;
 800020c:	4b12      	ldr	r3, [pc, #72]	; (8000258 <main+0x88>)
 800020e:	22c8      	movs	r2, #200	; 0xc8
 8000210:	801a      	strh	r2, [r3, #0]
	register_measure_callback( pomiar );
 8000212:	4812      	ldr	r0, [pc, #72]	; (800025c <main+0x8c>)
 8000214:	f001 fcb2 	bl	8001b7c <register_measure_callback>

//	paj7620_init( fps_120 );
	delay_ms(100);
 8000218:	2064      	movs	r0, #100	; 0x64
 800021a:	f002 fd53 	bl	8002cc4 <delay_ms>

//    register_gesture_callback( my_gesture, NULL );
	gpio_pin_cfg( PORTB, PB4, gpio_mode_in_PU );
 800021e:	2210      	movs	r2, #16
 8000220:	2110      	movs	r1, #16
 8000222:	480f      	ldr	r0, [pc, #60]	; (8000260 <main+0x90>)
 8000224:	f001 fd78 	bl	8001d18 <gpio_pin_cfg>
	register_keyboard_callback(keyboard);
 8000228:	480e      	ldr	r0, [pc, #56]	; (8000264 <main+0x94>)
 800022a:	f000 fbf5 	bl	8000a18 <register_keyboard_callback>

	softTimer3 = 500;
 800022e:	4b0a      	ldr	r3, [pc, #40]	; (8000258 <main+0x88>)
 8000230:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000234:	801a      	strh	r2, [r3, #0]
	while(1) {

//		SW_VCNL4010_MEASURE_EVENT();
//		PAJ7620_EVENT();

		if (softTimer2 == 0) {
 8000236:	4b0c      	ldr	r3, [pc, #48]	; (8000268 <main+0x98>)
 8000238:	881b      	ldrh	r3, [r3, #0]
 800023a:	b29b      	uxth	r3, r3
 800023c:	2b00      	cmp	r3, #0
 800023e:	d102      	bne.n	8000246 <main+0x76>
			softTimer2 = 200;
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <main+0x98>)
 8000242:	22c8      	movs	r2, #200	; 0xc8
 8000244:	801a      	strh	r2, [r3, #0]
//			sw_led_xor();

//			mpu6050_test_loop();
//			VL53L0X__loop();
		}
		if ( !softTimer3 ) {
 8000246:	4b04      	ldr	r3, [pc, #16]	; (8000258 <main+0x88>)
 8000248:	881b      	ldrh	r3, [r3, #0]
 800024a:	b29b      	uxth	r3, r3
 800024c:	2b00      	cmp	r3, #0
 800024e:	d1f2      	bne.n	8000236 <main+0x66>
			softTimer3 = 100;
 8000250:	4b01      	ldr	r3, [pc, #4]	; (8000258 <main+0x88>)
 8000252:	2264      	movs	r2, #100	; 0x64
 8000254:	801a      	strh	r2, [r3, #0]
		if (softTimer2 == 0) {
 8000256:	e7ee      	b.n	8000236 <main+0x66>
 8000258:	200005ee 	.word	0x200005ee
 800025c:	08000495 	.word	0x08000495
 8000260:	48000400 	.word	0x48000400
 8000264:	0800026d 	.word	0x0800026d
 8000268:	200005da 	.word	0x200005da

0800026c <keyboard>:
		}
	}
}


void keyboard(void) {
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0
	static int8_t counter, counter2;
	if ( keyboard_ptr()->shortPRESS == true ) {
 8000270:	f000 fbc8 	bl	8000a04 <keyboard_ptr>
 8000274:	4603      	mov	r3, r0
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	2b00      	cmp	r3, #0
 800027a:	d019      	beq.n	80002b0 <keyboard+0x44>
//		sw_led_on();
//		sw_led_start_blinking( 2, 100 );
		TEXT_display_float( 0, 0,  ++counter,  	&TextX );
 800027c:	4b3e      	ldr	r3, [pc, #248]	; (8000378 <keyboard+0x10c>)
 800027e:	f993 3000 	ldrsb.w	r3, [r3]
 8000282:	b2db      	uxtb	r3, r3
 8000284:	3301      	adds	r3, #1
 8000286:	b2db      	uxtb	r3, r3
 8000288:	b25a      	sxtb	r2, r3
 800028a:	4b3b      	ldr	r3, [pc, #236]	; (8000378 <keyboard+0x10c>)
 800028c:	701a      	strb	r2, [r3, #0]
 800028e:	4b3a      	ldr	r3, [pc, #232]	; (8000378 <keyboard+0x10c>)
 8000290:	f993 3000 	ldrsb.w	r3, [r3]
 8000294:	ee07 3a90 	vmov	s15, r3
 8000298:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800029c:	4a37      	ldr	r2, [pc, #220]	; (800037c <keyboard+0x110>)
 800029e:	eeb0 0a67 	vmov.f32	s0, s15
 80002a2:	2100      	movs	r1, #0
 80002a4:	2000      	movs	r0, #0
 80002a6:	f002 fafb 	bl	80028a0 <TEXT_display_float>
		sw_ssd1306_display();
 80002aa:	f001 feeb 	bl	8002084 <sw_ssd1306_display>
	if ( keyboard_ptr()->keyREPEAT == true ) {
		TEXT_display_float( 0, 0,  ++counter,  	&TextX );
		sw_ssd1306_display();
		sw_led_xor();
	}
}
 80002ae:	e060      	b.n	8000372 <keyboard+0x106>
	if ( keyboard_ptr()->mediumPRESS == true ) {
 80002b0:	f000 fba8 	bl	8000a04 <keyboard_ptr>
 80002b4:	4603      	mov	r3, r0
 80002b6:	785b      	ldrb	r3, [r3, #1]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d019      	beq.n	80002f0 <keyboard+0x84>
		TEXT_display_float( 0, 0,  --counter,  	&TextX );
 80002bc:	4b2e      	ldr	r3, [pc, #184]	; (8000378 <keyboard+0x10c>)
 80002be:	f993 3000 	ldrsb.w	r3, [r3]
 80002c2:	b2db      	uxtb	r3, r3
 80002c4:	3b01      	subs	r3, #1
 80002c6:	b2db      	uxtb	r3, r3
 80002c8:	b25a      	sxtb	r2, r3
 80002ca:	4b2b      	ldr	r3, [pc, #172]	; (8000378 <keyboard+0x10c>)
 80002cc:	701a      	strb	r2, [r3, #0]
 80002ce:	4b2a      	ldr	r3, [pc, #168]	; (8000378 <keyboard+0x10c>)
 80002d0:	f993 3000 	ldrsb.w	r3, [r3]
 80002d4:	ee07 3a90 	vmov	s15, r3
 80002d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80002dc:	4a27      	ldr	r2, [pc, #156]	; (800037c <keyboard+0x110>)
 80002de:	eeb0 0a67 	vmov.f32	s0, s15
 80002e2:	2100      	movs	r1, #0
 80002e4:	2000      	movs	r0, #0
 80002e6:	f002 fadb 	bl	80028a0 <TEXT_display_float>
		sw_ssd1306_display();
 80002ea:	f001 fecb 	bl	8002084 <sw_ssd1306_display>
}
 80002ee:	e040      	b.n	8000372 <keyboard+0x106>
	if ( keyboard_ptr()->doublePRESS == true ) {
 80002f0:	f000 fb88 	bl	8000a04 <keyboard_ptr>
 80002f4:	4603      	mov	r3, r0
 80002f6:	791b      	ldrb	r3, [r3, #4]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d019      	beq.n	8000330 <keyboard+0xc4>
		TEXT_display_float( 0, 16,  --counter2,  	&TextY );
 80002fc:	4b20      	ldr	r3, [pc, #128]	; (8000380 <keyboard+0x114>)
 80002fe:	f993 3000 	ldrsb.w	r3, [r3]
 8000302:	b2db      	uxtb	r3, r3
 8000304:	3b01      	subs	r3, #1
 8000306:	b2db      	uxtb	r3, r3
 8000308:	b25a      	sxtb	r2, r3
 800030a:	4b1d      	ldr	r3, [pc, #116]	; (8000380 <keyboard+0x114>)
 800030c:	701a      	strb	r2, [r3, #0]
 800030e:	4b1c      	ldr	r3, [pc, #112]	; (8000380 <keyboard+0x114>)
 8000310:	f993 3000 	ldrsb.w	r3, [r3]
 8000314:	ee07 3a90 	vmov	s15, r3
 8000318:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800031c:	4a19      	ldr	r2, [pc, #100]	; (8000384 <keyboard+0x118>)
 800031e:	eeb0 0a67 	vmov.f32	s0, s15
 8000322:	2110      	movs	r1, #16
 8000324:	2000      	movs	r0, #0
 8000326:	f002 fabb 	bl	80028a0 <TEXT_display_float>
		sw_ssd1306_display();
 800032a:	f001 feab 	bl	8002084 <sw_ssd1306_display>
}
 800032e:	e020      	b.n	8000372 <keyboard+0x106>
	if ( keyboard_ptr()->keyREPEAT == true ) {
 8000330:	f000 fb68 	bl	8000a04 <keyboard_ptr>
 8000334:	4603      	mov	r3, r0
 8000336:	78db      	ldrb	r3, [r3, #3]
 8000338:	2b00      	cmp	r3, #0
 800033a:	d01a      	beq.n	8000372 <keyboard+0x106>
		TEXT_display_float( 0, 0,  ++counter,  	&TextX );
 800033c:	4b0e      	ldr	r3, [pc, #56]	; (8000378 <keyboard+0x10c>)
 800033e:	f993 3000 	ldrsb.w	r3, [r3]
 8000342:	b2db      	uxtb	r3, r3
 8000344:	3301      	adds	r3, #1
 8000346:	b2db      	uxtb	r3, r3
 8000348:	b25a      	sxtb	r2, r3
 800034a:	4b0b      	ldr	r3, [pc, #44]	; (8000378 <keyboard+0x10c>)
 800034c:	701a      	strb	r2, [r3, #0]
 800034e:	4b0a      	ldr	r3, [pc, #40]	; (8000378 <keyboard+0x10c>)
 8000350:	f993 3000 	ldrsb.w	r3, [r3]
 8000354:	ee07 3a90 	vmov	s15, r3
 8000358:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800035c:	4a07      	ldr	r2, [pc, #28]	; (800037c <keyboard+0x110>)
 800035e:	eeb0 0a67 	vmov.f32	s0, s15
 8000362:	2100      	movs	r1, #0
 8000364:	2000      	movs	r0, #0
 8000366:	f002 fa9b 	bl	80028a0 <TEXT_display_float>
		sw_ssd1306_display();
 800036a:	f001 fe8b 	bl	8002084 <sw_ssd1306_display>
		sw_led_xor();
 800036e:	f001 fdd1 	bl	8001f14 <sw_led_xor>
}
 8000372:	bf00      	nop
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	200000ac 	.word	0x200000ac
 800037c:	200005b8 	.word	0x200005b8
 8000380:	200000ad 	.word	0x200000ad
 8000384:	20000598 	.word	0x20000598

08000388 <srednia1>:



#define MEDIAL	20
static float32_t srednia1( float32_t wartosc ) {
 8000388:	b480      	push	{r7}
 800038a:	b085      	sub	sp, #20
 800038c:	af00      	add	r7, sp, #0
 800038e:	ed87 0a01 	vstr	s0, [r7, #4]
	static float32_t bufor1[MEDIAL] 		= {0};
	static uint16_t kolejny_pomiar = 0;
	bufor1[ kolejny_pomiar++ ] = wartosc;
 8000392:	4b1e      	ldr	r3, [pc, #120]	; (800040c <srednia1+0x84>)
 8000394:	881b      	ldrh	r3, [r3, #0]
 8000396:	1c5a      	adds	r2, r3, #1
 8000398:	b291      	uxth	r1, r2
 800039a:	4a1c      	ldr	r2, [pc, #112]	; (800040c <srednia1+0x84>)
 800039c:	8011      	strh	r1, [r2, #0]
 800039e:	4a1c      	ldr	r2, [pc, #112]	; (8000410 <srednia1+0x88>)
 80003a0:	009b      	lsls	r3, r3, #2
 80003a2:	4413      	add	r3, r2
 80003a4:	687a      	ldr	r2, [r7, #4]
 80003a6:	601a      	str	r2, [r3, #0]
	if (kolejny_pomiar == MEDIAL) {
 80003a8:	4b18      	ldr	r3, [pc, #96]	; (800040c <srednia1+0x84>)
 80003aa:	881b      	ldrh	r3, [r3, #0]
 80003ac:	2b14      	cmp	r3, #20
 80003ae:	d102      	bne.n	80003b6 <srednia1+0x2e>
		kolejny_pomiar = 0;
 80003b0:	4b16      	ldr	r3, [pc, #88]	; (800040c <srednia1+0x84>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	801a      	strh	r2, [r3, #0]
	}

	float32_t wynik = 0;
 80003b6:	f04f 0300 	mov.w	r3, #0
 80003ba:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<MEDIAL; i++ ) {
 80003bc:	2300      	movs	r3, #0
 80003be:	72fb      	strb	r3, [r7, #11]
 80003c0:	e00e      	b.n	80003e0 <srednia1+0x58>
		wynik = wynik + bufor1[i];
 80003c2:	7afb      	ldrb	r3, [r7, #11]
 80003c4:	4a12      	ldr	r2, [pc, #72]	; (8000410 <srednia1+0x88>)
 80003c6:	009b      	lsls	r3, r3, #2
 80003c8:	4413      	add	r3, r2
 80003ca:	edd3 7a00 	vldr	s15, [r3]
 80003ce:	ed97 7a03 	vldr	s14, [r7, #12]
 80003d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80003d6:	edc7 7a03 	vstr	s15, [r7, #12]
	for ( uint8_t i=0; i<MEDIAL; i++ ) {
 80003da:	7afb      	ldrb	r3, [r7, #11]
 80003dc:	3301      	adds	r3, #1
 80003de:	72fb      	strb	r3, [r7, #11]
 80003e0:	7afb      	ldrb	r3, [r7, #11]
 80003e2:	2b13      	cmp	r3, #19
 80003e4:	d9ed      	bls.n	80003c2 <srednia1+0x3a>
	}
	wynik = (float32_t)wynik / MEDIAL;
 80003e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80003ea:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80003ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80003f2:	edc7 7a03 	vstr	s15, [r7, #12]
	return wynik;
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	ee07 3a90 	vmov	s15, r3
}
 80003fc:	eeb0 0a67 	vmov.f32	s0, s15
 8000400:	3714      	adds	r7, #20
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	200000ae 	.word	0x200000ae
 8000410:	200000b0 	.word	0x200000b0

08000414 <srednia2>:

}

// ------------ Definicje funkcji --------------

static uint16_t srednia2( uint16_t wartosc ) {
 8000414:	b480      	push	{r7}
 8000416:	b085      	sub	sp, #20
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	80fb      	strh	r3, [r7, #6]
	static uint16_t bufor2[5] = {0,0,0,0,0};
	static uint8_t kolejny_pomiar = 0;
	bufor2 [ kolejny_pomiar++ ] = wartosc;
 800041e:	4b1a      	ldr	r3, [pc, #104]	; (8000488 <srednia2+0x74>)
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	1c5a      	adds	r2, r3, #1
 8000424:	b2d1      	uxtb	r1, r2
 8000426:	4a18      	ldr	r2, [pc, #96]	; (8000488 <srednia2+0x74>)
 8000428:	7011      	strb	r1, [r2, #0]
 800042a:	4619      	mov	r1, r3
 800042c:	4a17      	ldr	r2, [pc, #92]	; (800048c <srednia2+0x78>)
 800042e:	88fb      	ldrh	r3, [r7, #6]
 8000430:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
	if (kolejny_pomiar == 5) {
 8000434:	4b14      	ldr	r3, [pc, #80]	; (8000488 <srednia2+0x74>)
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	2b05      	cmp	r3, #5
 800043a:	d102      	bne.n	8000442 <srednia2+0x2e>
		kolejny_pomiar = 0;
 800043c:	4b12      	ldr	r3, [pc, #72]	; (8000488 <srednia2+0x74>)
 800043e:	2200      	movs	r2, #0
 8000440:	701a      	strb	r2, [r3, #0]
	}

	uint32_t wynik = 0;
 8000442:	2300      	movs	r3, #0
 8000444:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 8000446:	2300      	movs	r3, #0
 8000448:	72fb      	strb	r3, [r7, #11]
 800044a:	e00a      	b.n	8000462 <srednia2+0x4e>
		wynik = wynik + bufor2[i];
 800044c:	7afb      	ldrb	r3, [r7, #11]
 800044e:	4a0f      	ldr	r2, [pc, #60]	; (800048c <srednia2+0x78>)
 8000450:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000454:	461a      	mov	r2, r3
 8000456:	68fb      	ldr	r3, [r7, #12]
 8000458:	4413      	add	r3, r2
 800045a:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 800045c:	7afb      	ldrb	r3, [r7, #11]
 800045e:	3301      	adds	r3, #1
 8000460:	72fb      	strb	r3, [r7, #11]
 8000462:	7afb      	ldrb	r3, [r7, #11]
 8000464:	2b04      	cmp	r3, #4
 8000466:	d9f1      	bls.n	800044c <srednia2+0x38>
	}
	wynik = (uint16_t)wynik / 5;
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	b29b      	uxth	r3, r3
 800046c:	4a08      	ldr	r2, [pc, #32]	; (8000490 <srednia2+0x7c>)
 800046e:	fba2 2303 	umull	r2, r3, r2, r3
 8000472:	089b      	lsrs	r3, r3, #2
 8000474:	b29b      	uxth	r3, r3
 8000476:	60fb      	str	r3, [r7, #12]
	return wynik;
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	b29b      	uxth	r3, r3
}
 800047c:	4618      	mov	r0, r3
 800047e:	3714      	adds	r7, #20
 8000480:	46bd      	mov	sp, r7
 8000482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000486:	4770      	bx	lr
 8000488:	20000100 	.word	0x20000100
 800048c:	20000104 	.word	0x20000104
 8000490:	cccccccd 	.word	0xcccccccd

08000494 <pomiar>:


void pomiar( T_RESULTS *pomiar1 ) {
 8000494:	b580      	push	{r7, lr}
 8000496:	b084      	sub	sp, #16
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
	uint16_t result;

	// Składamy wynik 16 bitowy z 8 bitowych
	result = ( (uint16_t)pomiar1->proximityHigh<<8 ) | pomiar1->proximityLow;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	789b      	ldrb	r3, [r3, #2]
 80004a0:	021b      	lsls	r3, r3, #8
 80004a2:	b21a      	sxth	r2, r3
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	78db      	ldrb	r3, [r3, #3]
 80004a8:	b21b      	sxth	r3, r3
 80004aa:	4313      	orrs	r3, r2
 80004ac:	b21b      	sxth	r3, r3
 80004ae:	81fb      	strh	r3, [r7, #14]
	proximityAverage = srednia1(result ),
 80004b0:	89fb      	ldrh	r3, [r7, #14]
 80004b2:	ee07 3a90 	vmov	s15, r3
 80004b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80004ba:	eeb0 0a67 	vmov.f32	s0, s15
 80004be:	f7ff ff63 	bl	8000388 <srednia1>
 80004c2:	eef0 7a40 	vmov.f32	s15, s0
 80004c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80004ca:	ee17 3a90 	vmov	r3, s15
 80004ce:	b29a      	uxth	r2, r3
 80004d0:	4b0e      	ldr	r3, [pc, #56]	; (800050c <pomiar+0x78>)
 80004d2:	801a      	strh	r2, [r3, #0]
//	glcd_int( 0, 0, result, 1 );

	result = ( (uint16_t)pomiar1->ambientHigh<<8 )   | pomiar1->ambientLow;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	021b      	lsls	r3, r3, #8
 80004da:	b21a      	sxth	r2, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	785b      	ldrb	r3, [r3, #1]
 80004e0:	b21b      	sxth	r3, r3
 80004e2:	4313      	orrs	r3, r2
 80004e4:	b21b      	sxth	r3, r3
 80004e6:	81fb      	strh	r3, [r7, #14]
	ambilightAverage = srednia2(result);
 80004e8:	89fb      	ldrh	r3, [r7, #14]
 80004ea:	4618      	mov	r0, r3
 80004ec:	f7ff ff92 	bl	8000414 <srednia2>
 80004f0:	4603      	mov	r3, r0
 80004f2:	461a      	mov	r2, r3
 80004f4:	4b06      	ldr	r3, [pc, #24]	; (8000510 <pomiar+0x7c>)
 80004f6:	801a      	strh	r2, [r3, #0]
//	glcd_int( 0, 36, result, 1 );

	gpio_pin_XOR( DEBUG_PORT0, DEBUG_PIN0 );
 80004f8:	2108      	movs	r1, #8
 80004fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004fe:	f001 fcc2 	bl	8001e86 <gpio_pin_XOR>
}
 8000502:	bf00      	nop
 8000504:	3710      	adds	r7, #16
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	200005b4 	.word	0x200005b4
 8000510:	200005b2 	.word	0x200005b2

08000514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000518:	e7fe      	b.n	8000518 <NMI_Handler+0x4>

0800051a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800051a:	b480      	push	{r7}
 800051c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800051e:	e7fe      	b.n	800051e <HardFault_Handler+0x4>

08000520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000524:	e7fe      	b.n	8000524 <MemManage_Handler+0x4>

08000526 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000526:	b480      	push	{r7}
 8000528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800052a:	e7fe      	b.n	800052a <BusFault_Handler+0x4>

0800052c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000530:	e7fe      	b.n	8000530 <UsageFault_Handler+0x4>

08000532 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000532:	b480      	push	{r7}
 8000534:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000536:	bf00      	nop
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr

08000540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr

0800054e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800054e:	b480      	push	{r7}
 8000550:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000552:	bf00      	nop
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000560:	4b15      	ldr	r3, [pc, #84]	; (80005b8 <SystemInit+0x5c>)
 8000562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000566:	4a14      	ldr	r2, [pc, #80]	; (80005b8 <SystemInit+0x5c>)
 8000568:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800056c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <SystemInit+0x60>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a11      	ldr	r2, [pc, #68]	; (80005bc <SystemInit+0x60>)
 8000576:	f043 0301 	orr.w	r3, r3, #1
 800057a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <SystemInit+0x60>)
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000582:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <SystemInit+0x60>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	4a0d      	ldr	r2, [pc, #52]	; (80005bc <SystemInit+0x60>)
 8000588:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800058c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000590:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000592:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <SystemInit+0x60>)
 8000594:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000598:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800059a:	4b08      	ldr	r3, [pc, #32]	; (80005bc <SystemInit+0x60>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a07      	ldr	r2, [pc, #28]	; (80005bc <SystemInit+0x60>)
 80005a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005a4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80005a6:	4b05      	ldr	r3, [pc, #20]	; (80005bc <SystemInit+0x60>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	619a      	str	r2, [r3, #24]
}
 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	e000ed00 	.word	0xe000ed00
 80005bc:	40021000 	.word	0x40021000

080005c0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b087      	sub	sp, #28
 80005c4:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 80005c6:	4b4f      	ldr	r3, [pc, #316]	; (8000704 <SystemCoreClockUpdate+0x144>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f003 0308 	and.w	r3, r3, #8
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d107      	bne.n	80005e2 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 80005d2:	4b4c      	ldr	r3, [pc, #304]	; (8000704 <SystemCoreClockUpdate+0x144>)
 80005d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80005d8:	0a1b      	lsrs	r3, r3, #8
 80005da:	f003 030f 	and.w	r3, r3, #15
 80005de:	617b      	str	r3, [r7, #20]
 80005e0:	e005      	b.n	80005ee <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80005e2:	4b48      	ldr	r3, [pc, #288]	; (8000704 <SystemCoreClockUpdate+0x144>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	091b      	lsrs	r3, r3, #4
 80005e8:	f003 030f 	and.w	r3, r3, #15
 80005ec:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 80005ee:	4a46      	ldr	r2, [pc, #280]	; (8000708 <SystemCoreClockUpdate+0x148>)
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005f6:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80005f8:	4b42      	ldr	r3, [pc, #264]	; (8000704 <SystemCoreClockUpdate+0x144>)
 80005fa:	689b      	ldr	r3, [r3, #8]
 80005fc:	f003 030c 	and.w	r3, r3, #12
 8000600:	2b0c      	cmp	r3, #12
 8000602:	d866      	bhi.n	80006d2 <SystemCoreClockUpdate+0x112>
 8000604:	a201      	add	r2, pc, #4	; (adr r2, 800060c <SystemCoreClockUpdate+0x4c>)
 8000606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800060a:	bf00      	nop
 800060c:	08000641 	.word	0x08000641
 8000610:	080006d3 	.word	0x080006d3
 8000614:	080006d3 	.word	0x080006d3
 8000618:	080006d3 	.word	0x080006d3
 800061c:	08000649 	.word	0x08000649
 8000620:	080006d3 	.word	0x080006d3
 8000624:	080006d3 	.word	0x080006d3
 8000628:	080006d3 	.word	0x080006d3
 800062c:	08000651 	.word	0x08000651
 8000630:	080006d3 	.word	0x080006d3
 8000634:	080006d3 	.word	0x080006d3
 8000638:	080006d3 	.word	0x080006d3
 800063c:	08000659 	.word	0x08000659
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000640:	4a32      	ldr	r2, [pc, #200]	; (800070c <SystemCoreClockUpdate+0x14c>)
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	6013      	str	r3, [r2, #0]
      break;
 8000646:	e048      	b.n	80006da <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000648:	4b30      	ldr	r3, [pc, #192]	; (800070c <SystemCoreClockUpdate+0x14c>)
 800064a:	4a31      	ldr	r2, [pc, #196]	; (8000710 <SystemCoreClockUpdate+0x150>)
 800064c:	601a      	str	r2, [r3, #0]
      break;
 800064e:	e044      	b.n	80006da <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000650:	4b2e      	ldr	r3, [pc, #184]	; (800070c <SystemCoreClockUpdate+0x14c>)
 8000652:	4a30      	ldr	r2, [pc, #192]	; (8000714 <SystemCoreClockUpdate+0x154>)
 8000654:	601a      	str	r2, [r3, #0]
      break;
 8000656:	e040      	b.n	80006da <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000658:	4b2a      	ldr	r3, [pc, #168]	; (8000704 <SystemCoreClockUpdate+0x144>)
 800065a:	68db      	ldr	r3, [r3, #12]
 800065c:	f003 0303 	and.w	r3, r3, #3
 8000660:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000662:	4b28      	ldr	r3, [pc, #160]	; (8000704 <SystemCoreClockUpdate+0x144>)
 8000664:	68db      	ldr	r3, [r3, #12]
 8000666:	091b      	lsrs	r3, r3, #4
 8000668:	f003 0307 	and.w	r3, r3, #7
 800066c:	3301      	adds	r3, #1
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	2b02      	cmp	r3, #2
 8000674:	d003      	beq.n	800067e <SystemCoreClockUpdate+0xbe>
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	2b03      	cmp	r3, #3
 800067a:	d006      	beq.n	800068a <SystemCoreClockUpdate+0xca>
 800067c:	e00b      	b.n	8000696 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 800067e:	4a24      	ldr	r2, [pc, #144]	; (8000710 <SystemCoreClockUpdate+0x150>)
 8000680:	68bb      	ldr	r3, [r7, #8]
 8000682:	fbb2 f3f3 	udiv	r3, r2, r3
 8000686:	613b      	str	r3, [r7, #16]
          break;
 8000688:	e00b      	b.n	80006a2 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 800068a:	4a22      	ldr	r2, [pc, #136]	; (8000714 <SystemCoreClockUpdate+0x154>)
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000692:	613b      	str	r3, [r7, #16]
          break;
 8000694:	e005      	b.n	80006a2 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000696:	697a      	ldr	r2, [r7, #20]
 8000698:	68bb      	ldr	r3, [r7, #8]
 800069a:	fbb2 f3f3 	udiv	r3, r2, r3
 800069e:	613b      	str	r3, [r7, #16]
          break;
 80006a0:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80006a2:	4b18      	ldr	r3, [pc, #96]	; (8000704 <SystemCoreClockUpdate+0x144>)
 80006a4:	68db      	ldr	r3, [r3, #12]
 80006a6:	0a1b      	lsrs	r3, r3, #8
 80006a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80006ac:	693b      	ldr	r3, [r7, #16]
 80006ae:	fb02 f303 	mul.w	r3, r2, r3
 80006b2:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80006b4:	4b13      	ldr	r3, [pc, #76]	; (8000704 <SystemCoreClockUpdate+0x144>)
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	0e5b      	lsrs	r3, r3, #25
 80006ba:	f003 0303 	and.w	r3, r3, #3
 80006be:	3301      	adds	r3, #1
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 80006c4:	693a      	ldr	r2, [r7, #16]
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80006cc:	4a0f      	ldr	r2, [pc, #60]	; (800070c <SystemCoreClockUpdate+0x14c>)
 80006ce:	6013      	str	r3, [r2, #0]
      break;
 80006d0:	e003      	b.n	80006da <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 80006d2:	4a0e      	ldr	r2, [pc, #56]	; (800070c <SystemCoreClockUpdate+0x14c>)
 80006d4:	697b      	ldr	r3, [r7, #20]
 80006d6:	6013      	str	r3, [r2, #0]
      break;
 80006d8:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80006da:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <SystemCoreClockUpdate+0x144>)
 80006dc:	689b      	ldr	r3, [r3, #8]
 80006de:	091b      	lsrs	r3, r3, #4
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	4a0c      	ldr	r2, [pc, #48]	; (8000718 <SystemCoreClockUpdate+0x158>)
 80006e6:	5cd3      	ldrb	r3, [r2, r3]
 80006e8:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80006ea:	4b08      	ldr	r3, [pc, #32]	; (800070c <SystemCoreClockUpdate+0x14c>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	fa22 f303 	lsr.w	r3, r2, r3
 80006f4:	4a05      	ldr	r2, [pc, #20]	; (800070c <SystemCoreClockUpdate+0x14c>)
 80006f6:	6013      	str	r3, [r2, #0]
}
 80006f8:	bf00      	nop
 80006fa:	371c      	adds	r7, #28
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	40021000 	.word	0x40021000
 8000708:	080038f0 	.word	0x080038f0
 800070c:	20000000 	.word	0x20000000
 8000710:	00f42400 	.word	0x00f42400
 8000714:	007a1200 	.word	0x007a1200
 8000718:	080038e0 	.word	0x080038e0

0800071c <gpio_pin_READ>:
extern void gpio_pin_HI( GPIO_TypeDef * const port, T_GPIO_PIN pin );
extern void gpio_pin_XOR( GPIO_TypeDef * const port, T_GPIO_PIN pin );
extern void RCC_gpio_init( void );
extern void gpio_pin_IMPULSES( GPIO_TypeDef * const port, T_GPIO_PIN pin, uint8_t num );

static inline uint8_t gpio_pin_READ( GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	460b      	mov	r3, r1
 8000726:	807b      	strh	r3, [r7, #2]
//	if ( (port->IDR & pin) ) return 1;
	if ( !(port->IDR & pin) ) return 1;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	691a      	ldr	r2, [r3, #16]
 800072c:	887b      	ldrh	r3, [r7, #2]
 800072e:	4013      	ands	r3, r2
 8000730:	2b00      	cmp	r3, #0
 8000732:	d101      	bne.n	8000738 <gpio_pin_READ+0x1c>
 8000734:	2301      	movs	r3, #1
 8000736:	e000      	b.n	800073a <gpio_pin_READ+0x1e>
	else return 0;
 8000738:	2300      	movs	r3, #0
}
 800073a:	4618      	mov	r0, r3
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
	...

08000748 <sw_get_single_key>:
#define BTN1_PORT				PORTB
#define BTN1_PIN				PB4
#define learn_key1_pressed()	gpio_pin_READ( BTN1_PORT, BTN1_PIN )

/********************************* Obsługa kilku klawiszy  *******************************/
static inline uint8_t sw_get_single_key( void ) {
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	if ( learn_key1_pressed() )
 800074c:	2110      	movs	r1, #16
 800074e:	4805      	ldr	r0, [pc, #20]	; (8000764 <sw_get_single_key+0x1c>)
 8000750:	f7ff ffe4 	bl	800071c <gpio_pin_READ>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <sw_get_single_key+0x16>
		return 1;									// Przycisk 1 wciśnięty
 800075a:	2301      	movs	r3, #1
 800075c:	e000      	b.n	8000760 <sw_get_single_key+0x18>
	return 0;										// Przyciski zwolnione
 800075e:	2300      	movs	r3, #0
}
 8000760:	4618      	mov	r0, r3
 8000762:	bd80      	pop	{r7, pc}
 8000764:	48000400 	.word	0x48000400

08000768 <keyPressed>:
	}

	return state;
}

static bool keyPressed( void ) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
	keyEvent = false;
 800076e:	4b9d      	ldr	r3, [pc, #628]	; (80009e4 <keyPressed+0x27c>)
 8000770:	2200      	movs	r2, #0
 8000772:	701a      	strb	r2, [r3, #0]
	static uint8_t speedPressCounter = 0;

	volatile static uint8_t lastState = keyRELEASED;
	uint8_t pressKeyCheck = sw_get_single_key() ? keyPRESSED : keyRELEASED;
 8000774:	f7ff ffe8 	bl	8000748 <sw_get_single_key>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <keyPressed+0x1a>
 800077e:	2301      	movs	r3, #1
 8000780:	e000      	b.n	8000784 <keyPressed+0x1c>
 8000782:	2302      	movs	r3, #2
 8000784:	71fb      	strb	r3, [r7, #7]
	uint8_t slope 		  = analyze_slope( pressKeyCheck, lastState );
 8000786:	4b98      	ldr	r3, [pc, #608]	; (80009e8 <keyPressed+0x280>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	b2da      	uxtb	r2, r3
 800078c:	79fb      	ldrb	r3, [r7, #7]
 800078e:	717b      	strb	r3, [r7, #5]
 8000790:	4613      	mov	r3, r2
 8000792:	713b      	strb	r3, [r7, #4]
	if 		(state == keyPRESSED  && lastState == keyRELEASED) state = stateFALL;
 8000794:	797b      	ldrb	r3, [r7, #5]
 8000796:	2b01      	cmp	r3, #1
 8000798:	d105      	bne.n	80007a6 <keyPressed+0x3e>
 800079a:	793b      	ldrb	r3, [r7, #4]
 800079c:	2b02      	cmp	r3, #2
 800079e:	d102      	bne.n	80007a6 <keyPressed+0x3e>
 80007a0:	2301      	movs	r3, #1
 80007a2:	717b      	strb	r3, [r7, #5]
 80007a4:	e019      	b.n	80007da <keyPressed+0x72>
	else if (state == keyRELEASED && lastState == keyPRESSED)  state = stateRISE;
 80007a6:	797b      	ldrb	r3, [r7, #5]
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	d105      	bne.n	80007b8 <keyPressed+0x50>
 80007ac:	793b      	ldrb	r3, [r7, #4]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d102      	bne.n	80007b8 <keyPressed+0x50>
 80007b2:	2302      	movs	r3, #2
 80007b4:	717b      	strb	r3, [r7, #5]
 80007b6:	e010      	b.n	80007da <keyPressed+0x72>
	else if (state == keyRELEASED && lastState == keyRELEASED) state = stateHIGH;
 80007b8:	797b      	ldrb	r3, [r7, #5]
 80007ba:	2b02      	cmp	r3, #2
 80007bc:	d105      	bne.n	80007ca <keyPressed+0x62>
 80007be:	793b      	ldrb	r3, [r7, #4]
 80007c0:	2b02      	cmp	r3, #2
 80007c2:	d102      	bne.n	80007ca <keyPressed+0x62>
 80007c4:	2304      	movs	r3, #4
 80007c6:	717b      	strb	r3, [r7, #5]
 80007c8:	e007      	b.n	80007da <keyPressed+0x72>
	else if (state == keyPRESSED  && lastState == keyPRESSED)  state = stateLOW;
 80007ca:	797b      	ldrb	r3, [r7, #5]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d104      	bne.n	80007da <keyPressed+0x72>
 80007d0:	793b      	ldrb	r3, [r7, #4]
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d101      	bne.n	80007da <keyPressed+0x72>
 80007d6:	2303      	movs	r3, #3
 80007d8:	717b      	strb	r3, [r7, #5]
	switch ( state ) {
 80007da:	797b      	ldrb	r3, [r7, #5]
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d002      	beq.n	80007e6 <keyPressed+0x7e>
 80007e0:	2b02      	cmp	r3, #2
 80007e2:	d006      	beq.n	80007f2 <keyPressed+0x8a>
		default: break;
 80007e4:	e012      	b.n	800080c <keyPressed+0xa4>
			timeFallRise = millis();			// Check time between Fall and Rise
 80007e6:	f002 fa61 	bl	8002cac <millis>
 80007ea:	4603      	mov	r3, r0
 80007ec:	4a7f      	ldr	r2, [pc, #508]	; (80009ec <keyPressed+0x284>)
 80007ee:	6013      	str	r3, [r2, #0]
		break;
 80007f0:	e00c      	b.n	800080c <keyPressed+0xa4>
			timeFallRise 			= millis() - timeFallRise;
 80007f2:	f002 fa5b 	bl	8002cac <millis>
 80007f6:	4602      	mov	r2, r0
 80007f8:	4b7c      	ldr	r3, [pc, #496]	; (80009ec <keyPressed+0x284>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	1ad3      	subs	r3, r2, r3
 80007fe:	4a7b      	ldr	r2, [pc, #492]	; (80009ec <keyPressed+0x284>)
 8000800:	6013      	str	r3, [r2, #0]
			keyboard.timeFallRise	= timeFallRise;
 8000802:	4b7a      	ldr	r3, [pc, #488]	; (80009ec <keyPressed+0x284>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a7a      	ldr	r2, [pc, #488]	; (80009f0 <keyPressed+0x288>)
 8000808:	60d3      	str	r3, [r2, #12]
		break;
 800080a:	bf00      	nop
	return state;
 800080c:	797b      	ldrb	r3, [r7, #5]
	uint8_t slope 		  = analyze_slope( pressKeyCheck, lastState );
 800080e:	71bb      	strb	r3, [r7, #6]

	if ( slope == stateFALL ) {							// Fall edge detected
 8000810:	79bb      	ldrb	r3, [r7, #6]
 8000812:	2b01      	cmp	r3, #1
 8000814:	d111      	bne.n	800083a <keyPressed+0xd2>
		if (keyAction == action_idle) {
 8000816:	4b77      	ldr	r3, [pc, #476]	; (80009f4 <keyPressed+0x28c>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b00      	cmp	r3, #0
 800081c:	f040 80d8 	bne.w	80009d0 <keyPressed+0x268>
			keyAction 	  = action_debounce;
 8000820:	4b74      	ldr	r3, [pc, #464]	; (80009f4 <keyPressed+0x28c>)
 8000822:	2201      	movs	r2, #1
 8000824:	701a      	strb	r2, [r3, #0]
			debounceTimer = 10;							// 20 ms na debouncing
 8000826:	4b74      	ldr	r3, [pc, #464]	; (80009f8 <keyPressed+0x290>)
 8000828:	220a      	movs	r2, #10
 800082a:	801a      	strh	r2, [r3, #0]
			gpio_pin_IMPULSES(DEBUG_PORT0, DEBUG_PIN0, 1);
 800082c:	2201      	movs	r2, #1
 800082e:	2108      	movs	r1, #8
 8000830:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000834:	f001 fb39 	bl	8001eaa <gpio_pin_IMPULSES>
 8000838:	e0ca      	b.n	80009d0 <keyPressed+0x268>
		}
	} else if ( slope == stateLOW ) {					// State on LOW detected
 800083a:	79bb      	ldrb	r3, [r7, #6]
 800083c:	2b03      	cmp	r3, #3
 800083e:	d152      	bne.n	80008e6 <keyPressed+0x17e>
		switch ( keyAction ) {
 8000840:	4b6c      	ldr	r3, [pc, #432]	; (80009f4 <keyPressed+0x28c>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b04      	cmp	r3, #4
 8000846:	d032      	beq.n	80008ae <keyPressed+0x146>
 8000848:	2b04      	cmp	r3, #4
 800084a:	f300 80b4 	bgt.w	80009b6 <keyPressed+0x24e>
 800084e:	2b01      	cmp	r3, #1
 8000850:	d002      	beq.n	8000858 <keyPressed+0xf0>
 8000852:	2b02      	cmp	r3, #2
 8000854:	d014      	beq.n	8000880 <keyPressed+0x118>
					keyEvent 			= true;
					repeatCounter++;
					gpio_pin_IMPULSES(DEBUG_PORT0, DEBUG_PIN0, 4);
				} break;
			default:
			break;
 8000856:	e0ae      	b.n	80009b6 <keyPressed+0x24e>
				if ( debounceTimer == 0 ) {
 8000858:	4b67      	ldr	r3, [pc, #412]	; (80009f8 <keyPressed+0x290>)
 800085a:	881b      	ldrh	r3, [r3, #0]
 800085c:	b29b      	uxth	r3, r3
 800085e:	2b00      	cmp	r3, #0
 8000860:	f040 80ab 	bne.w	80009ba <keyPressed+0x252>
					keyAction 	  = action_check;
 8000864:	4b63      	ldr	r3, [pc, #396]	; (80009f4 <keyPressed+0x28c>)
 8000866:	2202      	movs	r2, #2
 8000868:	701a      	strb	r2, [r3, #0]
					debounceTimer = 400;				// 400 ms na sprawdzenie czy to krótkie
 800086a:	4b63      	ldr	r3, [pc, #396]	; (80009f8 <keyPressed+0x290>)
 800086c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000870:	801a      	strh	r2, [r3, #0]
					gpio_pin_IMPULSES(DEBUG_PORT0, DEBUG_PIN0, 2);
 8000872:	2202      	movs	r2, #2
 8000874:	2108      	movs	r1, #8
 8000876:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800087a:	f001 fb16 	bl	8001eaa <gpio_pin_IMPULSES>
				} break;
 800087e:	e09c      	b.n	80009ba <keyPressed+0x252>
				if ( debounceTimer == 0 ) {
 8000880:	4b5d      	ldr	r3, [pc, #372]	; (80009f8 <keyPressed+0x290>)
 8000882:	881b      	ldrh	r3, [r3, #0]
 8000884:	b29b      	uxth	r3, r3
 8000886:	2b00      	cmp	r3, #0
 8000888:	f040 8099 	bne.w	80009be <keyPressed+0x256>
					keyAction 	  = action_repeat;		// (start funkcji REPEAT)
 800088c:	4b59      	ldr	r3, [pc, #356]	; (80009f4 <keyPressed+0x28c>)
 800088e:	2204      	movs	r2, #4
 8000890:	701a      	strb	r2, [r3, #0]
					debounceTimer = 800;				// 500 ms na sprawdzenie czy klawisz nadal wciśnięty
 8000892:	4b59      	ldr	r3, [pc, #356]	; (80009f8 <keyPressed+0x290>)
 8000894:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000898:	801a      	strh	r2, [r3, #0]
					repeatCounter = 0;
 800089a:	4b58      	ldr	r3, [pc, #352]	; (80009fc <keyPressed+0x294>)
 800089c:	2200      	movs	r2, #0
 800089e:	701a      	strb	r2, [r3, #0]
					gpio_pin_IMPULSES(DEBUG_PORT0, DEBUG_PIN0, 3);
 80008a0:	2203      	movs	r2, #3
 80008a2:	2108      	movs	r1, #8
 80008a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008a8:	f001 faff 	bl	8001eaa <gpio_pin_IMPULSES>
				} break;
 80008ac:	e087      	b.n	80009be <keyPressed+0x256>
				if ( debounceTimer == 0 ) {
 80008ae:	4b52      	ldr	r3, [pc, #328]	; (80009f8 <keyPressed+0x290>)
 80008b0:	881b      	ldrh	r3, [r3, #0]
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	f040 8084 	bne.w	80009c2 <keyPressed+0x25a>
					debounceTimer		= 100;			// 100 ms - czas powtarzania funkcji REPEAT
 80008ba:	4b4f      	ldr	r3, [pc, #316]	; (80009f8 <keyPressed+0x290>)
 80008bc:	2264      	movs	r2, #100	; 0x64
 80008be:	801a      	strh	r2, [r3, #0]
					keyboard.keyREPEAT	= true;			// (start funkcji REPEAT)
 80008c0:	4b4b      	ldr	r3, [pc, #300]	; (80009f0 <keyPressed+0x288>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	70da      	strb	r2, [r3, #3]
					keyEvent 			= true;
 80008c6:	4b47      	ldr	r3, [pc, #284]	; (80009e4 <keyPressed+0x27c>)
 80008c8:	2201      	movs	r2, #1
 80008ca:	701a      	strb	r2, [r3, #0]
					repeatCounter++;
 80008cc:	4b4b      	ldr	r3, [pc, #300]	; (80009fc <keyPressed+0x294>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	3301      	adds	r3, #1
 80008d2:	b2da      	uxtb	r2, r3
 80008d4:	4b49      	ldr	r3, [pc, #292]	; (80009fc <keyPressed+0x294>)
 80008d6:	701a      	strb	r2, [r3, #0]
					gpio_pin_IMPULSES(DEBUG_PORT0, DEBUG_PIN0, 4);
 80008d8:	2204      	movs	r2, #4
 80008da:	2108      	movs	r1, #8
 80008dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e0:	f001 fae3 	bl	8001eaa <gpio_pin_IMPULSES>
				} break;
 80008e4:	e06d      	b.n	80009c2 <keyPressed+0x25a>
		}
	} else if ( slope == stateRISE ) {										// slope == stateRISE
 80008e6:	79bb      	ldrb	r3, [r7, #6]
 80008e8:	2b02      	cmp	r3, #2
 80008ea:	d111      	bne.n	8000910 <keyPressed+0x1a8>
		if ( keyAction == action_check || keyAction == action_repeat ) {
 80008ec:	4b41      	ldr	r3, [pc, #260]	; (80009f4 <keyPressed+0x28c>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b02      	cmp	r3, #2
 80008f2:	d003      	beq.n	80008fc <keyPressed+0x194>
 80008f4:	4b3f      	ldr	r3, [pc, #252]	; (80009f4 <keyPressed+0x28c>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	2b04      	cmp	r3, #4
 80008fa:	d169      	bne.n	80009d0 <keyPressed+0x268>
			debounceTimer = 20;												// 10 ms for RISE debounce
 80008fc:	4b3e      	ldr	r3, [pc, #248]	; (80009f8 <keyPressed+0x290>)
 80008fe:	2214      	movs	r2, #20
 8000900:	801a      	strh	r2, [r3, #0]
			gpio_pin_IMPULSES(DEBUG_PORT0, DEBUG_PIN0, 5);
 8000902:	2205      	movs	r2, #5
 8000904:	2108      	movs	r1, #8
 8000906:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800090a:	f001 face 	bl	8001eaa <gpio_pin_IMPULSES>
 800090e:	e05f      	b.n	80009d0 <keyPressed+0x268>
		}
	} else if ( slope == stateHIGH ) {										// slope == stateHIGH
 8000910:	79bb      	ldrb	r3, [r7, #6]
 8000912:	2b04      	cmp	r3, #4
 8000914:	d157      	bne.n	80009c6 <keyPressed+0x25e>
		switch ( keyAction ) {
 8000916:	4b37      	ldr	r3, [pc, #220]	; (80009f4 <keyPressed+0x28c>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b02      	cmp	r3, #2
 800091c:	d002      	beq.n	8000924 <keyPressed+0x1bc>
 800091e:	2b04      	cmp	r3, #4
 8000920:	d023      	beq.n	800096a <keyPressed+0x202>
 8000922:	e03e      	b.n	80009a2 <keyPressed+0x23a>

			case action_check:
				if ( debounceTimer == 0 ) {
 8000924:	4b34      	ldr	r3, [pc, #208]	; (80009f8 <keyPressed+0x290>)
 8000926:	881b      	ldrh	r3, [r3, #0]
 8000928:	b29b      	uxth	r3, r3
 800092a:	2b00      	cmp	r3, #0
 800092c:	d14d      	bne.n	80009ca <keyPressed+0x262>
					if (keyboard.timeFallRise > 120 ) {
 800092e:	4b30      	ldr	r3, [pc, #192]	; (80009f0 <keyPressed+0x288>)
 8000930:	68db      	ldr	r3, [r3, #12]
 8000932:	2b78      	cmp	r3, #120	; 0x78
 8000934:	d909      	bls.n	800094a <keyPressed+0x1e2>
						keyboard.shortPRESS = true;		// Zwracamy SHORT, gdyż zwolniliśmy klawisz
 8000936:	4b2e      	ldr	r3, [pc, #184]	; (80009f0 <keyPressed+0x288>)
 8000938:	2201      	movs	r2, #1
 800093a:	701a      	strb	r2, [r3, #0]
						keyEvent 			= true;
 800093c:	4b29      	ldr	r3, [pc, #164]	; (80009e4 <keyPressed+0x27c>)
 800093e:	2201      	movs	r2, #1
 8000940:	701a      	strb	r2, [r3, #0]
						speedPressCounter = 0;
 8000942:	4b2f      	ldr	r3, [pc, #188]	; (8000a00 <keyPressed+0x298>)
 8000944:	2200      	movs	r2, #0
 8000946:	701a      	strb	r2, [r3, #0]
 8000948:	e005      	b.n	8000956 <keyPressed+0x1ee>
					} else {
						speedPressCounter++;
 800094a:	4b2d      	ldr	r3, [pc, #180]	; (8000a00 <keyPressed+0x298>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	3301      	adds	r3, #1
 8000950:	b2da      	uxtb	r2, r3
 8000952:	4b2b      	ldr	r3, [pc, #172]	; (8000a00 <keyPressed+0x298>)
 8000954:	701a      	strb	r2, [r3, #0]
					}
					keyAction = action_idle;
 8000956:	4b27      	ldr	r3, [pc, #156]	; (80009f4 <keyPressed+0x28c>)
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
					gpio_pin_IMPULSES(DEBUG_PORT0, DEBUG_PIN0, 6);
 800095c:	2206      	movs	r2, #6
 800095e:	2108      	movs	r1, #8
 8000960:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000964:	f001 faa1 	bl	8001eaa <gpio_pin_IMPULSES>
				}										// zanim upłynął czas 500 ms (LONG)
			break;
 8000968:	e02f      	b.n	80009ca <keyPressed+0x262>
			case action_repeat:
				if ( repeatCounter == 0 && debounceTimer == 0) {
 800096a:	4b24      	ldr	r3, [pc, #144]	; (80009fc <keyPressed+0x294>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d12d      	bne.n	80009ce <keyPressed+0x266>
 8000972:	4b21      	ldr	r3, [pc, #132]	; (80009f8 <keyPressed+0x290>)
 8000974:	881b      	ldrh	r3, [r3, #0]
 8000976:	b29b      	uxth	r3, r3
 8000978:	2b00      	cmp	r3, #0
 800097a:	d128      	bne.n	80009ce <keyPressed+0x266>
					keyboard.mediumPRESS = true;
 800097c:	4b1c      	ldr	r3, [pc, #112]	; (80009f0 <keyPressed+0x288>)
 800097e:	2201      	movs	r2, #1
 8000980:	705a      	strb	r2, [r3, #1]
					keyEvent 			 = true;
 8000982:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <keyPressed+0x27c>)
 8000984:	2201      	movs	r2, #1
 8000986:	701a      	strb	r2, [r3, #0]
					keyAction			 = action_idle;
 8000988:	4b1a      	ldr	r3, [pc, #104]	; (80009f4 <keyPressed+0x28c>)
 800098a:	2200      	movs	r2, #0
 800098c:	701a      	strb	r2, [r3, #0]
					gpio_pin_IMPULSES(DEBUG_PORT0, DEBUG_PIN0, 7);
 800098e:	2207      	movs	r2, #7
 8000990:	2108      	movs	r1, #8
 8000992:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000996:	f001 fa88 	bl	8001eaa <gpio_pin_IMPULSES>
					keyAction = action_idle;
 800099a:	4b16      	ldr	r3, [pc, #88]	; (80009f4 <keyPressed+0x28c>)
 800099c:	2200      	movs	r2, #0
 800099e:	701a      	strb	r2, [r3, #0]
				}
			break;
 80009a0:	e015      	b.n	80009ce <keyPressed+0x266>
			default:
//				if ( keyAction = action_idle; )
				gpio_pin_IMPULSES(DEBUG_PORT0, DEBUG_PIN0, 8);
 80009a2:	2208      	movs	r2, #8
 80009a4:	2108      	movs	r1, #8
 80009a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009aa:	f001 fa7e 	bl	8001eaa <gpio_pin_IMPULSES>
				keyAction = action_idle;
 80009ae:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <keyPressed+0x28c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	701a      	strb	r2, [r3, #0]
			break;
 80009b4:	e00c      	b.n	80009d0 <keyPressed+0x268>
			break;
 80009b6:	bf00      	nop
 80009b8:	e00a      	b.n	80009d0 <keyPressed+0x268>
				} break;
 80009ba:	bf00      	nop
 80009bc:	e008      	b.n	80009d0 <keyPressed+0x268>
				} break;
 80009be:	bf00      	nop
 80009c0:	e006      	b.n	80009d0 <keyPressed+0x268>
				} break;
 80009c2:	bf00      	nop
 80009c4:	e004      	b.n	80009d0 <keyPressed+0x268>
		}

	}
 80009c6:	bf00      	nop
 80009c8:	e002      	b.n	80009d0 <keyPressed+0x268>
			break;
 80009ca:	bf00      	nop
 80009cc:	e000      	b.n	80009d0 <keyPressed+0x268>
			break;
 80009ce:	bf00      	nop
	lastState = pressKeyCheck;
 80009d0:	4a05      	ldr	r2, [pc, #20]	; (80009e8 <keyPressed+0x280>)
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	7013      	strb	r3, [r2, #0]
	return keyEvent;
 80009d6:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <keyPressed+0x27c>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	20000126 	.word	0x20000126
 80009e8:	20000004 	.word	0x20000004
 80009ec:	20000130 	.word	0x20000130
 80009f0:	20000110 	.word	0x20000110
 80009f4:	20000124 	.word	0x20000124
 80009f8:	200005d4 	.word	0x200005d4
 80009fc:	20000125 	.word	0x20000125
 8000a00:	2000012c 	.word	0x2000012c

08000a04 <keyboard_ptr>:
/********************************************************************************************/

T_KEYB * keyboard_ptr(void) {
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
	return &keyboard;
 8000a08:	4b02      	ldr	r3, [pc, #8]	; (8000a14 <keyboard_ptr+0x10>)
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr
 8000a14:	20000110 	.word	0x20000110

08000a18 <register_keyboard_callback>:

static void ( *keyboard_callback )( void );
void register_keyboard_callback( void (*callback)( void) ) {
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
	keyboard_callback = callback;
 8000a20:	4a04      	ldr	r2, [pc, #16]	; (8000a34 <register_keyboard_callback+0x1c>)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	6013      	str	r3, [r2, #0]
}
 8000a26:	bf00      	nop
 8000a28:	370c      	adds	r7, #12
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	20000128 	.word	0x20000128

08000a38 <SW_KEYBOARD_EVENT>:

void SW_KEYBOARD_EVENT( void ) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	if ( keyPressed() == true) {
 8000a3c:	f7ff fe94 	bl	8000768 <keyPressed>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d01f      	beq.n	8000a86 <SW_KEYBOARD_EVENT+0x4e>

		if( keyboard_callback ) {
 8000a46:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <SW_KEYBOARD_EVENT+0x54>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d01b      	beq.n	8000a86 <SW_KEYBOARD_EVENT+0x4e>
			keyboard_callback();
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <SW_KEYBOARD_EVENT+0x54>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4798      	blx	r3
	keyboard.shortPRESS		= false;
 8000a54:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <SW_KEYBOARD_EVENT+0x58>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	701a      	strb	r2, [r3, #0]
	keyboard.mediumPRESS	= false;
 8000a5a:	4b0d      	ldr	r3, [pc, #52]	; (8000a90 <SW_KEYBOARD_EVENT+0x58>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	705a      	strb	r2, [r3, #1]
	keyboard.longPRESS		= false;
 8000a60:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <SW_KEYBOARD_EVENT+0x58>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	709a      	strb	r2, [r3, #2]
	keyboard.keyREPEAT		= false;
 8000a66:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <SW_KEYBOARD_EVENT+0x58>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	70da      	strb	r2, [r3, #3]
	keyboard.doublePRESS 	= false;
 8000a6c:	4b08      	ldr	r3, [pc, #32]	; (8000a90 <SW_KEYBOARD_EVENT+0x58>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	711a      	strb	r2, [r3, #4]
	keyboard.timeFallFall	= 0;
 8000a72:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <SW_KEYBOARD_EVENT+0x58>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
	keyboard.timeFallRise	= 0;
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <SW_KEYBOARD_EVENT+0x58>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	60da      	str	r2, [r3, #12]
	keyboard.keysDecoded[0] = 0;
 8000a7e:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <SW_KEYBOARD_EVENT+0x58>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	741a      	strb	r2, [r3, #16]
}
 8000a84:	bf00      	nop
			machine_state_reset();
		}
	}
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000128 	.word	0x20000128
 8000a90:	20000110 	.word	0x20000110

08000a94 <sw_i2c_write_buff>:
		}
	}
	return I2C_Ok;
}

static I2CSTATUS sw_i2c_write_buff( uint16_t nBytes, const uint8_t * pBuff ) {
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	6039      	str	r1, [r7, #0]
 8000a9e:	80fb      	strh	r3, [r7, #6]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	81fb      	strh	r3, [r7, #14]
 8000aa4:	e043      	b.n	8000b2e <sw_i2c_write_buff+0x9a>
	whileTimer = 2;
 8000aa6:	4b27      	ldr	r3, [pc, #156]	; (8000b44 <sw_i2c_write_buff+0xb0>)
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8000aac:	e013      	b.n	8000ad6 <sw_i2c_write_buff+0x42>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8000aae:	4b25      	ldr	r3, [pc, #148]	; (8000b44 <sw_i2c_write_buff+0xb0>)
 8000ab0:	881b      	ldrh	r3, [r3, #0]
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d10e      	bne.n	8000ad6 <sw_i2c_write_buff+0x42>
}
static INLINE bool sw_is_TXIS_flag_ready(void) {
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
}
static INLINE bool sw_is_NACK_flag_ready(void) {
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8000ab8:	4b23      	ldr	r3, [pc, #140]	; (8000b48 <sw_i2c_write_buff+0xb4>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	f003 0310 	and.w	r3, r3, #16
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <sw_i2c_write_buff+0x38>
 8000ac8:	2301      	movs	r3, #1
 8000aca:	e000      	b.n	8000ace <sw_i2c_write_buff+0x3a>
 8000acc:	2300      	movs	r3, #0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <sw_i2c_write_buff+0x42>
			return I2C_Nack;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	e010      	b.n	8000af8 <sw_i2c_write_buff+0x64>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	; (8000b48 <sw_i2c_write_buff+0xb4>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	699b      	ldr	r3, [r3, #24]
 8000ade:	f003 0302 	and.w	r3, r3, #2
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <sw_i2c_write_buff+0x56>
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e000      	b.n	8000aec <sw_i2c_write_buff+0x58>
 8000aea:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8000aec:	f083 0301 	eor.w	r3, r3, #1
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d1db      	bne.n	8000aae <sw_i2c_write_buff+0x1a>
	return I2C_Ok;
 8000af6:	2300      	movs	r3, #0
		if ( sw_i2c_isTXIS_error() != I2C_Ok ) return I2C_Error;
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <sw_i2c_write_buff+0x6c>
 8000afc:	2301      	movs	r3, #1
 8000afe:	e01b      	b.n	8000b38 <sw_i2c_write_buff+0xa4>
		sw_i2c_write( *pBuff++ );
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	1c5a      	adds	r2, r3, #1
 8000b04:	603a      	str	r2, [r7, #0]
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	737b      	strb	r3, [r7, #13]
static INLINE void 		sw_i2c_stop(void)  {
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
}
static INLINE I2CSTATUS sw_i2c_write( uint8_t data ) {
	hI2Cx->I2C->TXDR = data;								// First write byte
 8000b0a:	4b0f      	ldr	r3, [pc, #60]	; (8000b48 <sw_i2c_write_buff+0xb4>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	7b7a      	ldrb	r2, [r7, #13]
 8000b12:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8000b14:	bf00      	nop
 8000b16:	4b0c      	ldr	r3, [pc, #48]	; (8000b48 <sw_i2c_write_buff+0xb4>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	699b      	ldr	r3, [r3, #24]
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d0f7      	beq.n	8000b16 <sw_i2c_write_buff+0x82>
	return I2C_Ok;
 8000b26:	bf00      	nop
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8000b28:	89fb      	ldrh	r3, [r7, #14]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	81fb      	strh	r3, [r7, #14]
 8000b2e:	89fa      	ldrh	r2, [r7, #14]
 8000b30:	88fb      	ldrh	r3, [r7, #6]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d3b7      	bcc.n	8000aa6 <sw_i2c_write_buff+0x12>
	}
	return I2C_Ok;
 8000b36:	2300      	movs	r3, #0
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3714      	adds	r7, #20
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	200005d8 	.word	0x200005d8
 8000b48:	20000008 	.word	0x20000008

08000b4c <sw_i2c_read_buff>:
static I2CSTATUS sw_i2c_read_buff( uint16_t nBytes, uint8_t * pBuff ) {
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	6039      	str	r1, [r7, #0]
 8000b56:	80fb      	strh	r3, [r7, #6]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8000b58:	2300      	movs	r3, #0
 8000b5a:	81fb      	strh	r3, [r7, #14]
 8000b5c:	e027      	b.n	8000bae <sw_i2c_read_buff+0x62>
		while( sw_is_RXNE_flag_ready() == false ) {}
 8000b5e:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) return true; else  return false;
 8000b60:	4b18      	ldr	r3, [pc, #96]	; (8000bc4 <sw_i2c_read_buff+0x78>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	f003 0304 	and.w	r3, r3, #4
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <sw_i2c_read_buff+0x28>
 8000b70:	2301      	movs	r3, #1
 8000b72:	e000      	b.n	8000b76 <sw_i2c_read_buff+0x2a>
 8000b74:	2300      	movs	r3, #0
 8000b76:	f083 0301 	eor.w	r3, r3, #1
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d1ef      	bne.n	8000b60 <sw_i2c_read_buff+0x14>
		*pBuff++ = sw_i2c_read( DUMMY );
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	1c5a      	adds	r2, r3, #1
 8000b84:	603a      	str	r2, [r7, #0]
 8000b86:	2200      	movs	r2, #0
 8000b88:	737a      	strb	r2, [r7, #13]
}
static INLINE uint8_t	sw_i2c_read( uint8_t dummy ) {
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) == 0 ) {}	// then check the flag
 8000b8a:	bf00      	nop
 8000b8c:	4a0d      	ldr	r2, [pc, #52]	; (8000bc4 <sw_i2c_read_buff+0x78>)
 8000b8e:	6812      	ldr	r2, [r2, #0]
 8000b90:	6812      	ldr	r2, [r2, #0]
 8000b92:	6992      	ldr	r2, [r2, #24]
 8000b94:	f002 0204 	and.w	r2, r2, #4
 8000b98:	2a00      	cmp	r2, #0
 8000b9a:	d0f7      	beq.n	8000b8c <sw_i2c_read_buff+0x40>
	return ( hI2Cx->I2C->RXDR & 0xFF );
 8000b9c:	4a09      	ldr	r2, [pc, #36]	; (8000bc4 <sw_i2c_read_buff+0x78>)
 8000b9e:	6812      	ldr	r2, [r2, #0]
 8000ba0:	6812      	ldr	r2, [r2, #0]
 8000ba2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000ba4:	b2d2      	uxtb	r2, r2
 8000ba6:	701a      	strb	r2, [r3, #0]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8000ba8:	89fb      	ldrh	r3, [r7, #14]
 8000baa:	3301      	adds	r3, #1
 8000bac:	81fb      	strh	r3, [r7, #14]
 8000bae:	89fa      	ldrh	r2, [r7, #14]
 8000bb0:	88fb      	ldrh	r3, [r7, #6]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d3d3      	bcc.n	8000b5e <sw_i2c_read_buff+0x12>
	}
	return I2C_Ok;
 8000bb6:	2300      	movs	r3, #0
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3714      	adds	r7, #20
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	20000008 	.word	0x20000008

08000bc8 <sw_i2c_write_byte>:
/********************************************************************************/


/*********************************** Write 1 byte *******************************/
static I2CSTATUS sw_i2c_write_byte( uint8_t byte, bool repeatedStart ) {
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	460a      	mov	r2, r1
 8000bd2:	71fb      	strb	r3, [r7, #7]
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	71bb      	strb	r3, [r7, #6]
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8000bd8:	4b5b      	ldr	r3, [pc, #364]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	685a      	ldr	r2, [r3, #4]
 8000be0:	4b59      	ldr	r3, [pc, #356]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000bea:	605a      	str	r2, [r3, #4]
 8000bec:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8000bee:	4b56      	ldr	r3, [pc, #344]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	685a      	ldr	r2, [r3, #4]
 8000bf6:	4b54      	ldr	r3, [pc, #336]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	bf00      	nop
 8000c04:	2301      	movs	r3, #1
 8000c06:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8000c08:	4b50      	ldr	r3, [pc, #320]	; (8000d4c <sw_i2c_write_byte+0x184>)
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8000c10:	7bfa      	ldrb	r2, [r7, #15]
 8000c12:	0412      	lsls	r2, r2, #16
 8000c14:	4611      	mov	r1, r2
 8000c16:	4a4d      	ldr	r2, [pc, #308]	; (8000d4c <sw_i2c_write_byte+0x184>)
 8000c18:	430b      	orrs	r3, r1
 8000c1a:	6053      	str	r3, [r2, #4]
}
 8000c1c:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8000c1e:	4b4a      	ldr	r3, [pc, #296]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	685a      	ldr	r2, [r3, #4]
 8000c26:	4b48      	ldr	r3, [pc, #288]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000c30:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 8000c32:	4b47      	ldr	r3, [pc, #284]	; (8000d50 <sw_i2c_write_byte+0x188>)
 8000c34:	2202      	movs	r2, #2
 8000c36:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8000c38:	e013      	b.n	8000c62 <sw_i2c_write_byte+0x9a>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8000c3a:	4b45      	ldr	r3, [pc, #276]	; (8000d50 <sw_i2c_write_byte+0x188>)
 8000c3c:	881b      	ldrh	r3, [r3, #0]
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d10e      	bne.n	8000c62 <sw_i2c_write_byte+0x9a>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8000c44:	4b40      	ldr	r3, [pc, #256]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f003 0310 	and.w	r3, r3, #16
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <sw_i2c_write_byte+0x90>
 8000c54:	2301      	movs	r3, #1
 8000c56:	e000      	b.n	8000c5a <sw_i2c_write_byte+0x92>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <sw_i2c_write_byte+0x9a>
			return I2C_Nack;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	e010      	b.n	8000c84 <sw_i2c_write_byte+0xbc>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8000c62:	4b39      	ldr	r3, [pc, #228]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	699b      	ldr	r3, [r3, #24]
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <sw_i2c_write_byte+0xae>
 8000c72:	2301      	movs	r3, #1
 8000c74:	e000      	b.n	8000c78 <sw_i2c_write_byte+0xb0>
 8000c76:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8000c78:	f083 0301 	eor.w	r3, r3, #1
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d1db      	bne.n	8000c3a <sw_i2c_write_byte+0x72>
	return I2C_Ok;
 8000c82:	2300      	movs	r3, #0
	sw_i2c_write_dir();
	sw_i2c_autoend_off();

	sw_i2c_nBytes(1);
	sw_i2c_start();
	if ( sw_i2c_isTXIS_error() != I2C_Ok ) return I2C_Error;
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <sw_i2c_write_byte+0xc4>
 8000c88:	2301      	movs	r3, #1
 8000c8a:	e057      	b.n	8000d3c <sw_i2c_write_byte+0x174>
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	73bb      	strb	r3, [r7, #14]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8000c90:	4b2d      	ldr	r3, [pc, #180]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	7bba      	ldrb	r2, [r7, #14]
 8000c98:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8000c9a:	bf00      	nop
 8000c9c:	4b2a      	ldr	r3, [pc, #168]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	f003 0301 	and.w	r3, r3, #1
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d0f7      	beq.n	8000c9c <sw_i2c_write_byte+0xd4>
	whileTimer = 2;
 8000cac:	4b28      	ldr	r3, [pc, #160]	; (8000d50 <sw_i2c_write_byte+0x188>)
 8000cae:	2202      	movs	r2, #2
 8000cb0:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 8000cb2:	e013      	b.n	8000cdc <sw_i2c_write_byte+0x114>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8000cb4:	4b26      	ldr	r3, [pc, #152]	; (8000d50 <sw_i2c_write_byte+0x188>)
 8000cb6:	881b      	ldrh	r3, [r3, #0]
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d10e      	bne.n	8000cdc <sw_i2c_write_byte+0x114>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8000cbe:	4b22      	ldr	r3, [pc, #136]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	699b      	ldr	r3, [r3, #24]
 8000cc6:	f003 0310 	and.w	r3, r3, #16
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <sw_i2c_write_byte+0x10a>
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e000      	b.n	8000cd4 <sw_i2c_write_byte+0x10c>
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <sw_i2c_write_byte+0x114>
			return I2C_Nack;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	e010      	b.n	8000cfe <sw_i2c_write_byte+0x136>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8000cdc:	4b1a      	ldr	r3, [pc, #104]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <sw_i2c_write_byte+0x128>
 8000cec:	2301      	movs	r3, #1
 8000cee:	e000      	b.n	8000cf2 <sw_i2c_write_byte+0x12a>
 8000cf0:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 8000cf2:	f083 0301 	eor.w	r3, r3, #1
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d1db      	bne.n	8000cb4 <sw_i2c_write_byte+0xec>
	return I2C_Ok;
 8000cfc:	2300      	movs	r3, #0

	sw_i2c_write( byte );
	if ( sw_i2c_isTC_error()   != I2C_Ok ) return I2C_Error;
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <sw_i2c_write_byte+0x13e>
 8000d02:	2301      	movs	r3, #1
 8000d04:	e01a      	b.n	8000d3c <sw_i2c_write_byte+0x174>

	if ( !repeatedStart ) sw_i2c_stop();
 8000d06:	79bb      	ldrb	r3, [r7, #6]
 8000d08:	f083 0301 	eor.w	r3, r3, #1
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d013      	beq.n	8000d3a <sw_i2c_write_byte+0x172>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8000d12:	4b0d      	ldr	r3, [pc, #52]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000d24:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8000d26:	bf00      	nop
 8000d28:	4b07      	ldr	r3, [pc, #28]	; (8000d48 <sw_i2c_write_byte+0x180>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	f003 0320 	and.w	r3, r3, #32
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d0f7      	beq.n	8000d28 <sw_i2c_write_byte+0x160>
}
 8000d38:	bf00      	nop
	return I2C_Ok;
 8000d3a:	2300      	movs	r3, #0
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	20000008 	.word	0x20000008
 8000d4c:	40005400 	.word	0x40005400
 8000d50:	200005d8 	.word	0x200005d8

08000d54 <sw_i2c_write_bulk>:
}
********************************************************************************/

/*********************************** Write bulk *********************************/
I2CSTATUS sw_i2c_write_bulk( uint8_t  devAddr, uint8_t regAddr,
						 	 uint16_t nBytes, const uint8_t * pBuff ) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	603b      	str	r3, [r7, #0]
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	71fb      	strb	r3, [r7, #7]
 8000d60:	460b      	mov	r3, r1
 8000d62:	71bb      	strb	r3, [r7, #6]
 8000d64:	4613      	mov	r3, r2
 8000d66:	80bb      	strh	r3, [r7, #4]
	hI2Cx->I2C->CR2 = 0; hI2Cx->I2C->ICR = 0xffffffff;
 8000d68:	4b9e      	ldr	r3, [pc, #632]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	4b9c      	ldr	r3, [pc, #624]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f04f 32ff 	mov.w	r2, #4294967295
 8000d7c:	61da      	str	r2, [r3, #28]
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	747b      	strb	r3, [r7, #17]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8000d82:	4b98      	ldr	r3, [pc, #608]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000d8e:	f023 0303 	bic.w	r3, r3, #3
 8000d92:	7c79      	ldrb	r1, [r7, #17]
 8000d94:	4a93      	ldr	r2, [pc, #588]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000d96:	6812      	ldr	r2, [r2, #0]
 8000d98:	6812      	ldr	r2, [r2, #0]
 8000d9a:	430b      	orrs	r3, r1
 8000d9c:	6053      	str	r3, [r2, #4]
}
 8000d9e:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8000da0:	4b90      	ldr	r3, [pc, #576]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	685a      	ldr	r2, [r3, #4]
 8000da8:	4b8e      	ldr	r3, [pc, #568]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8000db2:	605a      	str	r2, [r3, #4]
 8000db4:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8000db6:	4b8b      	ldr	r3, [pc, #556]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	685a      	ldr	r2, [r3, #4]
 8000dbe:	4b89      	ldr	r3, [pc, #548]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_autoend_off();
	sw_i2c_write_dir();

	nBytes++;											// nBytes + 1 (regAddr byte)
 8000dcc:	88bb      	ldrh	r3, [r7, #4]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	80bb      	strh	r3, [r7, #4]
	if ( nBytes < I2C_CR2_NBYTE_MAX + 1 ) {
 8000dd2:	88bb      	ldrh	r3, [r7, #4]
 8000dd4:	2bff      	cmp	r3, #255	; 0xff
 8000dd6:	d811      	bhi.n	8000dfc <sw_i2c_write_bulk+0xa8>
		sw_i2c_nBytes( nBytes );
 8000dd8:	88bb      	ldrh	r3, [r7, #4]
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	743b      	strb	r3, [r7, #16]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8000dde:	4b82      	ldr	r3, [pc, #520]	; (8000fe8 <sw_i2c_write_bulk+0x294>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8000de6:	7c3a      	ldrb	r2, [r7, #16]
 8000de8:	0412      	lsls	r2, r2, #16
 8000dea:	4611      	mov	r1, r2
 8000dec:	4a7e      	ldr	r2, [pc, #504]	; (8000fe8 <sw_i2c_write_bulk+0x294>)
 8000dee:	430b      	orrs	r3, r1
 8000df0:	6053      	str	r3, [r2, #4]
}
 8000df2:	bf00      	nop
		nBytes--;
 8000df4:	88bb      	ldrh	r3, [r7, #4]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	80bb      	strh	r3, [r7, #4]
 8000dfa:	e016      	b.n	8000e2a <sw_i2c_write_bulk+0xd6>
 8000dfc:	23ff      	movs	r3, #255	; 0xff
 8000dfe:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8000e00:	4b79      	ldr	r3, [pc, #484]	; (8000fe8 <sw_i2c_write_bulk+0x294>)
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8000e08:	7bfa      	ldrb	r2, [r7, #15]
 8000e0a:	0412      	lsls	r2, r2, #16
 8000e0c:	4611      	mov	r1, r2
 8000e0e:	4a76      	ldr	r2, [pc, #472]	; (8000fe8 <sw_i2c_write_bulk+0x294>)
 8000e10:	430b      	orrs	r3, r1
 8000e12:	6053      	str	r3, [r2, #4]
}
 8000e14:	bf00      	nop
	} else {
		sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
		SET_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8000e16:	4b73      	ldr	r3, [pc, #460]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	685a      	ldr	r2, [r3, #4]
 8000e1e:	4b71      	ldr	r3, [pc, #452]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000e28:	605a      	str	r2, [r3, #4]
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8000e2a:	4b6e      	ldr	r3, [pc, #440]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	685a      	ldr	r2, [r3, #4]
 8000e32:	4b6c      	ldr	r3, [pc, #432]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000e3c:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 8000e3e:	4b6b      	ldr	r3, [pc, #428]	; (8000fec <sw_i2c_write_bulk+0x298>)
 8000e40:	2202      	movs	r2, #2
 8000e42:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8000e44:	e013      	b.n	8000e6e <sw_i2c_write_bulk+0x11a>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8000e46:	4b69      	ldr	r3, [pc, #420]	; (8000fec <sw_i2c_write_bulk+0x298>)
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d10e      	bne.n	8000e6e <sw_i2c_write_bulk+0x11a>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8000e50:	4b64      	ldr	r3, [pc, #400]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	f003 0310 	and.w	r3, r3, #16
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <sw_i2c_write_bulk+0x110>
 8000e60:	2301      	movs	r3, #1
 8000e62:	e000      	b.n	8000e66 <sw_i2c_write_bulk+0x112>
 8000e64:	2300      	movs	r3, #0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <sw_i2c_write_bulk+0x11a>
			return I2C_Nack;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	e010      	b.n	8000e90 <sw_i2c_write_bulk+0x13c>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8000e6e:	4b5d      	ldr	r3, [pc, #372]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <sw_i2c_write_bulk+0x12e>
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e000      	b.n	8000e84 <sw_i2c_write_bulk+0x130>
 8000e82:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8000e84:	f083 0301 	eor.w	r3, r3, #1
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d1db      	bne.n	8000e46 <sw_i2c_write_bulk+0xf2>
	return I2C_Ok;
 8000e8e:	2300      	movs	r3, #0
	}

	sw_i2c_start();
	if ( sw_i2c_isTXIS_error() != I2C_Ok) return I2C_Error;
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <sw_i2c_write_bulk+0x144>
 8000e94:	2301      	movs	r3, #1
 8000e96:	e0d3      	b.n	8001040 <sw_i2c_write_bulk+0x2ec>
 8000e98:	79bb      	ldrb	r3, [r7, #6]
 8000e9a:	73bb      	strb	r3, [r7, #14]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8000e9c:	4b51      	ldr	r3, [pc, #324]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	7bba      	ldrb	r2, [r7, #14]
 8000ea4:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8000ea6:	bf00      	nop
 8000ea8:	4b4e      	ldr	r3, [pc, #312]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	f003 0301 	and.w	r3, r3, #1
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d0f7      	beq.n	8000ea8 <sw_i2c_write_bulk+0x154>
	whileTimer = 2;
 8000eb8:	4b4c      	ldr	r3, [pc, #304]	; (8000fec <sw_i2c_write_bulk+0x298>)
 8000eba:	2202      	movs	r2, #2
 8000ebc:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8000ebe:	e013      	b.n	8000ee8 <sw_i2c_write_bulk+0x194>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8000ec0:	4b4a      	ldr	r3, [pc, #296]	; (8000fec <sw_i2c_write_bulk+0x298>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d10e      	bne.n	8000ee8 <sw_i2c_write_bulk+0x194>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8000eca:	4b46      	ldr	r3, [pc, #280]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	699b      	ldr	r3, [r3, #24]
 8000ed2:	f003 0310 	and.w	r3, r3, #16
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <sw_i2c_write_bulk+0x18a>
 8000eda:	2301      	movs	r3, #1
 8000edc:	e000      	b.n	8000ee0 <sw_i2c_write_bulk+0x18c>
 8000ede:	2300      	movs	r3, #0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <sw_i2c_write_bulk+0x194>
			return I2C_Nack;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	e010      	b.n	8000f0a <sw_i2c_write_bulk+0x1b6>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8000ee8:	4b3e      	ldr	r3, [pc, #248]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	f003 0302 	and.w	r3, r3, #2
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <sw_i2c_write_bulk+0x1a8>
 8000ef8:	2301      	movs	r3, #1
 8000efa:	e000      	b.n	8000efe <sw_i2c_write_bulk+0x1aa>
 8000efc:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8000efe:	f083 0301 	eor.w	r3, r3, #1
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1db      	bne.n	8000ec0 <sw_i2c_write_bulk+0x16c>
	return I2C_Ok;
 8000f08:	2300      	movs	r3, #0

	sw_i2c_write( regAddr ); 							// First byte, address
	if ( sw_i2c_isTXIS_error() != I2C_Ok) return I2C_Error;
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <sw_i2c_write_bulk+0x1be>
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e096      	b.n	8001040 <sw_i2c_write_bulk+0x2ec>

	uint16_t nBlock = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	82fb      	strh	r3, [r7, #22]
	uint16_t n 		= I2C_CR2_NBYTE_MAX - 1;			//
 8000f16:	23fe      	movs	r3, #254	; 0xfe
 8000f18:	827b      	strh	r3, [r7, #18]
	uint8_t shift	= 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	757b      	strb	r3, [r7, #21]
	while ( nBytes ) {
 8000f1e:	e077      	b.n	8001010 <sw_i2c_write_bulk+0x2bc>
		if ( nBytes >=  I2C_CR2_NBYTE_MAX ) {
 8000f20:	88bb      	ldrh	r3, [r7, #4]
 8000f22:	2bfe      	cmp	r3, #254	; 0xfe
 8000f24:	d964      	bls.n	8000ff0 <sw_i2c_write_bulk+0x29c>
			if ( nBlock == 0) {
 8000f26:	8afb      	ldrh	r3, [r7, #22]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d10a      	bne.n	8000f42 <sw_i2c_write_bulk+0x1ee>
				n = I2C_CR2_NBYTE_MAX - 1;
 8000f2c:	23fe      	movs	r3, #254	; 0xfe
 8000f2e:	827b      	strh	r3, [r7, #18]
				sw_i2c_write_buff( n, (uint8_t *)pBuff );
 8000f30:	8a7b      	ldrh	r3, [r7, #18]
 8000f32:	6839      	ldr	r1, [r7, #0]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fdad 	bl	8000a94 <sw_i2c_write_buff>
				nBlock++;
 8000f3a:	8afb      	ldrh	r3, [r7, #22]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	82fb      	strh	r3, [r7, #22]
 8000f40:	e010      	b.n	8000f64 <sw_i2c_write_bulk+0x210>
			} else {
				n = I2C_CR2_NBYTE_MAX;
 8000f42:	23ff      	movs	r3, #255	; 0xff
 8000f44:	827b      	strh	r3, [r7, #18]
				sw_i2c_write_buff( n, (uint8_t *)pBuff +  nBlock++ * I2C_CR2_NBYTE_MAX - 1 );
 8000f46:	8afb      	ldrh	r3, [r7, #22]
 8000f48:	1c5a      	adds	r2, r3, #1
 8000f4a:	82fa      	strh	r2, [r7, #22]
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4613      	mov	r3, r2
 8000f50:	021b      	lsls	r3, r3, #8
 8000f52:	1a9b      	subs	r3, r3, r2
 8000f54:	3b01      	subs	r3, #1
 8000f56:	683a      	ldr	r2, [r7, #0]
 8000f58:	441a      	add	r2, r3
 8000f5a:	8a7b      	ldrh	r3, [r7, #18]
 8000f5c:	4611      	mov	r1, r2
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff fd98 	bl	8000a94 <sw_i2c_write_buff>
			}
			while( sw_is_TCR_flag_ready() == false ) {}
 8000f64:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_TCR ) return true; else  return false;
 8000f66:	4b1f      	ldr	r3, [pc, #124]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <sw_i2c_write_bulk+0x226>
 8000f76:	2301      	movs	r3, #1
 8000f78:	e000      	b.n	8000f7c <sw_i2c_write_bulk+0x228>
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	f083 0301 	eor.w	r3, r3, #1
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1ef      	bne.n	8000f66 <sw_i2c_write_bulk+0x212>

			nBytes = nBytes - I2C_CR2_NBYTE_MAX;
 8000f86:	88bb      	ldrh	r3, [r7, #4]
 8000f88:	3bff      	subs	r3, #255	; 0xff
 8000f8a:	80bb      	strh	r3, [r7, #4]
			if ( nBytes < I2C_CR2_NBYTE_MAX ) {
 8000f8c:	88bb      	ldrh	r3, [r7, #4]
 8000f8e:	2bfe      	cmp	r3, #254	; 0xfe
 8000f90:	d81a      	bhi.n	8000fc8 <sw_i2c_write_bulk+0x274>
				CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8000f92:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	685a      	ldr	r2, [r3, #4]
 8000f9a:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <sw_i2c_write_bulk+0x290>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8000fa4:	605a      	str	r2, [r3, #4]
				sw_i2c_nBytes( nBytes );
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	737b      	strb	r3, [r7, #13]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8000fac:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <sw_i2c_write_bulk+0x294>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8000fb4:	7b7a      	ldrb	r2, [r7, #13]
 8000fb6:	0412      	lsls	r2, r2, #16
 8000fb8:	4611      	mov	r1, r2
 8000fba:	4a0b      	ldr	r2, [pc, #44]	; (8000fe8 <sw_i2c_write_bulk+0x294>)
 8000fbc:	430b      	orrs	r3, r1
 8000fbe:	6053      	str	r3, [r2, #4]
}
 8000fc0:	bf00      	nop
				shift = 1;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	757b      	strb	r3, [r7, #21]
 8000fc6:	e023      	b.n	8001010 <sw_i2c_write_bulk+0x2bc>
 8000fc8:	23ff      	movs	r3, #255	; 0xff
 8000fca:	733b      	strb	r3, [r7, #12]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8000fcc:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <sw_i2c_write_bulk+0x294>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8000fd4:	7b3a      	ldrb	r2, [r7, #12]
 8000fd6:	0412      	lsls	r2, r2, #16
 8000fd8:	4611      	mov	r1, r2
 8000fda:	4a03      	ldr	r2, [pc, #12]	; (8000fe8 <sw_i2c_write_bulk+0x294>)
 8000fdc:	430b      	orrs	r3, r1
 8000fde:	6053      	str	r3, [r2, #4]
 8000fe0:	e016      	b.n	8001010 <sw_i2c_write_bulk+0x2bc>
 8000fe2:	bf00      	nop
 8000fe4:	20000008 	.word	0x20000008
 8000fe8:	40005400 	.word	0x40005400
 8000fec:	200005d8 	.word	0x200005d8
			} else {
				sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
			}
		} else {
			sw_i2c_write_buff( nBytes , (uint8_t *)pBuff + nBlock*I2C_CR2_NBYTE_MAX - shift );
 8000ff0:	8afa      	ldrh	r2, [r7, #22]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	021b      	lsls	r3, r3, #8
 8000ff6:	1a9b      	subs	r3, r3, r2
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	7d7b      	ldrb	r3, [r7, #21]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	683a      	ldr	r2, [r7, #0]
 8001000:	441a      	add	r2, r3
 8001002:	88bb      	ldrh	r3, [r7, #4]
 8001004:	4611      	mov	r1, r2
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff fd44 	bl	8000a94 <sw_i2c_write_buff>
			nBytes = 0;									// End of while() loop
 800100c:	2300      	movs	r3, #0
 800100e:	80bb      	strh	r3, [r7, #4]
	while ( nBytes ) {
 8001010:	88bb      	ldrh	r3, [r7, #4]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d184      	bne.n	8000f20 <sw_i2c_write_bulk+0x1cc>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8001016:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <sw_i2c_write_bulk+0x2f4>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <sw_i2c_write_bulk+0x2f4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001028:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 800102a:	bf00      	nop
 800102c:	4b06      	ldr	r3, [pc, #24]	; (8001048 <sw_i2c_write_bulk+0x2f4>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	699b      	ldr	r3, [r3, #24]
 8001034:	f003 0320 	and.w	r3, r3, #32
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0f7      	beq.n	800102c <sw_i2c_write_bulk+0x2d8>
}
 800103c:	bf00      	nop
		}
	}
	sw_i2c_stop();
	return I2C_Ok;
 800103e:	2300      	movs	r3, #0
}
 8001040:	4618      	mov	r0, r3
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000008 	.word	0x20000008

0800104c <sw_i2c_read_bulk>:
/********************************************************************************/

/*********************************** Read bulk **********************************/
I2CSTATUS sw_i2c_read_bulk ( uint8_t  devAddr, uint8_t  regAddr,
							 uint16_t nBytes,  uint8_t * pBuff ) {
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	4603      	mov	r3, r0
 8001056:	71fb      	strb	r3, [r7, #7]
 8001058:	460b      	mov	r3, r1
 800105a:	71bb      	strb	r3, [r7, #6]
 800105c:	4613      	mov	r3, r2
 800105e:	80bb      	strh	r3, [r7, #4]
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	74fb      	strb	r3, [r7, #19]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8001064:	4b6e      	ldr	r3, [pc, #440]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001070:	f023 0303 	bic.w	r3, r3, #3
 8001074:	7cf9      	ldrb	r1, [r7, #19]
 8001076:	4a6a      	ldr	r2, [pc, #424]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 8001078:	6812      	ldr	r2, [r2, #0]
 800107a:	6812      	ldr	r2, [r2, #0]
 800107c:	430b      	orrs	r3, r1
 800107e:	6053      	str	r3, [r2, #4]
}
 8001080:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_write_byte( regAddr, I2C_REPEATED_START );
 8001082:	79bb      	ldrb	r3, [r7, #6]
 8001084:	2101      	movs	r1, #1
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fd9e 	bl	8000bc8 <sw_i2c_write_byte>
static INLINE void sw_i2c_read_dir (void) { hI2Cx->I2C->CR2 |= I2C_CR2_RD_WRN; }
 800108c:	4b64      	ldr	r3, [pc, #400]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	4b62      	ldr	r3, [pc, #392]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	bf00      	nop

	sw_i2c_read_dir();

	if ( nBytes <= I2C_CR2_NBYTE_MAX ) {
 80010a2:	88bb      	ldrh	r3, [r7, #4]
 80010a4:	2bff      	cmp	r3, #255	; 0xff
 80010a6:	d817      	bhi.n	80010d8 <sw_i2c_read_bulk+0x8c>
		CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 80010a8:	4b5d      	ldr	r3, [pc, #372]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	685a      	ldr	r2, [r3, #4]
 80010b0:	4b5b      	ldr	r3, [pc, #364]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80010ba:	605a      	str	r2, [r3, #4]
		sw_i2c_nBytes( nBytes );
 80010bc:	88bb      	ldrh	r3, [r7, #4]
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	74bb      	strb	r3, [r7, #18]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80010c2:	4b58      	ldr	r3, [pc, #352]	; (8001224 <sw_i2c_read_bulk+0x1d8>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80010ca:	7cba      	ldrb	r2, [r7, #18]
 80010cc:	0412      	lsls	r2, r2, #16
 80010ce:	4611      	mov	r1, r2
 80010d0:	4a54      	ldr	r2, [pc, #336]	; (8001224 <sw_i2c_read_bulk+0x1d8>)
 80010d2:	430b      	orrs	r3, r1
 80010d4:	6053      	str	r3, [r2, #4]
}
 80010d6:	e016      	b.n	8001106 <sw_i2c_read_bulk+0xba>
	} else {
		SET_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 80010d8:	4b51      	ldr	r3, [pc, #324]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	4b4f      	ldr	r3, [pc, #316]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	23ff      	movs	r3, #255	; 0xff
 80010ee:	747b      	strb	r3, [r7, #17]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80010f0:	4b4c      	ldr	r3, [pc, #304]	; (8001224 <sw_i2c_read_bulk+0x1d8>)
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80010f8:	7c7a      	ldrb	r2, [r7, #17]
 80010fa:	0412      	lsls	r2, r2, #16
 80010fc:	4611      	mov	r1, r2
 80010fe:	4a49      	ldr	r2, [pc, #292]	; (8001224 <sw_i2c_read_bulk+0x1d8>)
 8001100:	430b      	orrs	r3, r1
 8001102:	6053      	str	r3, [r2, #4]
}
 8001104:	bf00      	nop
		sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
	}

	uint16_t nBlock = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	82fb      	strh	r3, [r7, #22]
	uint16_t n 		= I2C_CR2_NBYTE_MAX - 1;
 800110a:	23fe      	movs	r3, #254	; 0xfe
 800110c:	82bb      	strh	r3, [r7, #20]
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 800110e:	4b44      	ldr	r3, [pc, #272]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	4b42      	ldr	r3, [pc, #264]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001120:	605a      	str	r2, [r3, #4]
	sw_i2c_start();
	while ( nBytes ) {
 8001122:	e061      	b.n	80011e8 <sw_i2c_read_bulk+0x19c>
		if ( nBytes >=  I2C_CR2_NBYTE_MAX ) {
 8001124:	88bb      	ldrh	r3, [r7, #4]
 8001126:	2bfe      	cmp	r3, #254	; 0xfe
 8001128:	d950      	bls.n	80011cc <sw_i2c_read_bulk+0x180>
			if ( nBlock != 0) n = I2C_CR2_NBYTE_MAX;
 800112a:	8afb      	ldrh	r3, [r7, #22]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <sw_i2c_read_bulk+0xe8>
 8001130:	23ff      	movs	r3, #255	; 0xff
 8001132:	82bb      	strh	r3, [r7, #20]

			sw_i2c_read_buff( n, (uint8_t *)pBuff +  nBlock++ * I2C_CR2_NBYTE_MAX  );
 8001134:	8afb      	ldrh	r3, [r7, #22]
 8001136:	1c5a      	adds	r2, r3, #1
 8001138:	82fa      	strh	r2, [r7, #22]
 800113a:	461a      	mov	r2, r3
 800113c:	4613      	mov	r3, r2
 800113e:	021b      	lsls	r3, r3, #8
 8001140:	1a9b      	subs	r3, r3, r2
 8001142:	461a      	mov	r2, r3
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	441a      	add	r2, r3
 8001148:	8abb      	ldrh	r3, [r7, #20]
 800114a:	4611      	mov	r1, r2
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fcfd 	bl	8000b4c <sw_i2c_read_buff>
			while( sw_is_TCR_flag_ready() == false ) {}
 8001152:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_TCR ) return true; else  return false;
 8001154:	4b32      	ldr	r3, [pc, #200]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <sw_i2c_read_bulk+0x11c>
 8001164:	2301      	movs	r3, #1
 8001166:	e000      	b.n	800116a <sw_i2c_read_bulk+0x11e>
 8001168:	2300      	movs	r3, #0
 800116a:	f083 0301 	eor.w	r3, r3, #1
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1ef      	bne.n	8001154 <sw_i2c_read_bulk+0x108>

			nBytes = nBytes - I2C_CR2_NBYTE_MAX;
 8001174:	88bb      	ldrh	r3, [r7, #4]
 8001176:	3bff      	subs	r3, #255	; 0xff
 8001178:	80bb      	strh	r3, [r7, #4]
			if ( nBytes < I2C_CR2_NBYTE_MAX ) {
 800117a:	88bb      	ldrh	r3, [r7, #4]
 800117c:	2bfe      	cmp	r3, #254	; 0xfe
 800117e:	d818      	bhi.n	80011b2 <sw_i2c_read_bulk+0x166>
				CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8001180:	4b27      	ldr	r3, [pc, #156]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	4b25      	ldr	r3, [pc, #148]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001192:	605a      	str	r2, [r3, #4]
				sw_i2c_nBytes( nBytes );						// Last nBytes < 255
 8001194:	88bb      	ldrh	r3, [r7, #4]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	743b      	strb	r3, [r7, #16]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 800119a:	4b22      	ldr	r3, [pc, #136]	; (8001224 <sw_i2c_read_bulk+0x1d8>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80011a2:	7c3a      	ldrb	r2, [r7, #16]
 80011a4:	0412      	lsls	r2, r2, #16
 80011a6:	4611      	mov	r1, r2
 80011a8:	4a1e      	ldr	r2, [pc, #120]	; (8001224 <sw_i2c_read_bulk+0x1d8>)
 80011aa:	430b      	orrs	r3, r1
 80011ac:	6053      	str	r3, [r2, #4]
}
 80011ae:	bf00      	nop
 80011b0:	e01a      	b.n	80011e8 <sw_i2c_read_bulk+0x19c>
 80011b2:	23ff      	movs	r3, #255	; 0xff
 80011b4:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80011b6:	4b1b      	ldr	r3, [pc, #108]	; (8001224 <sw_i2c_read_bulk+0x1d8>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80011be:	7bfa      	ldrb	r2, [r7, #15]
 80011c0:	0412      	lsls	r2, r2, #16
 80011c2:	4611      	mov	r1, r2
 80011c4:	4a17      	ldr	r2, [pc, #92]	; (8001224 <sw_i2c_read_bulk+0x1d8>)
 80011c6:	430b      	orrs	r3, r1
 80011c8:	6053      	str	r3, [r2, #4]
 80011ca:	e00d      	b.n	80011e8 <sw_i2c_read_bulk+0x19c>
			}
			else
				sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
		} else {
			sw_i2c_read_buff( nBytes, (uint8_t *)pBuff +  nBlock*I2C_CR2_NBYTE_MAX );
 80011cc:	8afa      	ldrh	r2, [r7, #22]
 80011ce:	4613      	mov	r3, r2
 80011d0:	021b      	lsls	r3, r3, #8
 80011d2:	1a9b      	subs	r3, r3, r2
 80011d4:	461a      	mov	r2, r3
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	441a      	add	r2, r3
 80011da:	88bb      	ldrh	r3, [r7, #4]
 80011dc:	4611      	mov	r1, r2
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fcb4 	bl	8000b4c <sw_i2c_read_buff>
			nBytes = 0;											// End of while() loop
 80011e4:	2300      	movs	r3, #0
 80011e6:	80bb      	strh	r3, [r7, #4]
	while ( nBytes ) {
 80011e8:	88bb      	ldrh	r3, [r7, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d19a      	bne.n	8001124 <sw_i2c_read_bulk+0xd8>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 80011ee:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001200:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8001202:	bf00      	nop
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <sw_i2c_read_bulk+0x1d4>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	f003 0320 	and.w	r3, r3, #32
 8001210:	2b00      	cmp	r3, #0
 8001212:	d0f7      	beq.n	8001204 <sw_i2c_read_bulk+0x1b8>
}
 8001214:	bf00      	nop
		}
	}
	sw_i2c_stop();
	return I2C_Ok;
 8001216:	2300      	movs	r3, #0
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000008 	.word	0x20000008
 8001224:	40005400 	.word	0x40005400

08001228 <sw_i2c_write_reg8>:
/********************************************************************************/

/**************************** Registers functions *******************************/
I2CSTATUS sw_i2c_write_reg8( uint8_t devAddr, uint8_t reg, uint8_t data ) {
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
 8001232:	460b      	mov	r3, r1
 8001234:	71bb      	strb	r3, [r7, #6]
 8001236:	4613      	mov	r3, r2
 8001238:	717b      	strb	r3, [r7, #5]
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	73bb      	strb	r3, [r7, #14]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 800123e:	4b7f      	ldr	r3, [pc, #508]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800124a:	f023 0303 	bic.w	r3, r3, #3
 800124e:	7bb9      	ldrb	r1, [r7, #14]
 8001250:	4a7a      	ldr	r2, [pc, #488]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001252:	6812      	ldr	r2, [r2, #0]
 8001254:	6812      	ldr	r2, [r2, #0]
 8001256:	430b      	orrs	r3, r1
 8001258:	6053      	str	r3, [r2, #4]
}
 800125a:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 800125c:	4b77      	ldr	r3, [pc, #476]	; (800143c <sw_i2c_write_reg8+0x214>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	685a      	ldr	r2, [r3, #4]
 8001264:	4b75      	ldr	r3, [pc, #468]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8001272:	4b72      	ldr	r3, [pc, #456]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	685a      	ldr	r2, [r3, #4]
 800127a:	4b70      	ldr	r3, [pc, #448]	; (800143c <sw_i2c_write_reg8+0x214>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	bf00      	nop
 8001288:	2302      	movs	r3, #2
 800128a:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 800128c:	4b6c      	ldr	r3, [pc, #432]	; (8001440 <sw_i2c_write_reg8+0x218>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001294:	7bfa      	ldrb	r2, [r7, #15]
 8001296:	0412      	lsls	r2, r2, #16
 8001298:	4611      	mov	r1, r2
 800129a:	4a69      	ldr	r2, [pc, #420]	; (8001440 <sw_i2c_write_reg8+0x218>)
 800129c:	430b      	orrs	r3, r1
 800129e:	6053      	str	r3, [r2, #4]
}
 80012a0:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 80012a2:	4b66      	ldr	r3, [pc, #408]	; (800143c <sw_i2c_write_reg8+0x214>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	685a      	ldr	r2, [r3, #4]
 80012aa:	4b64      	ldr	r3, [pc, #400]	; (800143c <sw_i2c_write_reg8+0x214>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012b4:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 80012b6:	4b63      	ldr	r3, [pc, #396]	; (8001444 <sw_i2c_write_reg8+0x21c>)
 80012b8:	2202      	movs	r2, #2
 80012ba:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 80012bc:	e013      	b.n	80012e6 <sw_i2c_write_reg8+0xbe>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 80012be:	4b61      	ldr	r3, [pc, #388]	; (8001444 <sw_i2c_write_reg8+0x21c>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d10e      	bne.n	80012e6 <sw_i2c_write_reg8+0xbe>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80012c8:	4b5c      	ldr	r3, [pc, #368]	; (800143c <sw_i2c_write_reg8+0x214>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	f003 0310 	and.w	r3, r3, #16
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <sw_i2c_write_reg8+0xb4>
 80012d8:	2301      	movs	r3, #1
 80012da:	e000      	b.n	80012de <sw_i2c_write_reg8+0xb6>
 80012dc:	2300      	movs	r3, #0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <sw_i2c_write_reg8+0xbe>
			return I2C_Nack;
 80012e2:	2302      	movs	r3, #2
 80012e4:	e010      	b.n	8001308 <sw_i2c_write_reg8+0xe0>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 80012e6:	4b55      	ldr	r3, [pc, #340]	; (800143c <sw_i2c_write_reg8+0x214>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	699b      	ldr	r3, [r3, #24]
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <sw_i2c_write_reg8+0xd2>
 80012f6:	2301      	movs	r3, #1
 80012f8:	e000      	b.n	80012fc <sw_i2c_write_reg8+0xd4>
 80012fa:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 80012fc:	f083 0301 	eor.w	r3, r3, #1
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2b00      	cmp	r3, #0
 8001304:	d1db      	bne.n	80012be <sw_i2c_write_reg8+0x96>
	return I2C_Ok;
 8001306:	2300      	movs	r3, #0
	sw_i2c_write_dir();
	sw_i2c_autoend_off();

	sw_i2c_nBytes(2);
	sw_i2c_start();
	if ( sw_i2c_isTXIS_error()	!= I2C_Ok ) return I2C_Error;
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <sw_i2c_write_reg8+0xe8>
 800130c:	2301      	movs	r3, #1
 800130e:	e08e      	b.n	800142e <sw_i2c_write_reg8+0x206>
 8001310:	79bb      	ldrb	r3, [r7, #6]
 8001312:	737b      	strb	r3, [r7, #13]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8001314:	4b49      	ldr	r3, [pc, #292]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	7b7a      	ldrb	r2, [r7, #13]
 800131c:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 800131e:	bf00      	nop
 8001320:	4b46      	ldr	r3, [pc, #280]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0f7      	beq.n	8001320 <sw_i2c_write_reg8+0xf8>
	whileTimer = 2;
 8001330:	4b44      	ldr	r3, [pc, #272]	; (8001444 <sw_i2c_write_reg8+0x21c>)
 8001332:	2202      	movs	r2, #2
 8001334:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001336:	e013      	b.n	8001360 <sw_i2c_write_reg8+0x138>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001338:	4b42      	ldr	r3, [pc, #264]	; (8001444 <sw_i2c_write_reg8+0x21c>)
 800133a:	881b      	ldrh	r3, [r3, #0]
 800133c:	b29b      	uxth	r3, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	d10e      	bne.n	8001360 <sw_i2c_write_reg8+0x138>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001342:	4b3e      	ldr	r3, [pc, #248]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	f003 0310 	and.w	r3, r3, #16
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <sw_i2c_write_reg8+0x12e>
 8001352:	2301      	movs	r3, #1
 8001354:	e000      	b.n	8001358 <sw_i2c_write_reg8+0x130>
 8001356:	2300      	movs	r3, #0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <sw_i2c_write_reg8+0x138>
			return I2C_Nack;
 800135c:	2302      	movs	r3, #2
 800135e:	e010      	b.n	8001382 <sw_i2c_write_reg8+0x15a>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001360:	4b36      	ldr	r3, [pc, #216]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <sw_i2c_write_reg8+0x14c>
 8001370:	2301      	movs	r3, #1
 8001372:	e000      	b.n	8001376 <sw_i2c_write_reg8+0x14e>
 8001374:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8001376:	f083 0301 	eor.w	r3, r3, #1
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	d1db      	bne.n	8001338 <sw_i2c_write_reg8+0x110>
	return I2C_Ok;
 8001380:	2300      	movs	r3, #0

	sw_i2c_write( reg );
	if ( sw_i2c_isTXIS_error()	!= I2C_Ok ) return I2C_Error;
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <sw_i2c_write_reg8+0x162>
 8001386:	2301      	movs	r3, #1
 8001388:	e051      	b.n	800142e <sw_i2c_write_reg8+0x206>
 800138a:	797b      	ldrb	r3, [r7, #5]
 800138c:	733b      	strb	r3, [r7, #12]
	hI2Cx->I2C->TXDR = data;								// First write byte
 800138e:	4b2b      	ldr	r3, [pc, #172]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	7b3a      	ldrb	r2, [r7, #12]
 8001396:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8001398:	bf00      	nop
 800139a:	4b28      	ldr	r3, [pc, #160]	; (800143c <sw_i2c_write_reg8+0x214>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d0f7      	beq.n	800139a <sw_i2c_write_reg8+0x172>
	whileTimer = 2;
 80013aa:	4b26      	ldr	r3, [pc, #152]	; (8001444 <sw_i2c_write_reg8+0x21c>)
 80013ac:	2202      	movs	r2, #2
 80013ae:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 80013b0:	e013      	b.n	80013da <sw_i2c_write_reg8+0x1b2>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 80013b2:	4b24      	ldr	r3, [pc, #144]	; (8001444 <sw_i2c_write_reg8+0x21c>)
 80013b4:	881b      	ldrh	r3, [r3, #0]
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d10e      	bne.n	80013da <sw_i2c_write_reg8+0x1b2>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80013bc:	4b1f      	ldr	r3, [pc, #124]	; (800143c <sw_i2c_write_reg8+0x214>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	f003 0310 	and.w	r3, r3, #16
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <sw_i2c_write_reg8+0x1a8>
 80013cc:	2301      	movs	r3, #1
 80013ce:	e000      	b.n	80013d2 <sw_i2c_write_reg8+0x1aa>
 80013d0:	2300      	movs	r3, #0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <sw_i2c_write_reg8+0x1b2>
			return I2C_Nack;
 80013d6:	2302      	movs	r3, #2
 80013d8:	e010      	b.n	80013fc <sw_i2c_write_reg8+0x1d4>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 80013da:	4b18      	ldr	r3, [pc, #96]	; (800143c <sw_i2c_write_reg8+0x214>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	699b      	ldr	r3, [r3, #24]
 80013e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <sw_i2c_write_reg8+0x1c6>
 80013ea:	2301      	movs	r3, #1
 80013ec:	e000      	b.n	80013f0 <sw_i2c_write_reg8+0x1c8>
 80013ee:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 80013f0:	f083 0301 	eor.w	r3, r3, #1
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1db      	bne.n	80013b2 <sw_i2c_write_reg8+0x18a>
	return I2C_Ok;
 80013fa:	2300      	movs	r3, #0

	sw_i2c_write( data );
	if ( sw_i2c_isTC_error()	!= I2C_Ok ) return I2C_Error;
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <sw_i2c_write_reg8+0x1dc>
 8001400:	2301      	movs	r3, #1
 8001402:	e014      	b.n	800142e <sw_i2c_write_reg8+0x206>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8001404:	4b0d      	ldr	r3, [pc, #52]	; (800143c <sw_i2c_write_reg8+0x214>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	4b0b      	ldr	r3, [pc, #44]	; (800143c <sw_i2c_write_reg8+0x214>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001416:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8001418:	bf00      	nop
 800141a:	4b08      	ldr	r3, [pc, #32]	; (800143c <sw_i2c_write_reg8+0x214>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	f003 0320 	and.w	r3, r3, #32
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0f7      	beq.n	800141a <sw_i2c_write_reg8+0x1f2>
}
 800142a:	bf00      	nop
	sw_i2c_stop();

	return I2C_Ok;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3714      	adds	r7, #20
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20000008 	.word	0x20000008
 8001440:	40005400 	.word	0x40005400
 8001444:	200005d8 	.word	0x200005d8

08001448 <sw_i2c_read_reg8>:
I2CSTATUS sw_i2c_read_reg8( uint8_t devAddr, uint8_t reg, uint8_t * data ) {
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	603a      	str	r2, [r7, #0]
 8001452:	71fb      	strb	r3, [r7, #7]
 8001454:	460b      	mov	r3, r1
 8001456:	71bb      	strb	r3, [r7, #6]
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	73bb      	strb	r3, [r7, #14]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 800145c:	4b99      	ldr	r3, [pc, #612]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001468:	f023 0303 	bic.w	r3, r3, #3
 800146c:	7bb9      	ldrb	r1, [r7, #14]
 800146e:	4a95      	ldr	r2, [pc, #596]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001470:	6812      	ldr	r2, [r2, #0]
 8001472:	6812      	ldr	r2, [r2, #0]
 8001474:	430b      	orrs	r3, r1
 8001476:	6053      	str	r3, [r2, #4]
}
 8001478:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 800147a:	4b92      	ldr	r3, [pc, #584]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	685a      	ldr	r2, [r3, #4]
 8001482:	4b90      	ldr	r3, [pc, #576]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8001490:	4b8c      	ldr	r3, [pc, #560]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	4b8a      	ldr	r3, [pc, #552]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	bf00      	nop
 80014a6:	2301      	movs	r3, #1
 80014a8:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80014aa:	4b87      	ldr	r3, [pc, #540]	; (80016c8 <sw_i2c_read_reg8+0x280>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80014b2:	7bfa      	ldrb	r2, [r7, #15]
 80014b4:	0412      	lsls	r2, r2, #16
 80014b6:	4611      	mov	r1, r2
 80014b8:	4a83      	ldr	r2, [pc, #524]	; (80016c8 <sw_i2c_read_reg8+0x280>)
 80014ba:	430b      	orrs	r3, r1
 80014bc:	6053      	str	r3, [r2, #4]
}
 80014be:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 80014c0:	4b80      	ldr	r3, [pc, #512]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	685a      	ldr	r2, [r3, #4]
 80014c8:	4b7e      	ldr	r3, [pc, #504]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80014d2:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 80014d4:	4b7d      	ldr	r3, [pc, #500]	; (80016cc <sw_i2c_read_reg8+0x284>)
 80014d6:	2202      	movs	r2, #2
 80014d8:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 80014da:	e013      	b.n	8001504 <sw_i2c_read_reg8+0xbc>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 80014dc:	4b7b      	ldr	r3, [pc, #492]	; (80016cc <sw_i2c_read_reg8+0x284>)
 80014de:	881b      	ldrh	r3, [r3, #0]
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d10e      	bne.n	8001504 <sw_i2c_read_reg8+0xbc>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80014e6:	4b77      	ldr	r3, [pc, #476]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	f003 0310 	and.w	r3, r3, #16
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <sw_i2c_read_reg8+0xb2>
 80014f6:	2301      	movs	r3, #1
 80014f8:	e000      	b.n	80014fc <sw_i2c_read_reg8+0xb4>
 80014fa:	2300      	movs	r3, #0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <sw_i2c_read_reg8+0xbc>
			return I2C_Nack;
 8001500:	2302      	movs	r3, #2
 8001502:	e010      	b.n	8001526 <sw_i2c_read_reg8+0xde>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001504:	4b6f      	ldr	r3, [pc, #444]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <sw_i2c_read_reg8+0xd0>
 8001514:	2301      	movs	r3, #1
 8001516:	e000      	b.n	800151a <sw_i2c_read_reg8+0xd2>
 8001518:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 800151a:	f083 0301 	eor.w	r3, r3, #1
 800151e:	b2db      	uxtb	r3, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1db      	bne.n	80014dc <sw_i2c_read_reg8+0x94>
	return I2C_Ok;
 8001524:	2300      	movs	r3, #0
	sw_i2c_write_dir();
	sw_i2c_autoend_off();
	sw_i2c_nBytes(1);

	sw_i2c_start();
	if ( sw_i2c_isTXIS_error()	!= I2C_Ok ) return I2C_Error;
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <sw_i2c_read_reg8+0xe6>
 800152a:	2301      	movs	r3, #1
 800152c:	e0c3      	b.n	80016b6 <sw_i2c_read_reg8+0x26e>
 800152e:	79bb      	ldrb	r3, [r7, #6]
 8001530:	737b      	strb	r3, [r7, #13]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8001532:	4b64      	ldr	r3, [pc, #400]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	7b7a      	ldrb	r2, [r7, #13]
 800153a:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 800153c:	bf00      	nop
 800153e:	4b61      	ldr	r3, [pc, #388]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	2b00      	cmp	r3, #0
 800154c:	d0f7      	beq.n	800153e <sw_i2c_read_reg8+0xf6>
	whileTimer = 2;
 800154e:	4b5f      	ldr	r3, [pc, #380]	; (80016cc <sw_i2c_read_reg8+0x284>)
 8001550:	2202      	movs	r2, #2
 8001552:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 8001554:	e013      	b.n	800157e <sw_i2c_read_reg8+0x136>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001556:	4b5d      	ldr	r3, [pc, #372]	; (80016cc <sw_i2c_read_reg8+0x284>)
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	b29b      	uxth	r3, r3
 800155c:	2b00      	cmp	r3, #0
 800155e:	d10e      	bne.n	800157e <sw_i2c_read_reg8+0x136>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001560:	4b58      	ldr	r3, [pc, #352]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	f003 0310 	and.w	r3, r3, #16
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <sw_i2c_read_reg8+0x12c>
 8001570:	2301      	movs	r3, #1
 8001572:	e000      	b.n	8001576 <sw_i2c_read_reg8+0x12e>
 8001574:	2300      	movs	r3, #0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <sw_i2c_read_reg8+0x136>
			return I2C_Nack;
 800157a:	2302      	movs	r3, #2
 800157c:	e010      	b.n	80015a0 <sw_i2c_read_reg8+0x158>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 800157e:	4b51      	ldr	r3, [pc, #324]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <sw_i2c_read_reg8+0x14a>
 800158e:	2301      	movs	r3, #1
 8001590:	e000      	b.n	8001594 <sw_i2c_read_reg8+0x14c>
 8001592:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 8001594:	f083 0301 	eor.w	r3, r3, #1
 8001598:	b2db      	uxtb	r3, r3
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1db      	bne.n	8001556 <sw_i2c_read_reg8+0x10e>
	return I2C_Ok;
 800159e:	2300      	movs	r3, #0
	sw_i2c_write( reg );
	if ( sw_i2c_isTC_error()	!= I2C_Ok ) return I2C_Error;
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <sw_i2c_read_reg8+0x160>
 80015a4:	2301      	movs	r3, #1
 80015a6:	e086      	b.n	80016b6 <sw_i2c_read_reg8+0x26e>
static INLINE void sw_i2c_read_dir (void) { hI2Cx->I2C->CR2 |= I2C_CR2_RD_WRN; }
 80015a8:	4b46      	ldr	r3, [pc, #280]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	685a      	ldr	r2, [r3, #4]
 80015b0:	4b44      	ldr	r3, [pc, #272]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	bf00      	nop
 80015be:	2301      	movs	r3, #1
 80015c0:	733b      	strb	r3, [r7, #12]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80015c2:	4b41      	ldr	r3, [pc, #260]	; (80016c8 <sw_i2c_read_reg8+0x280>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80015ca:	7b3a      	ldrb	r2, [r7, #12]
 80015cc:	0412      	lsls	r2, r2, #16
 80015ce:	4611      	mov	r1, r2
 80015d0:	4a3d      	ldr	r2, [pc, #244]	; (80016c8 <sw_i2c_read_reg8+0x280>)
 80015d2:	430b      	orrs	r3, r1
 80015d4:	6053      	str	r3, [r2, #4]
}
 80015d6:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 80015d8:	4b3a      	ldr	r3, [pc, #232]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	685a      	ldr	r2, [r3, #4]
 80015e0:	4b38      	ldr	r3, [pc, #224]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80015ea:	605a      	str	r2, [r3, #4]

//	sw_i2c_stop();		// Repeated star or start_stop

	sw_i2c_read_dir();
	sw_i2c_nBytes(1);
	sw_i2c_start(); while ( sw_is_RXNE_flag_ready() == false );
 80015ec:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) return true; else  return false;
 80015ee:	4b35      	ldr	r3, [pc, #212]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	f003 0304 	and.w	r3, r3, #4
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <sw_i2c_read_reg8+0x1ba>
 80015fe:	2301      	movs	r3, #1
 8001600:	e000      	b.n	8001604 <sw_i2c_read_reg8+0x1bc>
 8001602:	2300      	movs	r3, #0
 8001604:	f083 0301 	eor.w	r3, r3, #1
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1ef      	bne.n	80015ee <sw_i2c_read_reg8+0x1a6>
 800160e:	2300      	movs	r3, #0
 8001610:	72fb      	strb	r3, [r7, #11]
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) == 0 ) {}	// then check the flag
 8001612:	bf00      	nop
 8001614:	4b2b      	ldr	r3, [pc, #172]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0f7      	beq.n	8001614 <sw_i2c_read_reg8+0x1cc>
	return ( hI2Cx->I2C->RXDR & 0xFF );
 8001624:	4b27      	ldr	r3, [pc, #156]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162c:	b2da      	uxtb	r2, r3

	*data = sw_i2c_read(DUMMY);
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	701a      	strb	r2, [r3, #0]
	whileTimer = 2;
 8001632:	4b26      	ldr	r3, [pc, #152]	; (80016cc <sw_i2c_read_reg8+0x284>)
 8001634:	2202      	movs	r2, #2
 8001636:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 8001638:	e013      	b.n	8001662 <sw_i2c_read_reg8+0x21a>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 800163a:	4b24      	ldr	r3, [pc, #144]	; (80016cc <sw_i2c_read_reg8+0x284>)
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	b29b      	uxth	r3, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	d10e      	bne.n	8001662 <sw_i2c_read_reg8+0x21a>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001644:	4b1f      	ldr	r3, [pc, #124]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	f003 0310 	and.w	r3, r3, #16
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <sw_i2c_read_reg8+0x210>
 8001654:	2301      	movs	r3, #1
 8001656:	e000      	b.n	800165a <sw_i2c_read_reg8+0x212>
 8001658:	2300      	movs	r3, #0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <sw_i2c_read_reg8+0x21a>
			return I2C_Nack;
 800165e:	2302      	movs	r3, #2
 8001660:	e010      	b.n	8001684 <sw_i2c_read_reg8+0x23c>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8001662:	4b18      	ldr	r3, [pc, #96]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	699b      	ldr	r3, [r3, #24]
 800166a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <sw_i2c_read_reg8+0x22e>
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <sw_i2c_read_reg8+0x230>
 8001676:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 8001678:	f083 0301 	eor.w	r3, r3, #1
 800167c:	b2db      	uxtb	r3, r3
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1db      	bne.n	800163a <sw_i2c_read_reg8+0x1f2>
	return I2C_Ok;
 8001682:	2300      	movs	r3, #0
	if ( sw_i2c_isTC_error() != I2C_Ok ) return I2C_Error;
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <sw_i2c_read_reg8+0x244>
 8001688:	2301      	movs	r3, #1
 800168a:	e014      	b.n	80016b6 <sw_i2c_read_reg8+0x26e>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 800168c:	4b0d      	ldr	r3, [pc, #52]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	4b0b      	ldr	r3, [pc, #44]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800169e:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 80016a0:	bf00      	nop
 80016a2:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <sw_i2c_read_reg8+0x27c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	f003 0320 	and.w	r3, r3, #32
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0f7      	beq.n	80016a2 <sw_i2c_read_reg8+0x25a>
}
 80016b2:	bf00      	nop
	sw_i2c_stop();

	return I2C_Ok;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3714      	adds	r7, #20
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	20000008 	.word	0x20000008
 80016c8:	40005400 	.word	0x40005400
 80016cc:	200005d8 	.word	0x200005d8

080016d0 <sw_i2c_simple_init>:
	return I2C_Ok;;
}
/********************************************************************************/

/******************************* Init function *********************************/
void sw_i2c_simple_init(void) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
#ifdef STM32L4
	RCC->APB1RSTR1 |=  RCC_APB1RSTR1_I2C1RST;
 80016d4:	4b32      	ldr	r3, [pc, #200]	; (80017a0 <sw_i2c_simple_init+0xd0>)
 80016d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016d8:	4a31      	ldr	r2, [pc, #196]	; (80017a0 <sw_i2c_simple_init+0xd0>)
 80016da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016de:	6393      	str	r3, [r2, #56]	; 0x38
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_I2C1RST;
 80016e0:	4b2f      	ldr	r3, [pc, #188]	; (80017a0 <sw_i2c_simple_init+0xd0>)
 80016e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016e4:	4a2e      	ldr	r2, [pc, #184]	; (80017a0 <sw_i2c_simple_init+0xd0>)
 80016e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80016ea:	6393      	str	r3, [r2, #56]	; 0x38
	RCC->APB1ENR1  |= RCC_APB1ENR1_I2C1EN;
 80016ec:	4b2c      	ldr	r3, [pc, #176]	; (80017a0 <sw_i2c_simple_init+0xd0>)
 80016ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016f0:	4a2b      	ldr	r2, [pc, #172]	; (80017a0 <sw_i2c_simple_init+0xd0>)
 80016f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016f6:	6593      	str	r3, [r2, #88]	; 0x58
#elif defined STM32F3
	RCC->APB1RSTR |=  RCC_APB1RSTR_I2C1RST;
	RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST;
	RCC->APB1ENR  |= RCC_APB1ENR_I2C1EN;
#endif
	SET_BIT	 ( hI2Cx->I2C->CR1, I2C_CR1_SWRST );	// Software reset
 80016f8:	4b2a      	ldr	r3, [pc, #168]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	4b28      	ldr	r3, [pc, #160]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800170a:	601a      	str	r2, [r3, #0]
	delay_ms(100);
 800170c:	2064      	movs	r0, #100	; 0x64
 800170e:	f001 fad9 	bl	8002cc4 <delay_ms>
	CLEAR_BIT( hI2Cx->I2C->CR1, I2C_CR1_SWRST );
 8001712:	4b24      	ldr	r3, [pc, #144]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	4b22      	ldr	r3, [pc, #136]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001724:	601a      	str	r2, [r3, #0]

//	CLEAR_BIT( hI2Cx->I2C->CR1, I2C_CR1_PE );
//	while( (hI2Cx->I2C->CR1 & I2C_CR1_PE) );

	gpio_pin_cfg( hI2Cx->scl_port,  hI2Cx->scl_pin,  hI2Cx->alternateFun );
 8001726:	4b1f      	ldr	r3, [pc, #124]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6898      	ldr	r0, [r3, #8]
 800172c:	4b1d      	ldr	r3, [pc, #116]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	8a19      	ldrh	r1, [r3, #16]
 8001732:	4b1c      	ldr	r3, [pc, #112]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	889b      	ldrh	r3, [r3, #4]
 8001738:	461a      	mov	r2, r3
 800173a:	f000 faed 	bl	8001d18 <gpio_pin_cfg>
	gpio_pin_cfg( hI2Cx->sda_port,  hI2Cx->sda_pin,  hI2Cx->alternateFun );
 800173e:	4b19      	ldr	r3, [pc, #100]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68d8      	ldr	r0, [r3, #12]
 8001744:	4b17      	ldr	r3, [pc, #92]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	8a59      	ldrh	r1, [r3, #18]
 800174a:	4b16      	ldr	r3, [pc, #88]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	889b      	ldrh	r3, [r3, #4]
 8001750:	461a      	mov	r2, r3
 8001752:	f000 fae1 	bl	8001d18 <gpio_pin_cfg>
	gpio_pin_HI ( hI2Cx->scl_port,  hI2Cx->scl_pin );
 8001756:	4b13      	ldr	r3, [pc, #76]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689a      	ldr	r2, [r3, #8]
 800175c:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	8a1b      	ldrh	r3, [r3, #16]
 8001762:	4619      	mov	r1, r3
 8001764:	4610      	mov	r0, r2
 8001766:	f000 fb7f 	bl	8001e68 <gpio_pin_HI>
	gpio_pin_HI ( hI2Cx->sda_port,  hI2Cx->sda_pin );
 800176a:	4b0e      	ldr	r3, [pc, #56]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	68da      	ldr	r2, [r3, #12]
 8001770:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	8a5b      	ldrh	r3, [r3, #18]
 8001776:	4619      	mov	r1, r3
 8001778:	4610      	mov	r0, r2
 800177a:	f000 fb75 	bl	8001e68 <gpio_pin_HI>

	hI2Cx->I2C->TIMINGR  = (uint32_t)I2C_TIMING_80MHz_400KHz;
 800177e:	4b09      	ldr	r3, [pc, #36]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a08      	ldr	r2, [pc, #32]	; (80017a8 <sw_i2c_simple_init+0xd8>)
 8001786:	611a      	str	r2, [r3, #16]
	SET_BIT( hI2Cx->I2C->CR1, I2C_CR1_PE );
 8001788:	4b06      	ldr	r3, [pc, #24]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <sw_i2c_simple_init+0xd4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f042 0201 	orr.w	r2, r2, #1
 800179a:	601a      	str	r2, [r3, #0]
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40021000 	.word	0x40021000
 80017a4:	20000008 	.word	0x20000008
 80017a8:	00702991 	.word	0x00702991

080017ac <HAL_I2C_Mem_Read>:
#define I2C_TIMEOUT 0

float Acc_Scale;
float Gyr_Scale;

static I2CSTATUS HAL_I2C_Mem_Read ( uint8_t devAddress, uint8_t regAddress, uint8_t regSize, uint8_t * buff, uint8_t len, uint8_t timeout ) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	4603      	mov	r3, r0
 80017b6:	71fb      	strb	r3, [r7, #7]
 80017b8:	460b      	mov	r3, r1
 80017ba:	71bb      	strb	r3, [r7, #6]
 80017bc:	4613      	mov	r3, r2
 80017be:	717b      	strb	r3, [r7, #5]
	I2CSTATUS status;
	status = sw_i2c_read_bulk ( devAddress, regAddress, len, buff );
 80017c0:	7e3b      	ldrb	r3, [r7, #24]
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	79b9      	ldrb	r1, [r7, #6]
 80017c6:	79f8      	ldrb	r0, [r7, #7]
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	f7ff fc3f 	bl	800104c <sw_i2c_read_bulk>
 80017ce:	4603      	mov	r3, r0
 80017d0:	73fb      	strb	r3, [r7, #15]
	delay_ms(2);
 80017d2:	2002      	movs	r0, #2
 80017d4:	f001 fa76 	bl	8002cc4 <delay_ms>
	return status;
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3710      	adds	r7, #16
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <MPU6050_GetIntStatusRegister>:
	tmp &= ~(1 << MPU6050_INTERRUPT_DATA_RDY_BIT);
	tmp |= ((Enable & 0x1) << MPU6050_INTERRUPT_DATA_RDY_BIT);
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &tmp, 1, I2C_TIMEOUT );
}

uint8_t MPU6050_GetIntStatusRegister(void) {
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b084      	sub	sp, #16
 80017e6:	af02      	add	r7, sp, #8
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_STATUS, 1, &tmp, 1, I2C_TIMEOUT );
 80017e8:	1dfb      	adds	r3, r7, #7
 80017ea:	2200      	movs	r2, #0
 80017ec:	9201      	str	r2, [sp, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	9200      	str	r2, [sp, #0]
 80017f2:	2201      	movs	r2, #1
 80017f4:	213a      	movs	r1, #58	; 0x3a
 80017f6:	20d0      	movs	r0, #208	; 0xd0
 80017f8:	f7ff ffd8 	bl	80017ac <HAL_I2C_Mem_Read>
	return tmp;
 80017fc:	79fb      	ldrb	r3, [r7, #7]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <MPU6050_GetMotionStatusRegister>:
	tmp &= ~(0x07);
	tmp |= Dhpf & 0x7;
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
}

uint8_t MPU6050_GetMotionStatusRegister(void) {
 8001806:	b580      	push	{r7, lr}
 8001808:	b084      	sub	sp, #16
 800180a:	af02      	add	r7, sp, #8
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_MOT_DETECT_STATUS, 1, &tmp, 1, I2C_TIMEOUT );
 800180c:	1dfb      	adds	r3, r7, #7
 800180e:	2200      	movs	r2, #0
 8001810:	9201      	str	r2, [sp, #4]
 8001812:	2201      	movs	r2, #1
 8001814:	9200      	str	r2, [sp, #0]
 8001816:	2201      	movs	r2, #1
 8001818:	2161      	movs	r1, #97	; 0x61
 800181a:	20d0      	movs	r0, #208	; 0xd0
 800181c:	f7ff ffc6 	bl	80017ac <HAL_I2C_Mem_Read>
	return tmp;
 8001820:	79fb      	ldrb	r3, [r7, #7]
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
	...

0800182c <EXTI3_IRQHandler>:
	EXTI->IMR1 			|= EXTI_IMR1_IM3;			// Interrupt Mask on line 3
	NVIC_EnableIRQ( EXTI3_IRQn );
#endif
}

void EXTI3_IRQHandler(void) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
	if (EXTI->PR1 & EXTI_PR1_PIF3) {		// Pending bit for line 3
 8001832:	4b10      	ldr	r3, [pc, #64]	; (8001874 <EXTI3_IRQHandler+0x48>)
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	f003 0308 	and.w	r3, r3, #8
 800183a:	2b00      	cmp	r3, #0
 800183c:	d017      	beq.n	800186e <EXTI3_IRQHandler+0x42>
		EXTI->PR1 = EXTI_PR1_PIF3;
 800183e:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <EXTI3_IRQHandler+0x48>)
 8001840:	2208      	movs	r2, #8
 8001842:	615a      	str	r2, [r3, #20]
	if( hI2Cx->I2C->ISR & I2C_ISR_BUSY ) return true; else  return false;
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <EXTI3_IRQHandler+0x4c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <EXTI3_IRQHandler+0x2c>
 8001854:	2301      	movs	r3, #1
 8001856:	e000      	b.n	800185a <EXTI3_IRQHandler+0x2e>
 8001858:	2300      	movs	r3, #0

		if ( sw_is_BUSY_flag_ready() == true ) return;
 800185a:	2b00      	cmp	r3, #0
 800185c:	d106      	bne.n	800186c <EXTI3_IRQHandler+0x40>

		uint8_t interrupts = MPU6050_GetIntStatusRegister();
 800185e:	f7ff ffc0 	bl	80017e2 <MPU6050_GetIntStatusRegister>
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
		MPU6050_GetMotionStatusRegister();
 8001866:	f7ff ffce 	bl	8001806 <MPU6050_GetMotionStatusRegister>
 800186a:	e000      	b.n	800186e <EXTI3_IRQHandler+0x42>
		if ( sw_is_BUSY_flag_ready() == true ) return;
 800186c:	bf00      	nop
//			sprintf((char*) buffer, "Freefall detected\n\r");
//			UART1_SendString((char*) buffer);
		}

	}
}
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40010400 	.word	0x40010400
 8001878:	2000000c 	.word	0x2000000c

0800187c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	6039      	str	r1, [r7, #0]
 8001886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188c:	2b00      	cmp	r3, #0
 800188e:	db0a      	blt.n	80018a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	b2da      	uxtb	r2, r3
 8001894:	490c      	ldr	r1, [pc, #48]	; (80018c8 <__NVIC_SetPriority+0x4c>)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	0112      	lsls	r2, r2, #4
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	440b      	add	r3, r1
 80018a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018a4:	e00a      	b.n	80018bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	4908      	ldr	r1, [pc, #32]	; (80018cc <__NVIC_SetPriority+0x50>)
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	3b04      	subs	r3, #4
 80018b4:	0112      	lsls	r2, r2, #4
 80018b6:	b2d2      	uxtb	r2, r2
 80018b8:	440b      	add	r3, r1
 80018ba:	761a      	strb	r2, [r3, #24]
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	e000e100 	.word	0xe000e100
 80018cc:	e000ed00 	.word	0xe000ed00

080018d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3b01      	subs	r3, #1
 80018dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018e0:	d301      	bcc.n	80018e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018e2:	2301      	movs	r3, #1
 80018e4:	e00f      	b.n	8001906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018e6:	4a0a      	ldr	r2, [pc, #40]	; (8001910 <SysTick_Config+0x40>)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ee:	210f      	movs	r1, #15
 80018f0:	f04f 30ff 	mov.w	r0, #4294967295
 80018f4:	f7ff ffc2 	bl	800187c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018f8:	4b05      	ldr	r3, [pc, #20]	; (8001910 <SysTick_Config+0x40>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018fe:	4b04      	ldr	r3, [pc, #16]	; (8001910 <SysTick_Config+0x40>)
 8001900:	2207      	movs	r2, #7
 8001902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	e000e010 	.word	0xe000e010

08001914 <SystemClock_Config>:
			 );
}
/**********************************************************************/

/**********************************************************************/
void SystemClock_Config(void) {
 8001914:	b580      	push	{r7, lr}
 8001916:	b08a      	sub	sp, #40	; 0x28
 8001918:	af00      	add	r7, sp, #0
 800191a:	2304      	movs	r3, #4
 800191c:	607b      	str	r3, [r7, #4]
	MODIFY_REG( FLASH->ACR, FLASH_ACR_LATENCY, latency );
 800191e:	4b61      	ldr	r3, [pc, #388]	; (8001aa4 <SystemClock_Config+0x190>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f023 0207 	bic.w	r2, r3, #7
 8001926:	495f      	ldr	r1, [pc, #380]	; (8001aa4 <SystemClock_Config+0x190>)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4313      	orrs	r3, r2
 800192c:	600b      	str	r3, [r1, #0]
	while ( (FLASH->ACR & FLASH_ACR_LATENCY) == 0 ) {}
 800192e:	bf00      	nop
 8001930:	4b5c      	ldr	r3, [pc, #368]	; (8001aa4 <SystemClock_Config+0x190>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0307 	and.w	r3, r3, #7
 8001938:	2b00      	cmp	r3, #0
 800193a:	d0f9      	beq.n	8001930 <SystemClock_Config+0x1c>
}
 800193c:	bf00      	nop
	MODIFY_REG( PWR->CR1, PWR_CR1_VOS, PWR_CR1_VOS_0 );
 800193e:	4b5a      	ldr	r3, [pc, #360]	; (8001aa8 <SystemClock_Config+0x194>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001946:	4a58      	ldr	r2, [pc, #352]	; (8001aa8 <SystemClock_Config+0x194>)
 8001948:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800194c:	6013      	str	r3, [r2, #0]
	while ( (PWR->SR2 & PWR_SR2_VOSF) ) {}
 800194e:	bf00      	nop
 8001950:	4b55      	ldr	r3, [pc, #340]	; (8001aa8 <SystemClock_Config+0x194>)
 8001952:	695b      	ldr	r3, [r3, #20]
 8001954:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1f9      	bne.n	8001950 <SystemClock_Config+0x3c>
}
 800195c:	bf00      	nop
 800195e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001962:	613b      	str	r3, [r7, #16]
	switch ( clock ) {
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800196a:	d004      	beq.n	8001976 <SystemClock_Config+0x62>
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001972:	d006      	beq.n	8001982 <SystemClock_Config+0x6e>
			break;
 8001974:	e00c      	b.n	8001990 <SystemClock_Config+0x7c>
			checkClock = RCC_CR_HSIRDY;
 8001976:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800197a:	60fb      	str	r3, [r7, #12]
			reg = RCC_CR_CSSON | RCC_CR_HSION;
 800197c:	4b4b      	ldr	r3, [pc, #300]	; (8001aac <SystemClock_Config+0x198>)
 800197e:	60bb      	str	r3, [r7, #8]
			break;
 8001980:	e006      	b.n	8001990 <SystemClock_Config+0x7c>
			checkClock = RCC_CR_HSERDY;
 8001982:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001986:	60fb      	str	r3, [r7, #12]
			reg = RCC_CR_CSSON | RCC_CR_HSEBYP | RCC_CR_HSEON;
 8001988:	f44f 2350 	mov.w	r3, #851968	; 0xd0000
 800198c:	60bb      	str	r3, [r7, #8]
			break;
 800198e:	bf00      	nop
	SET_BIT( RCC->CR, reg ) ;
 8001990:	4b47      	ldr	r3, [pc, #284]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	4946      	ldr	r1, [pc, #280]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	4313      	orrs	r3, r2
 800199a:	600b      	str	r3, [r1, #0]
	while ( (RCC->CR & checkClock ) == 0 ) {}
 800199c:	bf00      	nop
 800199e:	4b44      	ldr	r3, [pc, #272]	; (8001ab0 <SystemClock_Config+0x19c>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	4013      	ands	r3, r2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d0f9      	beq.n	800199e <SystemClock_Config+0x8a>
}
 80019aa:	bf00      	nop
	uint16_t pllm = 1;			// 1, 2 - 8
 80019ac:	2301      	movs	r3, #1
 80019ae:	837b      	strh	r3, [r7, #26]
	uint16_t plln = 10;			// 8, 9 - 86
 80019b0:	230a      	movs	r3, #10
 80019b2:	833b      	strh	r3, [r7, #24]
	uint16_t pllr = 2;			// 2, 4, 6, 8,
 80019b4:	2302      	movs	r3, #2
 80019b6:	82fb      	strh	r3, [r7, #22]
	pllr = (uint8_t)pllr/2 - 1;
 80019b8:	8afb      	ldrh	r3, [r7, #22]
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	085b      	lsrs	r3, r3, #1
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	3b01      	subs	r3, #1
 80019c4:	82fb      	strh	r3, [r7, #22]
	MODIFY_REG( RCC->PLLCFGR,
 80019c6:	4b3a      	ldr	r3, [pc, #232]	; (8001ab0 <SystemClock_Config+0x19c>)
 80019c8:	68da      	ldr	r2, [r3, #12]
 80019ca:	4b3a      	ldr	r3, [pc, #232]	; (8001ab4 <SystemClock_Config+0x1a0>)
 80019cc:	4013      	ands	r3, r2
 80019ce:	8b7a      	ldrh	r2, [r7, #26]
 80019d0:	3a01      	subs	r2, #1
 80019d2:	0111      	lsls	r1, r2, #4
 80019d4:	8b3a      	ldrh	r2, [r7, #24]
 80019d6:	0212      	lsls	r2, r2, #8
 80019d8:	4311      	orrs	r1, r2
 80019da:	8afa      	ldrh	r2, [r7, #22]
 80019dc:	0652      	lsls	r2, r2, #25
 80019de:	430a      	orrs	r2, r1
 80019e0:	4611      	mov	r1, r2
 80019e2:	4a33      	ldr	r2, [pc, #204]	; (8001ab0 <SystemClock_Config+0x19c>)
 80019e4:	430b      	orrs	r3, r1
 80019e6:	60d3      	str	r3, [r2, #12]
}
 80019e8:	bf00      	nop
 80019ea:	2302      	movs	r3, #2
 80019ec:	61fb      	str	r3, [r7, #28]
	SET_BIT( RCC->PLLCFGR, source );
 80019ee:	4b30      	ldr	r3, [pc, #192]	; (8001ab0 <SystemClock_Config+0x19c>)
 80019f0:	68da      	ldr	r2, [r3, #12]
 80019f2:	492f      	ldr	r1, [pc, #188]	; (8001ab0 <SystemClock_Config+0x19c>)
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	60cb      	str	r3, [r1, #12]
}
 80019fa:	bf00      	nop
	SET_BIT( RCC->CR, RCC_CR_PLLON);
 80019fc:	4b2c      	ldr	r3, [pc, #176]	; (8001ab0 <SystemClock_Config+0x19c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a2b      	ldr	r2, [pc, #172]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001a02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a06:	6013      	str	r3, [r2, #0]
	SET_BIT( RCC->PLLCFGR, RCC_PLLCFGR_PLLREN );
 8001a08:	4b29      	ldr	r3, [pc, #164]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	4a28      	ldr	r2, [pc, #160]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001a0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a12:	60d3      	str	r3, [r2, #12]
	while (((RCC->CR) & RCC_CR_PLLRDY) == 0) {}
 8001a14:	bf00      	nop
 8001a16:	4b26      	ldr	r3, [pc, #152]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0f9      	beq.n	8001a16 <SystemClock_Config+0x102>
}
 8001a22:	bf00      	nop
	MODIFY_REG( RCC->CFGR,
 8001a24:	4b22      	ldr	r3, [pc, #136]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	4a21      	ldr	r2, [pc, #132]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001a2a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001a2e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001a32:	6093      	str	r3, [r2, #8]
}
 8001a34:	bf00      	nop
 8001a36:	2303      	movs	r3, #3
 8001a38:	627b      	str	r3, [r7, #36]	; 0x24
	switch ( pllSource ) {
 8001a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3c:	2b03      	cmp	r3, #3
 8001a3e:	d009      	beq.n	8001a54 <SystemClock_Config+0x140>
 8001a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a42:	2b03      	cmp	r3, #3
 8001a44:	d80f      	bhi.n	8001a66 <SystemClock_Config+0x152>
 8001a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d006      	beq.n	8001a5a <SystemClock_Config+0x146>
 8001a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d006      	beq.n	8001a60 <SystemClock_Config+0x14c>
			break;
 8001a52:	e008      	b.n	8001a66 <SystemClock_Config+0x152>
			sourceCheck = RCC_CFGR_SWS_PLL;
 8001a54:	230c      	movs	r3, #12
 8001a56:	623b      	str	r3, [r7, #32]
			break;
 8001a58:	e006      	b.n	8001a68 <SystemClock_Config+0x154>
			sourceCheck = RCC_CFGR_SWS_HSI;
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	623b      	str	r3, [r7, #32]
			break;
 8001a5e:	e003      	b.n	8001a68 <SystemClock_Config+0x154>
			sourceCheck = RCC_CFGR_SWS_HSE;
 8001a60:	2308      	movs	r3, #8
 8001a62:	623b      	str	r3, [r7, #32]
			break;
 8001a64:	e000      	b.n	8001a68 <SystemClock_Config+0x154>
			break;
 8001a66:	bf00      	nop
	SET_BIT( RCC->CFGR, pllSource);
 8001a68:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	4910      	ldr	r1, [pc, #64]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a70:	4313      	orrs	r3, r2
 8001a72:	608b      	str	r3, [r1, #8]
	while ( (RCC->CFGR & sourceCheck) == 0 ) {}
 8001a74:	bf00      	nop
 8001a76:	4b0e      	ldr	r3, [pc, #56]	; (8001ab0 <SystemClock_Config+0x19c>)
 8001a78:	689a      	ldr	r2, [r3, #8]
 8001a7a:	6a3b      	ldr	r3, [r7, #32]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d0f9      	beq.n	8001a76 <SystemClock_Config+0x162>
}
 8001a82:	bf00      	nop

	rcc_SystemClock_bus_presscaler();

	rcc_SystemClockMux_switch( RCC_CFGR_SW_PLL );

	SystemCoreClockUpdate();
 8001a84:	f7fe fd9c 	bl	80005c0 <SystemCoreClockUpdate>
	SysTick_Config( SystemCoreClock / 1000 );	// Systick on 1 ms
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <SystemClock_Config+0x1a4>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a0b      	ldr	r2, [pc, #44]	; (8001abc <SystemClock_Config+0x1a8>)
 8001a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a92:	099b      	lsrs	r3, r3, #6
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff1b 	bl	80018d0 <SysTick_Config>
}
 8001a9a:	bf00      	nop
 8001a9c:	3728      	adds	r7, #40	; 0x28
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40022000 	.word	0x40022000
 8001aa8:	40007000 	.word	0x40007000
 8001aac:	00080100 	.word	0x00080100
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	f9ff808f 	.word	0xf9ff808f
 8001ab8:	20000000 	.word	0x20000000
 8001abc:	10624dd3 	.word	0x10624dd3

08001ac0 <__NVIC_EnableIRQ>:
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	db0b      	blt.n	8001aea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	f003 021f 	and.w	r2, r3, #31
 8001ad8:	4907      	ldr	r1, [pc, #28]	; (8001af8 <__NVIC_EnableIRQ+0x38>)
 8001ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ade:	095b      	lsrs	r3, r3, #5
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001aea:	bf00      	nop
 8001aec:	370c      	adds	r7, #12
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	e000e100 	.word	0xe000e100

08001afc <sw_hardware_TWI_write_buf>:

#include "sw_i2c_simple_v2.h"
#include "sw_vcnl4010.h"


static void sw_hardware_TWI_write_buf(uint8_t devAddr, uint8_t reg, uint16_t nBytes, uint8_t *pBuff ) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	603b      	str	r3, [r7, #0]
 8001b04:	4603      	mov	r3, r0
 8001b06:	71fb      	strb	r3, [r7, #7]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	71bb      	strb	r3, [r7, #6]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	80bb      	strh	r3, [r7, #4]
	sw_i2c_write_bulk( devAddr, reg, nBytes, pBuff );
 8001b10:	88ba      	ldrh	r2, [r7, #4]
 8001b12:	79b9      	ldrb	r1, [r7, #6]
 8001b14:	79f8      	ldrb	r0, [r7, #7]
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	f7ff f91c 	bl	8000d54 <sw_i2c_write_bulk>
	delay_us(20);
 8001b1c:	2014      	movs	r0, #20
 8001b1e:	f001 f8e9 	bl	8002cf4 <delay_us>
};
 8001b22:	bf00      	nop
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <vcnl4010_write_reg>:
static void sw_hardware_TWI_read_buf( uint8_t devAddr, uint8_t reg, uint16_t nBytes, uint8_t *pBuff ) {
	sw_i2c_read_bulk ( devAddr, reg, nBytes, pBuff  );
	delay_us(20);
}

static void vcnl4010_write_reg( uint8_t devReg, uint8_t data ) {
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	4603      	mov	r3, r0
 8001b32:	460a      	mov	r2, r1
 8001b34:	71fb      	strb	r3, [r7, #7]
 8001b36:	4613      	mov	r3, r2
 8001b38:	71bb      	strb	r3, [r7, #6]
	sw_i2c_write_reg8( VCNL4010_I2C_ADDR, devReg, data );
 8001b3a:	79ba      	ldrb	r2, [r7, #6]
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	4619      	mov	r1, r3
 8001b40:	2026      	movs	r0, #38	; 0x26
 8001b42:	f7ff fb71 	bl	8001228 <sw_i2c_write_reg8>
	delay_us(20);
 8001b46:	2014      	movs	r0, #20
 8001b48:	f001 f8d4 	bl	8002cf4 <delay_us>
}
 8001b4c:	bf00      	nop
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <vcnl4010_read_reg>:
static void vcnl4010_read_reg( uint8_t devReg, uint8_t *data ) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	6039      	str	r1, [r7, #0]
 8001b5e:	71fb      	strb	r3, [r7, #7]
	sw_i2c_read_reg8( VCNL4010_I2C_ADDR, devReg, data );
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	4619      	mov	r1, r3
 8001b66:	2026      	movs	r0, #38	; 0x26
 8001b68:	f7ff fc6e 	bl	8001448 <sw_i2c_read_reg8>
	delay_us(20);
 8001b6c:	2014      	movs	r0, #20
 8001b6e:	f001 f8c1 	bl	8002cf4 <delay_us>
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <register_measure_callback>:
volatile static uint8_t measureDataReadyFlag	= 0;

static T_RESULTS results;				// Kontener na pomiary

static void ( *measure_callback )( T_RESULTS *results );
void register_measure_callback( void (*callback)( T_RESULTS *results) ) {
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	measure_callback = callback;
 8001b84:	4a04      	ldr	r2, [pc, #16]	; (8001b98 <register_measure_callback+0x1c>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6013      	str	r3, [r2, #0]
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000134 	.word	0x20000134

08001b9c <vcnl4010_set_led_current>:

void vcnl4010_set_led_current( uint8_t current ) {
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
	if (current > 20)
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	2b14      	cmp	r3, #20
 8001baa:	d901      	bls.n	8001bb0 <vcnl4010_set_led_current+0x14>
		current = 20;
 8001bac:	2314      	movs	r3, #20
 8001bae:	71fb      	strb	r3, [r7, #7]
	vcnl4010_write_reg( VCNL4010_IR_LED_CURRENT_REG, current );
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	2083      	movs	r0, #131	; 0x83
 8001bb6:	f7ff ffb8 	bl	8001b2a <vcnl4010_write_reg>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <vcnl4010_set_frequency>:

void vcnl4010_set_frequency( uint8_t freq ) {
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b084      	sub	sp, #16
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	4603      	mov	r3, r0
 8001bca:	71fb      	strb	r3, [r7, #7]
	uint8_t temp_reg = 0;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	73fb      	strb	r3, [r7, #15]
	vcnl4010_read_reg( VCNL4010_MOD_TIMING, &temp_reg);
 8001bd0:	f107 030f 	add.w	r3, r7, #15
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	208f      	movs	r0, #143	; 0x8f
 8001bd8:	f7ff ffbc 	bl	8001b54 <vcnl4010_read_reg>

	temp_reg = temp_reg & ~((1<<3)|(1<<4));		// Maskujemy 4 i 3 bit rejestru ~(b00011000)
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
 8001bde:	f023 0318 	bic.w	r3, r3, #24
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	73fb      	strb	r3, [r7, #15]
	freq = freq << 3;							// Ustawiamy freq na 3 i 4 bicie
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	71fb      	strb	r3, [r7, #7]
	temp_reg = temp_reg | freq;					// Ustawiamy bity freq w rejestrze
 8001bec:	7bfa      	ldrb	r2, [r7, #15]
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	73fb      	strb	r3, [r7, #15]

	vcnl4010_write_reg( VCNL4010_MOD_TIMING, temp_reg );
 8001bf6:	7bfb      	ldrb	r3, [r7, #15]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	208f      	movs	r0, #143	; 0x8f
 8001bfc:	f7ff ff95 	bl	8001b2a <vcnl4010_write_reg>
}
 8001c00:	bf00      	nop
 8001c02:	3710      	adds	r7, #16
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <vcnl_set_threshold>:

static void vcnl_set_threshold( const uint8_t THRESHOLD, uint16_t threshold ) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	460a      	mov	r2, r1
 8001c12:	71fb      	strb	r3, [r7, #7]
 8001c14:	4613      	mov	r3, r2
 8001c16:	80bb      	strh	r3, [r7, #4]
	uint8_t buf[2];
	buf[0] = (uint8_t)(threshold>>8)&0x00FF;
 8001c18:	88bb      	ldrh	r3, [r7, #4]
 8001c1a:	0a1b      	lsrs	r3, r3, #8
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	733b      	strb	r3, [r7, #12]
	buf[1] = (uint8_t)(threshold & 0x00FF);
 8001c22:	88bb      	ldrh	r3, [r7, #4]
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	737b      	strb	r3, [r7, #13]
	if ( !THRESHOLD )
 8001c28:	79fb      	ldrb	r3, [r7, #7]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d107      	bne.n	8001c3e <vcnl_set_threshold+0x36>
		sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG, 	 2, buf );
 8001c2e:	f107 030c 	add.w	r3, r7, #12
 8001c32:	2202      	movs	r2, #2
 8001c34:	218a      	movs	r1, #138	; 0x8a
 8001c36:	2026      	movs	r0, #38	; 0x26
 8001c38:	f7ff ff60 	bl	8001afc <sw_hardware_TWI_write_buf>
	else
		sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG + 2, 2, buf );

}
 8001c3c:	e006      	b.n	8001c4c <vcnl_set_threshold+0x44>
		sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG + 2, 2, buf );
 8001c3e:	f107 030c 	add.w	r3, r7, #12
 8001c42:	2202      	movs	r2, #2
 8001c44:	218c      	movs	r1, #140	; 0x8c
 8001c46:	2026      	movs	r0, #38	; 0x26
 8001c48:	f7ff ff58 	bl	8001afc <sw_hardware_TWI_write_buf>
}
 8001c4c:	bf00      	nop
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <vcnl4010_init>:

uint8_t vcnl4010_init( void ) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
	uint8_t revision, control = INT_PROXI_READY_ENABLE;
 8001c5a:	2308      	movs	r3, #8
 8001c5c:	71fb      	strb	r3, [r7, #7]

	vcnl4010_read_reg( VCNL4010_PROD_ID_REVISION_REG, &revision);
 8001c5e:	1dbb      	adds	r3, r7, #6
 8001c60:	4619      	mov	r1, r3
 8001c62:	2081      	movs	r0, #129	; 0x81
 8001c64:	f7ff ff76 	bl	8001b54 <vcnl4010_read_reg>
	if ( (revision & 0xF0) != 0x20 ) {
 8001c68:	79bb      	ldrb	r3, [r7, #6]
 8001c6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c6e:	2b20      	cmp	r3, #32
 8001c70:	d001      	beq.n	8001c76 <vcnl4010_init+0x22>
		return 0;					// Error
 8001c72:	2300      	movs	r3, #0
 8001c74:	e034      	b.n	8001ce0 <vcnl4010_init+0x8c>
	}
	vcnl4010_set_led_current( 20 );
 8001c76:	2014      	movs	r0, #20
 8001c78:	f7ff ff90 	bl	8001b9c <vcnl4010_set_led_current>
	vcnl4010_set_frequency( VCNL4010_3M125 );
 8001c7c:	2003      	movs	r0, #3
 8001c7e:	f7ff ffa0 	bl	8001bc2 <vcnl4010_set_frequency>
	vcnl_set_threshold( VCNL4010_THRESHOLD_LOW,  0xaabb );
 8001c82:	f64a 21bb 	movw	r1, #43707	; 0xaabb
 8001c86:	2000      	movs	r0, #0
 8001c88:	f7ff ffbe 	bl	8001c08 <vcnl_set_threshold>
	vcnl_set_threshold( VCNL4010_THRESHOLD_HIGH, 0xaabb );
 8001c8c:	f64a 21bb 	movw	r1, #43707	; 0xaabb
 8001c90:	2001      	movs	r0, #1
 8001c92:	f7ff ffb9 	bl	8001c08 <vcnl_set_threshold>

	vcnl4010_write_reg( VCNL4010_INT_CONTROL_REG, control );
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	2089      	movs	r0, #137	; 0x89
 8001c9c:	f7ff ff45 	bl	8001b2a <vcnl4010_write_reg>

	RCC->APB2ENR 		|= RCC_APB2ENR_SYSCFGEN;
 8001ca0:	4b11      	ldr	r3, [pc, #68]	; (8001ce8 <vcnl4010_init+0x94>)
 8001ca2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ca4:	4a10      	ldr	r2, [pc, #64]	; (8001ce8 <vcnl4010_init+0x94>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6613      	str	r3, [r2, #96]	; 0x60
	SYSCFG->EXTICR[0] 	|= SYSCFG_EXTICR1_EXTI3_PA;	// PB[3] pin
 8001cac:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <vcnl4010_init+0x98>)
 8001cae:	4a0f      	ldr	r2, [pc, #60]	; (8001cec <vcnl4010_init+0x98>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	6093      	str	r3, [r2, #8]
	EXTI->FTSR1 		|= EXTI_FTSR1_FT2;			// Falling trigger event configuration bit of line 3
 8001cb4:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <vcnl4010_init+0x9c>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	4a0d      	ldr	r2, [pc, #52]	; (8001cf0 <vcnl4010_init+0x9c>)
 8001cba:	f043 0304 	orr.w	r3, r3, #4
 8001cbe:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR1 		|= EXTI_RTSR1_RT2;			// Rising trigger event configuration bit of line 3
 8001cc0:	4b0b      	ldr	r3, [pc, #44]	; (8001cf0 <vcnl4010_init+0x9c>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <vcnl4010_init+0x9c>)
 8001cc6:	f043 0304 	orr.w	r3, r3, #4
 8001cca:	6093      	str	r3, [r2, #8]
	EXTI->IMR1 			|= EXTI_IMR1_IM2;			// Interrupt Mask on line 3
 8001ccc:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <vcnl4010_init+0x9c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a07      	ldr	r2, [pc, #28]	; (8001cf0 <vcnl4010_init+0x9c>)
 8001cd2:	f043 0304 	orr.w	r3, r3, #4
 8001cd6:	6013      	str	r3, [r2, #0]

	NVIC_EnableIRQ( EXTI3_IRQn );
 8001cd8:	2009      	movs	r0, #9
 8001cda:	f7ff fef1 	bl	8001ac0 <__NVIC_EnableIRQ>
	return 1;
 8001cde:	2301      	movs	r3, #1
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40010000 	.word	0x40010000
 8001cf0:	40010400 	.word	0x40010400

08001cf4 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void) {
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
	if (EXTI->PR1 & EXTI_PR1_PIF2) {				// Pending bit for line 3
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <EXTI2_IRQHandler+0x20>)
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d002      	beq.n	8001d0a <EXTI2_IRQHandler+0x16>
		EXTI->PR1 = EXTI_PR1_PIF2;
 8001d04:	4b03      	ldr	r3, [pc, #12]	; (8001d14 <EXTI2_IRQHandler+0x20>)
 8001d06:	2204      	movs	r2, #4
 8001d08:	615a      	str	r2, [r3, #20]

	}
}
 8001d0a:	bf00      	nop
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	40010400 	.word	0x40010400

08001d18 <gpio_pin_cfg>:

#include "sw_mcu_conf.h"
#include "sw_gpio.h"

/******************* Funkcja ustawiająca trybyb pracy pinów *********************/
void gpio_pin_cfg( GPIO_TypeDef * const port, T_GPIO_PIN pin, T_GPIO_MODE mode ) {
 8001d18:	b480      	push	{r7}
 8001d1a:	b087      	sub	sp, #28
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	807b      	strh	r3, [r7, #2]
 8001d24:	4613      	mov	r3, r2
 8001d26:	803b      	strh	r3, [r7, #0]
	if (mode & 0x100u)
 8001d28:	883b      	ldrh	r3, [r7, #0]
 8001d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d006      	beq.n	8001d40 <gpio_pin_cfg+0x28>
		port->OTYPER |= pin;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	887b      	ldrh	r3, [r7, #2]
 8001d38:	431a      	orrs	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	e006      	b.n	8001d4e <gpio_pin_cfg+0x36>
	else
		port->OTYPER &= (uint32_t) ~pin;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	887a      	ldrh	r2, [r7, #2]
 8001d46:	43d2      	mvns	r2, r2
 8001d48:	401a      	ands	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	605a      	str	r2, [r3, #4]
	pin = __builtin_ctz(pin) * 2;
 8001d4e:	887b      	ldrh	r3, [r7, #2]
 8001d50:	fa93 f3a3 	rbit	r3, r3
 8001d54:	fab3 f383 	clz	r3, r3
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	807b      	strh	r3, [r7, #2]

	uint32_t reset_mask = ~(0x03u << pin);
 8001d5e:	887b      	ldrh	r3, [r7, #2]
 8001d60:	2203      	movs	r2, #3
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43db      	mvns	r3, r3
 8001d68:	613b      	str	r3, [r7, #16]
	uint32_t reg_val;

	reg_val = port->MODER;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	4013      	ands	r3, r2
 8001d76:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0x600u) >> 9u) << pin);
 8001d78:	883b      	ldrh	r3, [r7, #0]
 8001d7a:	0a5b      	lsrs	r3, r3, #9
 8001d7c:	f003 0203 	and.w	r2, r3, #3
 8001d80:	887b      	ldrh	r3, [r7, #2]
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	60fb      	str	r3, [r7, #12]
	port->MODER = reg_val;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	601a      	str	r2, [r3, #0]
	reg_val = port->PUPDR;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0x30u) >> 4u) << pin);
 8001da0:	883b      	ldrh	r3, [r7, #0]
 8001da2:	091b      	lsrs	r3, r3, #4
 8001da4:	f003 0203 	and.w	r2, r3, #3
 8001da8:	887b      	ldrh	r3, [r7, #2]
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	60fb      	str	r3, [r7, #12]
	port->PUPDR = reg_val;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	60da      	str	r2, [r3, #12]
	reg_val = port->OSPEEDR;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 8001dc0:	68fa      	ldr	r2, [r7, #12]
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0xC0u) >> 6u) << pin);
 8001dc8:	883b      	ldrh	r3, [r7, #0]
 8001dca:	099b      	lsrs	r3, r3, #6
 8001dcc:	f003 0203 	and.w	r2, r3, #3
 8001dd0:	887b      	ldrh	r3, [r7, #2]
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	60fb      	str	r3, [r7, #12]
	port->OSPEEDR = reg_val;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	609a      	str	r2, [r3, #8]

	volatile uint32_t * reg_adr;
	reg_adr = &port->AFR[0];
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	3320      	adds	r3, #32
 8001de6:	617b      	str	r3, [r7, #20]
	pin *= 2;
 8001de8:	887b      	ldrh	r3, [r7, #2]
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	807b      	strh	r3, [r7, #2]

	if (pin > 28) {
 8001dee:	887b      	ldrh	r3, [r7, #2]
 8001df0:	2b1c      	cmp	r3, #28
 8001df2:	d905      	bls.n	8001e00 <gpio_pin_cfg+0xe8>
		pin -= 32;
 8001df4:	887b      	ldrh	r3, [r7, #2]
 8001df6:	3b20      	subs	r3, #32
 8001df8:	807b      	strh	r3, [r7, #2]
		reg_adr = &port->AFR[1];
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	3324      	adds	r3, #36	; 0x24
 8001dfe:	617b      	str	r3, [r7, #20]
	}
	reg_val = *reg_adr;
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	60fb      	str	r3, [r7, #12]
	reg_val &= ~(0x0fu << pin);
 8001e06:	887b      	ldrh	r3, [r7, #2]
 8001e08:	220f      	movs	r2, #15
 8001e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	4013      	ands	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]
	reg_val |= (uint32_t) (mode & 0x0ful) << pin;
 8001e16:	883b      	ldrh	r3, [r7, #0]
 8001e18:	f003 020f 	and.w	r2, r3, #15
 8001e1c:	887b      	ldrh	r3, [r7, #2]
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	60fb      	str	r3, [r7, #12]
	*reg_adr = reg_val;
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	601a      	str	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	371c      	adds	r7, #28
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <RCC_gpio_init>:
#endif
}
#endif

#if defined STM32L412KBx_nucleo
void RCC_gpio_init( void ) {
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0

#ifdef RTC_PORTA_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <RCC_gpio_init+0x28>)
 8001e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e44:	4a07      	ldr	r2, [pc, #28]	; (8001e64 <RCC_gpio_init+0x28>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	64d3      	str	r3, [r2, #76]	; 0x4c
#endif
#ifdef RTC_PORTB_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8001e4c:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <RCC_gpio_init+0x28>)
 8001e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e50:	4a04      	ldr	r2, [pc, #16]	; (8001e64 <RCC_gpio_init+0x28>)
 8001e52:	f043 0302 	orr.w	r3, r3, #2
 8001e56:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOGEN;
#endif
#ifdef RTC_PORTH_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOHEN;
#endif
}
 8001e58:	bf00      	nop
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40021000 	.word	0x40021000

08001e68 <gpio_pin_HI>:

#ifdef BSRR_REG
	inline void gpio_pin_LO(GPIO_TypeDef * const port, T_GPIO_PIN pin) {
		port->BRR = pin;
	}
	inline void gpio_pin_HI(GPIO_TypeDef * const port, T_GPIO_PIN pin) {
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	807b      	strh	r3, [r7, #2]
		port->BSRR = pin;
 8001e74:	887a      	ldrh	r2, [r7, #2]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	619a      	str	r2, [r3, #24]
	}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <gpio_pin_XOR>:
	inline void gpio_pin_HI(  GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
		port->BSRRL = pin;
	}
#endif

inline void gpio_pin_XOR( GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	460b      	mov	r3, r1
 8001e90:	807b      	strh	r3, [r7, #2]
	port->ODR ^= pin;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	695a      	ldr	r2, [r3, #20]
 8001e96:	887b      	ldrh	r3, [r7, #2]
 8001e98:	405a      	eors	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	615a      	str	r2, [r3, #20]
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <gpio_pin_IMPULSES>:

void gpio_pin_IMPULSES( GPIO_TypeDef * const port, T_GPIO_PIN pin, uint8_t num ) {
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	807b      	strh	r3, [r7, #2]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	707b      	strb	r3, [r7, #1]
	num = 2*num + 2;
 8001eba:	787b      	ldrb	r3, [r7, #1]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	707b      	strb	r3, [r7, #1]
	while ( --num ) {
 8001ec4:	e00c      	b.n	8001ee0 <gpio_pin_IMPULSES+0x36>
		if ( num%2 ) {
 8001ec6:	787b      	ldrb	r3, [r7, #1]
 8001ec8:	f003 0301 	and.w	r3, r3, #1
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <gpio_pin_IMPULSES+0x30>
			port->BRR = pin;
 8001ed2:	887a      	ldrh	r2, [r7, #2]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	629a      	str	r2, [r3, #40]	; 0x28
 8001ed8:	e002      	b.n	8001ee0 <gpio_pin_IMPULSES+0x36>
		} else {
			port->BSRR = pin;
 8001eda:	887a      	ldrh	r2, [r7, #2]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	619a      	str	r2, [r3, #24]
	while ( --num ) {
 8001ee0:	787b      	ldrb	r3, [r7, #1]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	707b      	strb	r3, [r7, #1]
 8001ee6:	787b      	ldrb	r3, [r7, #1]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1ec      	bne.n	8001ec6 <gpio_pin_IMPULSES+0x1c>
		}
	}
}
 8001eec:	bf00      	nop
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
	...

08001efc <sw_led_off>:

volatile uint32_t ledEventFlag = 0;


#ifdef BSRR_REG
void sw_led_off( void ) {
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
	LED_PORT->BSRR = LED_PIN;
 8001f00:	4b03      	ldr	r3, [pc, #12]	; (8001f10 <sw_led_off+0x14>)
 8001f02:	2208      	movs	r2, #8
 8001f04:	619a      	str	r2, [r3, #24]
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	48000400 	.word	0x48000400

08001f14 <sw_led_xor>:
	}
	void sw_led_on( void ) {
		LED_PORT->BSRRH = LED_PIN;
	}
#endif
void sw_led_xor( void ) {
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
	LED_PORT->ODR ^= LED_PIN;
 8001f18:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <sw_led_xor+0x1c>)
 8001f1a:	695b      	ldr	r3, [r3, #20]
 8001f1c:	4a04      	ldr	r2, [pc, #16]	; (8001f30 <sw_led_xor+0x1c>)
 8001f1e:	f083 0308 	eor.w	r3, r3, #8
 8001f22:	6153      	str	r3, [r2, #20]
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	48000400 	.word	0x48000400

08001f34 <sw_led_blink>:




void sw_led_blink( void ) { sw_led_xor(); }
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	f7ff ffec 	bl	8001f14 <sw_led_xor>
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <sw_led_debug_init>:

void sw_led_debug_init( void ) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0

	sw_led_off( LED2_PORT, LED2_PIN_BLUE );
	sw_led_off( LED2_PORT, LED2_PIN_RED );
	sw_led_off( LED2_PORT, LED2_PIN_GREEN );
#else
	gpio_pin_cfg( LED_PORT, LED_PIN, 	gpio_mode_output_PP_LS );
 8001f44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f48:	2108      	movs	r1, #8
 8001f4a:	480d      	ldr	r0, [pc, #52]	; (8001f80 <sw_led_debug_init+0x40>)
 8001f4c:	f7ff fee4 	bl	8001d18 <gpio_pin_cfg>
	sw_led_off();
 8001f50:	f7ff ffd4 	bl	8001efc <sw_led_off>
#endif

#ifdef	DEBUG_PIN0
	gpio_pin_cfg( DEBUG_PORT0, DEBUG_PIN0, gpio_mode_output_PP_HS );
 8001f54:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8001f58:	2108      	movs	r1, #8
 8001f5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f5e:	f7ff fedb 	bl	8001d18 <gpio_pin_cfg>
	gpio_pin_HI( DEBUG_PORT0, DEBUG_PIN0);
 8001f62:	2108      	movs	r1, #8
 8001f64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f68:	f7ff ff7e 	bl	8001e68 <gpio_pin_HI>

#endif
#ifdef	DEBUG_PIN1
	gpio_pin_cfg( DEBUG_PORT1, DEBUG_PIN1, gpio_mode_output_PP_HS );
 8001f6c:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8001f70:	2102      	movs	r1, #2
 8001f72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f76:	f7ff fecf 	bl	8001d18 <gpio_pin_cfg>
#endif
#ifdef	DEBUG_PIN2
	gpio_pin_cfg( DEBUG_PORT2, DEBUG_PIN2, gpio_mode_output_PP_HS );
#endif
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	48000400 	.word	0x48000400

08001f84 <sw_led_blinking>:
int8_t sw_led_get_status(void) {
	if (blinkCounter == 0) 	return (int8_t)_led_not_blinking;
	else					return (int8_t)_led_blinking;
}

void sw_led_blinking(void) {
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
	if ( blinkCounter == 0 || softTimer3 != 0 ) return;	// Nic nie robimy jeśli
 8001f88:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <sw_led_blinking+0x38>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d012      	beq.n	8001fb6 <sw_led_blinking+0x32>
 8001f90:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <sw_led_blinking+0x3c>)
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d10d      	bne.n	8001fb6 <sw_led_blinking+0x32>
	else {
		softTimer3 = blinkDelay;
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <sw_led_blinking+0x40>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	4b07      	ldr	r3, [pc, #28]	; (8001fc0 <sw_led_blinking+0x3c>)
 8001fa2:	801a      	strh	r2, [r3, #0]
		sw_led_blink();
 8001fa4:	f7ff ffc6 	bl	8001f34 <sw_led_blink>
		blinkCounter--;
 8001fa8:	4b04      	ldr	r3, [pc, #16]	; (8001fbc <sw_led_blinking+0x38>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	3b01      	subs	r3, #1
 8001fae:	b2da      	uxtb	r2, r3
 8001fb0:	4b02      	ldr	r3, [pc, #8]	; (8001fbc <sw_led_blinking+0x38>)
 8001fb2:	701a      	strb	r2, [r3, #0]
 8001fb4:	e000      	b.n	8001fb8 <sw_led_blinking+0x34>
	if ( blinkCounter == 0 || softTimer3 != 0 ) return;	// Nic nie robimy jeśli
 8001fb6:	bf00      	nop
	}
}
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000138 	.word	0x20000138
 8001fc0:	200005ee 	.word	0x200005ee
 8001fc4:	20000139 	.word	0x20000139

08001fc8 <__NVIC_EnableIRQ>:
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	db0b      	blt.n	8001ff2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	f003 021f 	and.w	r2, r3, #31
 8001fe0:	4907      	ldr	r1, [pc, #28]	; (8002000 <__NVIC_EnableIRQ+0x38>)
 8001fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe6:	095b      	lsrs	r3, r3, #5
 8001fe8:	2001      	movs	r0, #1
 8001fea:	fa00 f202 	lsl.w	r2, r0, r2
 8001fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	e000e100 	.word	0xe000e100

08002004 <WriteCmd>:
}
#endif
//***********************************************
// Zapisanie kodu komendy do sterownika SSD1306
//***********************************************
static void WriteCmd( uint8_t cmd ) {
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	71fb      	strb	r3, [r7, #7]
	sw_transmision_write( cmd );
	#if USE_CS==1
	CS_HI;
	#endif
#elif (TRANSMISSION_MODE==SOFT_I2C) || (TRANSMISSION_MODE==HARD_I2C)
	sw_i2c_write_reg8( I2C_ADDRESS, I2C_CTRL_DC_0, cmd );
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	461a      	mov	r2, r3
 8002012:	2100      	movs	r1, #0
 8002014:	2078      	movs	r0, #120	; 0x78
 8002016:	f7ff f907 	bl	8001228 <sw_i2c_write_reg8>
#endif
	delay_us(20);
 800201a:	2014      	movs	r0, #20
 800201c:	f000 fe6a 	bl	8002cf4 <delay_us>
}
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <WriteData>:
//***********************************************
// Zapisanie danej do pamięci obrazu sterownika SSD1306
//***********************************************
static void WriteData( uint8_t regAddr, uint8_t * buffer, uint16_t cnt ) {
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	6039      	str	r1, [r7, #0]
 8002032:	71fb      	strb	r3, [r7, #7]
 8002034:	4613      	mov	r3, r2
 8002036:	80bb      	strh	r3, [r7, #4]
		WriteSpi( buffer[i] ); 				// zapis danej
	}
	CS_HI;
#endif
#ifdef SSD1306_I2C
	sw_i2c_write_bulk( SSD1306_ADDR, SSD1306_SETSTARTLINE, cnt, buffer );
 8002038:	88ba      	ldrh	r2, [r7, #4]
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	2140      	movs	r1, #64	; 0x40
 800203e:	2078      	movs	r0, #120	; 0x78
 8002040:	f7fe fe88 	bl	8000d54 <sw_i2c_write_bulk>
#endif
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <sw_display_cls>:

//**********************************************
// Zeruj bufor wyświetlacza
// i zapisz jego zwartość do RAM obrazu
//**********************************************
void sw_display_cls( uint8_t *buffer, uint8_t pattern ) {
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	70fb      	strb	r3, [r7, #3]
	for ( uint16_t i = 0; i < FRAMEBUFFER_ALL; i++ ) {
 8002058:	2300      	movs	r3, #0
 800205a:	81fb      	strh	r3, [r7, #14]
 800205c:	e007      	b.n	800206e <sw_display_cls+0x22>
		buffer[i] = pattern;
 800205e:	89fb      	ldrh	r3, [r7, #14]
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	4413      	add	r3, r2
 8002064:	78fa      	ldrb	r2, [r7, #3]
 8002066:	701a      	strb	r2, [r3, #0]
	for ( uint16_t i = 0; i < FRAMEBUFFER_ALL; i++ ) {
 8002068:	89fb      	ldrh	r3, [r7, #14]
 800206a:	3301      	adds	r3, #1
 800206c:	81fb      	strh	r3, [r7, #14]
 800206e:	89fb      	ldrh	r3, [r7, #14]
 8002070:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002074:	d3f3      	bcc.n	800205e <sw_display_cls+0x12>
	}
}
 8002076:	bf00      	nop
 8002078:	bf00      	nop
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <sw_ssd1306_display>:
//***********************************************

//************ Wyślij bufor RAM do sterownika ************
void sw_ssd1306_display( void ) {
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	2378      	movs	r3, #120	; 0x78
 800208c:	71fb      	strb	r3, [r7, #7]
}
static INLINE bool sw_is_BUSY_flag_ready(void) {
	if( hI2Cx->I2C->ISR & I2C_ISR_BUSY ) return true; else  return false;
}
static INLINE void sw_i2c_set_7bitAddr( uint8_t devAddr ) {
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 800208e:	4b1c      	ldr	r3, [pc, #112]	; (8002100 <sw_ssd1306_display+0x7c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800209a:	f023 0303 	bic.w	r3, r3, #3
 800209e:	79f9      	ldrb	r1, [r7, #7]
 80020a0:	4a17      	ldr	r2, [pc, #92]	; (8002100 <sw_ssd1306_display+0x7c>)
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	6812      	ldr	r2, [r2, #0]
 80020a6:	430b      	orrs	r3, r1
 80020a8:	6053      	str	r3, [r2, #4]
}
 80020aa:	bf00      	nop
	sw_i2c_set_7bitAddr( 0x78 );

	WriteCmd( 0x21  );				// Command_Column_Address_Set
 80020ac:	2021      	movs	r0, #33	; 0x21
 80020ae:	f7ff ffa9 	bl	8002004 <WriteCmd>
	WriteCmd( 0x00  );				// Start
 80020b2:	2000      	movs	r0, #0
 80020b4:	f7ff ffa6 	bl	8002004 <WriteCmd>
	WriteCmd( SCREEN_WIDTH  - 1  );	// End
 80020b8:	207f      	movs	r0, #127	; 0x7f
 80020ba:	f7ff ffa3 	bl	8002004 <WriteCmd>

	WriteCmd( 0x22  );				// Command_Page_Address_Set
 80020be:	2022      	movs	r0, #34	; 0x22
 80020c0:	f7ff ffa0 	bl	8002004 <WriteCmd>
	WriteCmd( 0x00  );				// Start
 80020c4:	2000      	movs	r0, #0
 80020c6:	f7ff ff9d 	bl	8002004 <WriteCmd>
	WriteCmd( SCREEN_HEIGHT - 1 );	// End
 80020ca:	203f      	movs	r0, #63	; 0x3f
 80020cc:	f7ff ff9a 	bl	8002004 <WriteCmd>

	WriteCmd( SSD1306_SETLOWCOLUMN  );
 80020d0:	2000      	movs	r0, #0
 80020d2:	f7ff ff97 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_SETHIGHCOLUMN );
 80020d6:	2010      	movs	r0, #16
 80020d8:	f7ff ff94 	bl	8002004 <WriteCmd>
#if SCREEN_HEIGHT == 64
	WriteCmd( 0xB0 );
 80020dc:	20b0      	movs	r0, #176	; 0xb0
 80020de:	f7ff ff91 	bl	8002004 <WriteCmd>
#endif
#if SCREEN_HEIGHT == 32
	WriteCmd( 0xB4 );
#endif
//	delay_ms(100);
   	WriteData( SSD1306_SETSTARTLINE, (uint8_t *)ActualDMABuffer, FRAMEBUFFER_ALL );
 80020e2:	4b08      	ldr	r3, [pc, #32]	; (8002104 <sw_ssd1306_display+0x80>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020ea:	4619      	mov	r1, r3
 80020ec:	2040      	movs	r0, #64	; 0x40
 80020ee:	f7ff ff9b 	bl	8002028 <WriteData>
	delay_us(20);
 80020f2:	2014      	movs	r0, #20
 80020f4:	f000 fdfe 	bl	8002cf4 <delay_us>
}
 80020f8:	bf00      	nop
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000014 	.word	0x20000014
 8002104:	20000540 	.word	0x20000540

08002108 <timer16_init>:
/***************************************************************/

/*********************************** Timer16 init **************************************/
static void timer16_init( uint16_t timeFPS ) {
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	80fb      	strh	r3, [r7, #6]
	RCC->APB2ENR |= RCC_APB2ENR_TIM16EN;
 8002112:	4b13      	ldr	r3, [pc, #76]	; (8002160 <timer16_init+0x58>)
 8002114:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002116:	4a12      	ldr	r2, [pc, #72]	; (8002160 <timer16_init+0x58>)
 8002118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800211c:	6613      	str	r3, [r2, #96]	; 0x60
	TIM16->PSC = (uint32_t)SystemCoreClock / 0xFFFF / timeFPS - 1;
 800211e:	4b11      	ldr	r3, [pc, #68]	; (8002164 <timer16_init+0x5c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a11      	ldr	r2, [pc, #68]	; (8002168 <timer16_init+0x60>)
 8002124:	fba2 2303 	umull	r2, r3, r2, r3
 8002128:	0bda      	lsrs	r2, r3, #15
 800212a:	88fb      	ldrh	r3, [r7, #6]
 800212c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002130:	4a0e      	ldr	r2, [pc, #56]	; (800216c <timer16_init+0x64>)
 8002132:	3b01      	subs	r3, #1
 8002134:	6293      	str	r3, [r2, #40]	; 0x28
	TIM16->ARR = 0xFFFF - 1;
 8002136:	4b0d      	ldr	r3, [pc, #52]	; (800216c <timer16_init+0x64>)
 8002138:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800213c:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM16->DIER	= TIM_DIER_UIE;		// Update Event Interrupt
 800213e:	4b0b      	ldr	r3, [pc, #44]	; (800216c <timer16_init+0x64>)
 8002140:	2201      	movs	r2, #1
 8002142:	60da      	str	r2, [r3, #12]

	TIM16->CR1 |= TIM_CR1_CEN;
 8002144:	4b09      	ldr	r3, [pc, #36]	; (800216c <timer16_init+0x64>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a08      	ldr	r2, [pc, #32]	; (800216c <timer16_init+0x64>)
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	6013      	str	r3, [r2, #0]

	NVIC_EnableIRQ( TIM1_UP_TIM16_IRQn );
 8002150:	2019      	movs	r0, #25
 8002152:	f7ff ff39 	bl	8001fc8 <__NVIC_EnableIRQ>
}
 8002156:	bf00      	nop
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000
 8002164:	20000000 	.word	0x20000000
 8002168:	80008001 	.word	0x80008001
 800216c:	40014400 	.word	0x40014400

08002170 <sw_ssd1306_init>:
	}
}
/****************************************************************************************/

//************* INICJALIZACJA sterownika SSD1306
void sw_ssd1306_init(void) {
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
//	ActualDMABuffer = SpectrumBuffer;
//	ActualDMABuffer = TextBufferDisplay;
	ActualDMABuffer = TextBuffer;
 8002176:	4b39      	ldr	r3, [pc, #228]	; (800225c <sw_ssd1306_init+0xec>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a39      	ldr	r2, [pc, #228]	; (8002260 <sw_ssd1306_init+0xf0>)
 800217c:	6013      	str	r3, [r2, #0]
 800217e:	2378      	movs	r3, #120	; 0x78
 8002180:	71fb      	strb	r3, [r7, #7]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8002182:	4b38      	ldr	r3, [pc, #224]	; (8002264 <sw_ssd1306_init+0xf4>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800218e:	f023 0303 	bic.w	r3, r3, #3
 8002192:	79f9      	ldrb	r1, [r7, #7]
 8002194:	4a33      	ldr	r2, [pc, #204]	; (8002264 <sw_ssd1306_init+0xf4>)
 8002196:	6812      	ldr	r2, [r2, #0]
 8002198:	6812      	ldr	r2, [r2, #0]
 800219a:	430b      	orrs	r3, r1
 800219c:	6053      	str	r3, [r2, #4]
}
 800219e:	bf00      	nop
	RES_LO;
	RES_HI;
#endif
	sw_i2c_set_7bitAddr( 0x78 );

	WriteCmd( SSD1306_DISPLAYOFF );
 80021a0:	20ae      	movs	r0, #174	; 0xae
 80021a2:	f7ff ff2f 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_SETDISPLAYCLOCKDIV );
 80021a6:	20d5      	movs	r0, #213	; 0xd5
 80021a8:	f7ff ff2c 	bl	8002004 <WriteCmd>
	WriteCmd( OLED_CONTRAST );
 80021ac:	20f0      	movs	r0, #240	; 0xf0
 80021ae:	f7ff ff29 	bl	8002004 <WriteCmd>

	WriteCmd( SSD1306_SETDISPLAYOFFSET );
 80021b2:	20d3      	movs	r0, #211	; 0xd3
 80021b4:	f7ff ff26 	bl	8002004 <WriteCmd>
	WriteCmd( 0x0 );
 80021b8:	2000      	movs	r0, #0
 80021ba:	f7ff ff23 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_SETSTARTLINE | 0x0 );
 80021be:	2040      	movs	r0, #64	; 0x40
 80021c0:	f7ff ff20 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_CHARGEPUMP );
 80021c4:	208d      	movs	r0, #141	; 0x8d
 80021c6:	f7ff ff1d 	bl	8002004 <WriteCmd>

//    if (vcc == SSD1306_EXTERNALVCC ) WriteCmd( 0x10 );
//    else  WriteCmd( 0x14 );	// SSD1306_SWITCHCAPVCC

	WriteCmd( 0x14 );			// SSD1306_SWITCHCAPVCC
 80021ca:	2014      	movs	r0, #20
 80021cc:	f7ff ff1a 	bl	8002004 <WriteCmd>

	WriteCmd( SSD1306_MEMORYMODE );
 80021d0:	2020      	movs	r0, #32
 80021d2:	f7ff ff17 	bl	8002004 <WriteCmd>
	WriteCmd( 0x00 );
 80021d6:	2000      	movs	r0, #0
 80021d8:	f7ff ff14 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_SEGREMAP | 0x1 );
 80021dc:	20a1      	movs	r0, #161	; 0xa1
 80021de:	f7ff ff11 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_COMSCANDEC );
 80021e2:	20c8      	movs	r0, #200	; 0xc8
 80021e4:	f7ff ff0e 	bl	8002004 <WriteCmd>

	WriteCmd( SSD1306_SETCONTRAST );
 80021e8:	2081      	movs	r0, #129	; 0x81
 80021ea:	f7ff ff0b 	bl	8002004 <WriteCmd>
	WriteCmd( REFRESH_MAX );
 80021ee:	20f0      	movs	r0, #240	; 0xf0
 80021f0:	f7ff ff08 	bl	8002004 <WriteCmd>

//	if (vcc == SSD1306_EXTERNALVCC ) WriteCmd( 0x9F );
//	else WriteCmd( 0xCF );

	WriteCmd( 0xCF );					// SSD1306_SWITCHCAPVCC
 80021f4:	20cf      	movs	r0, #207	; 0xcf
 80021f6:	f7ff ff05 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_SETPRECHARGE );
 80021fa:	20d9      	movs	r0, #217	; 0xd9
 80021fc:	f7ff ff02 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_SETCOMPINS );
	WriteCmd( 0x02 );
#endif
// ssd1306 - 128 x 64
#ifdef GLCD_RES_128_64
	WriteCmd( SSD1306_SETMULTIPLEX );
 8002200:	20a8      	movs	r0, #168	; 0xa8
 8002202:	f7ff feff 	bl	8002004 <WriteCmd>
	WriteCmd( 0x3F );
 8002206:	203f      	movs	r0, #63	; 0x3f
 8002208:	f7ff fefc 	bl	8002004 <WriteCmd>

	WriteCmd( SSD1306_SETCOMPINS );
 800220c:	20da      	movs	r0, #218	; 0xda
 800220e:	f7ff fef9 	bl	8002004 <WriteCmd>
	WriteCmd( 0x12 );
 8002212:	2012      	movs	r0, #18
 8002214:	f7ff fef6 	bl	8002004 <WriteCmd>
#endif
	WriteCmd( SSD1306_SETVCOMDETECT );
 8002218:	20db      	movs	r0, #219	; 0xdb
 800221a:	f7ff fef3 	bl	8002004 <WriteCmd>
	WriteCmd( 0x40 );
 800221e:	2040      	movs	r0, #64	; 0x40
 8002220:	f7ff fef0 	bl	8002004 <WriteCmd>

	WriteCmd( SSD1306_DISPLAYALLON_RESUME );
 8002224:	20a4      	movs	r0, #164	; 0xa4
 8002226:	f7ff feed 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_NORMALDISPLAY );
 800222a:	20a6      	movs	r0, #166	; 0xa6
 800222c:	f7ff feea 	bl	8002004 <WriteCmd>
	WriteCmd( SSD1306_DISPLAYON );
 8002230:	20af      	movs	r0, #175	; 0xaf
 8002232:	f7ff fee7 	bl	8002004 <WriteCmd>

	sw_display_cls( (uint8_t *)ActualDMABuffer, 0x00 );
 8002236:	4b0a      	ldr	r3, [pc, #40]	; (8002260 <sw_ssd1306_init+0xf0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2100      	movs	r1, #0
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff ff05 	bl	800204c <sw_display_cls>
	sw_ssd1306_display();
 8002242:	f7ff ff1f 	bl	8002084 <sw_ssd1306_display>

	timer16_init( 10 );
 8002246:	200a      	movs	r0, #10
 8002248:	f7ff ff5e 	bl	8002108 <timer16_init>
	sw_dma_memset_init(8);
 800224c:	2008      	movs	r0, #8
 800224e:	f000 fb59 	bl	8002904 <sw_dma_memset_init>
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20000010 	.word	0x20000010
 8002260:	20000540 	.word	0x20000540
 8002264:	20000014 	.word	0x20000014

08002268 <graphic_draw_H_line_RAM>:
#include "displays.h"


/***************************************************************************************/
void graphic_draw_H_line_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, uint8_t width,
								  const uint32_t color, const T_GAMMA *gamma ) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	4608      	mov	r0, r1
 8002272:	4611      	mov	r1, r2
 8002274:	461a      	mov	r2, r3
 8002276:	4603      	mov	r3, r0
 8002278:	817b      	strh	r3, [r7, #10]
 800227a:	460b      	mov	r3, r1
 800227c:	813b      	strh	r3, [r7, #8]
 800227e:	4613      	mov	r3, r2
 8002280:	71fb      	strb	r3, [r7, #7]

#ifdef PANEL_RGB
	T_RGB_2ROWS colorTmp[ 8 ];
	graphic_24bit_to_rgb( color, colorTmp, gamma );
#endif
	for ( uint8_t i=0; i < width; i++ ) {
 8002282:	2300      	movs	r3, #0
 8002284:	75fb      	strb	r3, [r7, #23]
 8002286:	e00f      	b.n	80022a8 <graphic_draw_H_line_RAM+0x40>
#ifdef PANEL_RGB
		graphic_set_pixel_RAM( buffer, x + i, y, colorTmp );
#elif defined COLOR_MONO
		graphic_set_pixel_RAM( buffer, x + i, y, (uint8_t *)&color );
 8002288:	7dfb      	ldrb	r3, [r7, #23]
 800228a:	b29a      	uxth	r2, r3
 800228c:	897b      	ldrh	r3, [r7, #10]
 800228e:	4413      	add	r3, r2
 8002290:	b29b      	uxth	r3, r3
 8002292:	b219      	sxth	r1, r3
 8002294:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002298:	f107 0320 	add.w	r3, r7, #32
 800229c:	68f8      	ldr	r0, [r7, #12]
 800229e:	f001 fa57 	bl	8003750 <_etext>
	for ( uint8_t i=0; i < width; i++ ) {
 80022a2:	7dfb      	ldrb	r3, [r7, #23]
 80022a4:	3301      	adds	r3, #1
 80022a6:	75fb      	strb	r3, [r7, #23]
 80022a8:	7dfa      	ldrb	r2, [r7, #23]
 80022aa:	79fb      	ldrb	r3, [r7, #7]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d3eb      	bcc.n	8002288 <graphic_draw_H_line_RAM+0x20>
#endif
	}
}
 80022b0:	bf00      	nop
 80022b2:	bf00      	nop
 80022b4:	3718      	adds	r7, #24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <graphic_fill_rectangle_RAM>:
}
/***************************************************************************************/

/***************************************************************************************/
void graphic_fill_rectangle_RAM( volatile T_DISPLAY *buffer, int16_t xPos, int16_t yPos, uint8_t width,
								 uint8_t height, const uint32_t color, const T_GAMMA *gamma ) {
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b088      	sub	sp, #32
 80022be:	af02      	add	r7, sp, #8
 80022c0:	60f8      	str	r0, [r7, #12]
 80022c2:	4608      	mov	r0, r1
 80022c4:	4611      	mov	r1, r2
 80022c6:	461a      	mov	r2, r3
 80022c8:	4603      	mov	r3, r0
 80022ca:	817b      	strh	r3, [r7, #10]
 80022cc:	460b      	mov	r3, r1
 80022ce:	813b      	strh	r3, [r7, #8]
 80022d0:	4613      	mov	r3, r2
 80022d2:	71fb      	strb	r3, [r7, #7]
	for ( uint8_t i=0; i < height; i++ ) {
 80022d4:	2300      	movs	r3, #0
 80022d6:	75fb      	strb	r3, [r7, #23]
 80022d8:	e013      	b.n	8002302 <graphic_fill_rectangle_RAM+0x48>
		graphic_draw_H_line_RAM( buffer, xPos, yPos+i, width, color, gamma );
 80022da:	7dfb      	ldrb	r3, [r7, #23]
 80022dc:	b29a      	uxth	r2, r3
 80022de:	893b      	ldrh	r3, [r7, #8]
 80022e0:	4413      	add	r3, r2
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	b21a      	sxth	r2, r3
 80022e6:	79f8      	ldrb	r0, [r7, #7]
 80022e8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80022ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ee:	9301      	str	r3, [sp, #4]
 80022f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	4603      	mov	r3, r0
 80022f6:	68f8      	ldr	r0, [r7, #12]
 80022f8:	f7ff ffb6 	bl	8002268 <graphic_draw_H_line_RAM>
	for ( uint8_t i=0; i < height; i++ ) {
 80022fc:	7dfb      	ldrb	r3, [r7, #23]
 80022fe:	3301      	adds	r3, #1
 8002300:	75fb      	strb	r3, [r7, #23]
 8002302:	7dfa      	ldrb	r2, [r7, #23]
 8002304:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002308:	429a      	cmp	r2, r3
 800230a:	d3e6      	bcc.n	80022da <graphic_fill_rectangle_RAM+0x20>
	}
}
 800230c:	bf00      	nop
 800230e:	bf00      	nop
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
	...

08002318 <polish_letters>:
	0xA2,  /*ó, */
};
#endif

/***** Zwraca numer znaku w tablicy ************************/
uint8_t polish_letters(uint8_t codePage, wchar_t codeChar) {
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	6039      	str	r1, [r7, #0]
 8002322:	71fb      	strb	r3, [r7, #7]

	uint8_t i;
	uint8_t tmp=ASCII;
 8002324:	2313      	movs	r3, #19
 8002326:	73bb      	strb	r3, [r7, #14]

	for (i=0; i<18; i++) {
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]
 800232c:	e00e      	b.n	800234c <polish_letters+0x34>

#ifdef UNICODE
		if (codePage == UNICODE) {
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d108      	bne.n	8002346 <polish_letters+0x2e>
			if ( codeChar == uniCode[i]) {
 8002334:	7bfb      	ldrb	r3, [r7, #15]
 8002336:	4a0a      	ldr	r2, [pc, #40]	; (8002360 <polish_letters+0x48>)
 8002338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	d101      	bne.n	8002346 <polish_letters+0x2e>
				return i;
 8002342:	7bfb      	ldrb	r3, [r7, #15]
 8002344:	e006      	b.n	8002354 <polish_letters+0x3c>
	for (i=0; i<18; i++) {
 8002346:	7bfb      	ldrb	r3, [r7, #15]
 8002348:	3301      	adds	r3, #1
 800234a:	73fb      	strb	r3, [r7, #15]
 800234c:	7bfb      	ldrb	r3, [r7, #15]
 800234e:	2b11      	cmp	r3, #17
 8002350:	d9ed      	bls.n	800232e <polish_letters+0x16>
			if ( codeChar == pgm_read_byte(cp852Code+i) )
				return i;
		}
#endif
	}
	return tmp;
 8002352:	7bbb      	ldrb	r3, [r7, #14]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	08004100 	.word	0x08004100

08002364 <graphic_draw_char_RAM>:
	return charWidth;
}
/*********************************************************************************************************/
#elif defined COLOR_MONO
uint8_t graphic_draw_char_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, wchar_t charCode, uint32_t  color,
									  uint32_t bg, uint8_t drawLine, FONT_INFO *fontPtrPGM, const T_GAMMA *gamma ) {
 8002364:	b5b0      	push	{r4, r5, r7, lr}
 8002366:	b08c      	sub	sp, #48	; 0x30
 8002368:	af04      	add	r7, sp, #16
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	607b      	str	r3, [r7, #4]
 800236e:	460b      	mov	r3, r1
 8002370:	817b      	strh	r3, [r7, #10]
 8002372:	4613      	mov	r3, r2
 8002374:	813b      	strh	r3, [r7, #8]
	uint8_t		charWidth;
	uint16_t	charOffset;
	uint8_t		charHeight			= fontPtrPGM->heightPixels;
 8002376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	763b      	strb	r3, [r7, #24]
	uint8_t		charAddressStart	= fontPtrPGM->startChar;
 800237c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	75fb      	strb	r3, [r7, #23]
	uint8_t		transCode 			= polish_letters(UNICODE, charCode);
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	2001      	movs	r0, #1
 8002386:	f7ff ffc7 	bl	8002318 <polish_letters>
 800238a:	4603      	mov	r3, r0
 800238c:	75bb      	strb	r3, [r7, #22]
	uint8_t 	size 				= 1;
 800238e:	2301      	movs	r3, #1
 8002390:	757b      	strb	r3, [r7, #21]
	// Rysujemy SPACJĘ i wychodzimy -------------------------------------------------------------------
	if (charCode == L' ') {
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2b20      	cmp	r3, #32
 8002396:	d113      	bne.n	80023c0 <graphic_draw_char_RAM+0x5c>
		graphic_fill_rectangle_RAM( buffer, x, y, fontPtrPGM->spacePixels, charHeight, bg, gamma );
 8002398:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800239a:	7a5c      	ldrb	r4, [r3, #9]
 800239c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800239e:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 80023a2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80023a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80023a8:	9202      	str	r2, [sp, #8]
 80023aa:	9301      	str	r3, [sp, #4]
 80023ac:	7e3b      	ldrb	r3, [r7, #24]
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	4623      	mov	r3, r4
 80023b2:	4602      	mov	r2, r0
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f7ff ff80 	bl	80022ba <graphic_fill_rectangle_RAM>
		return fontPtrPGM->spacePixels;
 80023ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023bc:	7a5b      	ldrb	r3, [r3, #9]
 80023be:	e107      	b.n	80025d0 <graphic_draw_char_RAM+0x26c>
	}
	//--------------------------------------------------------------------------------------------------
	if (transCode == ASCII) {
 80023c0:	7dbb      	ldrb	r3, [r7, #22]
 80023c2:	2b13      	cmp	r3, #19
 80023c4:	d112      	bne.n	80023ec <graphic_draw_char_RAM+0x88>
		// Czytamy ile bitów zajmuje odległość czcionki
		charWidth  = fontPtrPGM->charInfo[ charCode - charAddressStart ].widthBits;
 80023c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023c8:	68da      	ldr	r2, [r3, #12]
 80023ca:	7dfb      	ldrb	r3, [r7, #23]
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	1acb      	subs	r3, r1, r3
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	4413      	add	r3, r2
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	77fb      	strb	r3, [r7, #31]
		// Czytamy ile bitów zajmuje odległość między znakami
		charOffset = fontPtrPGM->charInfo[ charCode - charAddressStart ].offset;
 80023d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023da:	68da      	ldr	r2, [r3, #12]
 80023dc:	7dfb      	ldrb	r3, [r7, #23]
 80023de:	6879      	ldr	r1, [r7, #4]
 80023e0:	1acb      	subs	r3, r1, r3
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	885b      	ldrh	r3, [r3, #2]
 80023e8:	83bb      	strh	r3, [r7, #28]
 80023ea:	e019      	b.n	8002420 <graphic_draw_char_RAM+0xbc>
	} else {
		charWidth  = fontPtrPGM->charInfo[ fontPtrPGM->sizeArray - (PL_CHARACTERS_COUNT - transCode) ].widthBits;
 80023ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ee:	68da      	ldr	r2, [r3, #12]
 80023f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023f2:	8a9b      	ldrh	r3, [r3, #20]
 80023f4:	4619      	mov	r1, r3
 80023f6:	7dbb      	ldrb	r3, [r7, #22]
 80023f8:	f1c3 0312 	rsb	r3, r3, #18
 80023fc:	1acb      	subs	r3, r1, r3
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	4413      	add	r3, r2
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	77fb      	strb	r3, [r7, #31]
		charOffset = fontPtrPGM->charInfo[ fontPtrPGM->sizeArray - (PL_CHARACTERS_COUNT - transCode) ].offset;
 8002406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800240c:	8a9b      	ldrh	r3, [r3, #20]
 800240e:	4619      	mov	r1, r3
 8002410:	7dbb      	ldrb	r3, [r7, #22]
 8002412:	f1c3 0312 	rsb	r3, r3, #18
 8002416:	1acb      	subs	r3, r1, r3
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	885b      	ldrh	r3, [r3, #2]
 800241e:	83bb      	strh	r3, [r7, #28]
	}

	if((x >= _width)					||	// Clip right
 8002420:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002424:	4a6c      	ldr	r2, [pc, #432]	; (80025d8 <graphic_draw_char_RAM+0x274>)
 8002426:	8812      	ldrh	r2, [r2, #0]
 8002428:	4293      	cmp	r3, r2
 800242a:	da17      	bge.n	800245c <graphic_draw_char_RAM+0xf8>
		(y >= _height)					||	// Clip bottom
 800242c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002430:	4a6a      	ldr	r2, [pc, #424]	; (80025dc <graphic_draw_char_RAM+0x278>)
 8002432:	8812      	ldrh	r2, [r2, #0]
	if((x >= _width)					||	// Clip right
 8002434:	4293      	cmp	r3, r2
 8002436:	da11      	bge.n	800245c <graphic_draw_char_RAM+0xf8>
		((x + charWidth  * size - 1) < 0)||	// Clip left
 8002438:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800243c:	7ffb      	ldrb	r3, [r7, #31]
 800243e:	7d79      	ldrb	r1, [r7, #21]
 8002440:	fb01 f303 	mul.w	r3, r1, r3
 8002444:	4413      	add	r3, r2
		(y >= _height)					||	// Clip bottom
 8002446:	2b00      	cmp	r3, #0
 8002448:	dd08      	ble.n	800245c <graphic_draw_char_RAM+0xf8>
		((y + charHeight * size - 1) < 0))	// Clip top
 800244a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800244e:	7e3b      	ldrb	r3, [r7, #24]
 8002450:	7d79      	ldrb	r1, [r7, #21]
 8002452:	fb01 f303 	mul.w	r3, r1, r3
 8002456:	4413      	add	r3, r2
		((x + charWidth  * size - 1) < 0)||	// Clip left
 8002458:	2b00      	cmp	r3, #0
 800245a:	dc01      	bgt.n	8002460 <graphic_draw_char_RAM+0xfc>
	return 0;
 800245c:	2300      	movs	r3, #0
 800245e:	e0b7      	b.n	80025d0 <graphic_draw_char_RAM+0x26c>

	if (charCode == L' ') {
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2b20      	cmp	r3, #32
 8002464:	d11a      	bne.n	800249c <graphic_draw_char_RAM+0x138>
		graphic_fill_rectangle_RAM( buffer, x , y, charWidth*size, charHeight*size, bg, NULL );
 8002466:	7ffa      	ldrb	r2, [r7, #31]
 8002468:	7d7b      	ldrb	r3, [r7, #21]
 800246a:	fb12 f303 	smulbb	r3, r2, r3
 800246e:	b2dc      	uxtb	r4, r3
 8002470:	7e3a      	ldrb	r2, [r7, #24]
 8002472:	7d7b      	ldrb	r3, [r7, #21]
 8002474:	fb12 f303 	smulbb	r3, r2, r3
 8002478:	b2db      	uxtb	r3, r3
 800247a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800247c:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8002480:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8002484:	2500      	movs	r5, #0
 8002486:	9502      	str	r5, [sp, #8]
 8002488:	9201      	str	r2, [sp, #4]
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	4623      	mov	r3, r4
 800248e:	4602      	mov	r2, r0
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f7ff ff12 	bl	80022ba <graphic_fill_rectangle_RAM>

		return fontPtrPGM->spacePixels;
 8002496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002498:	7a5b      	ldrb	r3, [r3, #9]
 800249a:	e099      	b.n	80025d0 <graphic_draw_char_RAM+0x26c>
	}
	int8_t i, k, j=0;
 800249c:	2300      	movs	r3, #0
 800249e:	767b      	strb	r3, [r7, #25]
	uint8_t calkow = (charWidth - 1)/8; // Sprawdzamy w ilu bitach mamy szerokość czcionki
 80024a0:	7ffb      	ldrb	r3, [r7, #31]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	da00      	bge.n	80024aa <graphic_draw_char_RAM+0x146>
 80024a8:	3307      	adds	r3, #7
 80024aa:	10db      	asrs	r3, r3, #3
 80024ac:	753b      	strb	r3, [r7, #20]
	uint8_t line;

	for ( i=0; i < charHeight; i++ ) // Kolejne wiersze
 80024ae:	2300      	movs	r3, #0
 80024b0:	76fb      	strb	r3, [r7, #27]
 80024b2:	e086      	b.n	80025c2 <graphic_draw_char_RAM+0x25e>
	{
		for ( j = 0; j < calkow+1; j++ ) {  // Kolejne kolumny
 80024b4:	2300      	movs	r3, #0
 80024b6:	767b      	strb	r3, [r7, #25]
 80024b8:	e078      	b.n	80025ac <graphic_draw_char_RAM+0x248>

			line = pgm_read_byte( fontPtrPGM->data + charOffset + (calkow + 1)*i + j );
 80024ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024bc:	691a      	ldr	r2, [r3, #16]
 80024be:	8bbb      	ldrh	r3, [r7, #28]
 80024c0:	7d39      	ldrb	r1, [r7, #20]
 80024c2:	3101      	adds	r1, #1
 80024c4:	f997 001b 	ldrsb.w	r0, [r7, #27]
 80024c8:	fb00 f101 	mul.w	r1, r0, r1
 80024cc:	4419      	add	r1, r3
 80024ce:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80024d2:	440b      	add	r3, r1
 80024d4:	4413      	add	r3, r2
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	74fb      	strb	r3, [r7, #19]

			for ( k=0; k<8; k++ ) {
 80024da:	2300      	movs	r3, #0
 80024dc:	76bb      	strb	r3, [r7, #26]
 80024de:	e05b      	b.n	8002598 <graphic_draw_char_RAM+0x234>
				if ( (line & (1 << (7-k))) && ( (k + 8*j) < charWidth) ) {    // Ekstrahujemy kolejne bity
 80024e0:	7cfa      	ldrb	r2, [r7, #19]
 80024e2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80024e6:	f1c3 0307 	rsb	r3, r3, #7
 80024ea:	fa42 f303 	asr.w	r3, r2, r3
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d023      	beq.n	800253e <graphic_draw_char_RAM+0x1da>
 80024f6:	f997 201a 	ldrsb.w	r2, [r7, #26]
 80024fa:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80024fe:	00db      	lsls	r3, r3, #3
 8002500:	441a      	add	r2, r3
 8002502:	7ffb      	ldrb	r3, [r7, #31]
 8002504:	429a      	cmp	r2, r3
 8002506:	da1a      	bge.n	800253e <graphic_draw_char_RAM+0x1da>
						graphic_set_pixel_RAM( buffer, x + 8*j + k, y+i, (uint8_t *)&color );
 8002508:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800250c:	b29b      	uxth	r3, r3
 800250e:	00db      	lsls	r3, r3, #3
 8002510:	b29a      	uxth	r2, r3
 8002512:	897b      	ldrh	r3, [r7, #10]
 8002514:	4413      	add	r3, r2
 8002516:	b29a      	uxth	r2, r3
 8002518:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800251c:	b29b      	uxth	r3, r3
 800251e:	4413      	add	r3, r2
 8002520:	b29b      	uxth	r3, r3
 8002522:	b219      	sxth	r1, r3
 8002524:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002528:	b29a      	uxth	r2, r3
 800252a:	893b      	ldrh	r3, [r7, #8]
 800252c:	4413      	add	r3, r2
 800252e:	b29b      	uxth	r3, r3
 8002530:	b21a      	sxth	r2, r3
 8002532:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f001 f90a 	bl	8003750 <_etext>
 800253c:	e026      	b.n	800258c <graphic_draw_char_RAM+0x228>
				}
				else if( (bg!=color) && ( (k + 8*j) < charWidth) ) {
 800253e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002542:	429a      	cmp	r2, r3
 8002544:	d022      	beq.n	800258c <graphic_draw_char_RAM+0x228>
 8002546:	f997 201a 	ldrsb.w	r2, [r7, #26]
 800254a:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	441a      	add	r2, r3
 8002552:	7ffb      	ldrb	r3, [r7, #31]
 8002554:	429a      	cmp	r2, r3
 8002556:	da19      	bge.n	800258c <graphic_draw_char_RAM+0x228>
						graphic_set_pixel_RAM( buffer, x + 8*j + k, y+i, (uint8_t *)&bg );
 8002558:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800255c:	b29b      	uxth	r3, r3
 800255e:	00db      	lsls	r3, r3, #3
 8002560:	b29a      	uxth	r2, r3
 8002562:	897b      	ldrh	r3, [r7, #10]
 8002564:	4413      	add	r3, r2
 8002566:	b29a      	uxth	r2, r3
 8002568:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800256c:	b29b      	uxth	r3, r3
 800256e:	4413      	add	r3, r2
 8002570:	b29b      	uxth	r3, r3
 8002572:	b219      	sxth	r1, r3
 8002574:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002578:	b29a      	uxth	r2, r3
 800257a:	893b      	ldrh	r3, [r7, #8]
 800257c:	4413      	add	r3, r2
 800257e:	b29b      	uxth	r3, r3
 8002580:	b21a      	sxth	r2, r3
 8002582:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002586:	68f8      	ldr	r0, [r7, #12]
 8002588:	f001 f8e2 	bl	8003750 <_etext>
			for ( k=0; k<8; k++ ) {
 800258c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002590:	b2db      	uxtb	r3, r3
 8002592:	3301      	adds	r3, #1
 8002594:	b2db      	uxtb	r3, r3
 8002596:	76bb      	strb	r3, [r7, #26]
 8002598:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800259c:	2b07      	cmp	r3, #7
 800259e:	dd9f      	ble.n	80024e0 <graphic_draw_char_RAM+0x17c>
		for ( j = 0; j < calkow+1; j++ ) {  // Kolejne kolumny
 80025a0:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	3301      	adds	r3, #1
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	767b      	strb	r3, [r7, #25]
 80025ac:	7d3a      	ldrb	r2, [r7, #20]
 80025ae:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	da81      	bge.n	80024ba <graphic_draw_char_RAM+0x156>
	for ( i=0; i < charHeight; i++ ) // Kolejne wiersze
 80025b6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	3301      	adds	r3, #1
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	76fb      	strb	r3, [r7, #27]
 80025c2:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80025c6:	7e3b      	ldrb	r3, [r7, #24]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	f6ff af73 	blt.w	80024b4 <graphic_draw_char_RAM+0x150>
				}
			}
		} // Koniec rysowania
	}// Koniec pętli do wierszy

	return charWidth;
 80025ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3720      	adds	r7, #32
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bdb0      	pop	{r4, r5, r7, pc}
 80025d8:	2000001c 	.word	0x2000001c
 80025dc:	2000001e 	.word	0x2000001e

080025e0 <graphic_puts_RAM>:
#endif
/***************************************************************************************/


/******************************** Draw the string in RAM (buffer)	 *********************************/
uint16_t graphic_puts_RAM( volatile T_DISPLAY *buffer, T_STRING *string, uint8_t textSize, uint32_t color, uint32_t bg, const T_GAMMA *gamma ) {
 80025e0:	b590      	push	{r4, r7, lr}
 80025e2:	b08f      	sub	sp, #60	; 0x3c
 80025e4:	af06      	add	r7, sp, #24
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	603b      	str	r3, [r7, #0]
 80025ec:	4613      	mov	r3, r2
 80025ee:	71fb      	strb	r3, [r7, #7]
	int16_t cursorX = string->x;
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	881b      	ldrh	r3, [r3, #0]
 80025f4:	83fb      	strh	r3, [r7, #30]
	int16_t cursorY = string->y;
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	885b      	ldrh	r3, [r3, #2]
 80025fa:	82fb      	strh	r3, [r7, #22]
	uint8_t charWidth;

	textSize = FONTx1;	// To być może będzie niepotrzebne
 80025fc:	2301      	movs	r3, #1
 80025fe:	71fb      	strb	r3, [r7, #7]

	if ( string->onChange ) {
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	7c1b      	ldrb	r3, [r3, #16]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d018      	beq.n	800263a <graphic_puts_RAM+0x5a>
		graphic_fill_rectangle_RAM( buffer, string->lastPosX, string->lastPosY, string->stringLength,
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	f9b3 1012 	ldrsh.w	r1, [r3, #18]
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	889b      	ldrh	r3, [r3, #4]
 8002618:	b2dc      	uxtb	r4, r3
									string->fontPtrPGM->heightPixels, bg, gamma );
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	68db      	ldr	r3, [r3, #12]
		graphic_fill_rectangle_RAM( buffer, string->lastPosX, string->lastPosY, string->stringLength,
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002622:	9202      	str	r2, [sp, #8]
 8002624:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002626:	9201      	str	r2, [sp, #4]
 8002628:	9300      	str	r3, [sp, #0]
 800262a:	4623      	mov	r3, r4
 800262c:	4602      	mov	r2, r0
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f7ff fe43 	bl	80022ba <graphic_fill_rectangle_RAM>
		string->onChange = 0;
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2200      	movs	r2, #0
 8002638:	741a      	strb	r2, [r3, #16]
	}
	string->lastPosX = string->x;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	825a      	strh	r2, [r3, #18]
	string->lastPosY = string->y;
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	829a      	strh	r2, [r3, #20]

	wchar_t * str = string->str;
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	61bb      	str	r3, [r7, #24]

	while ( *str ) {
 8002654:	e028      	b.n	80026a8 <graphic_puts_RAM+0xc8>
		charWidth = graphic_draw_char_RAM( buffer, cursorX, cursorY, *str++, color, bg, textSize, string->fontPtrPGM, gamma );
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	1d1a      	adds	r2, r3, #4
 800265a:	61ba      	str	r2, [r7, #24]
 800265c:	681c      	ldr	r4, [r3, #0]
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 8002666:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 800266a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800266c:	9204      	str	r2, [sp, #16]
 800266e:	9303      	str	r3, [sp, #12]
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	9302      	str	r3, [sp, #8]
 8002674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002676:	9301      	str	r3, [sp, #4]
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	4623      	mov	r3, r4
 800267e:	4602      	mov	r2, r0
 8002680:	68f8      	ldr	r0, [r7, #12]
 8002682:	f7ff fe6f 	bl	8002364 <graphic_draw_char_RAM>
 8002686:	4603      	mov	r3, r0
 8002688:	757b      	strb	r3, [r7, #21]
		cursorX += textSize * (charWidth + string->fontPtrPGM->interspacePixels );
 800268a:	79fb      	ldrb	r3, [r7, #7]
 800268c:	b29a      	uxth	r2, r3
 800268e:	7d7b      	ldrb	r3, [r7, #21]
 8002690:	68b9      	ldr	r1, [r7, #8]
 8002692:	68c9      	ldr	r1, [r1, #12]
 8002694:	7a09      	ldrb	r1, [r1, #8]
 8002696:	440b      	add	r3, r1
 8002698:	b29b      	uxth	r3, r3
 800269a:	fb12 f303 	smulbb	r3, r2, r3
 800269e:	b29a      	uxth	r2, r3
 80026a0:	8bfb      	ldrh	r3, [r7, #30]
 80026a2:	4413      	add	r3, r2
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	83fb      	strh	r3, [r7, #30]
	while ( *str ) {
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1d2      	bne.n	8002656 <graphic_puts_RAM+0x76>
	}
	return  string->stringLength = cursorX - string->x; //Zwraca długość napisu w pikselach
 80026b0:	8bfa      	ldrh	r2, [r7, #30]
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	b29a      	uxth	r2, r3
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	809a      	strh	r2, [r3, #4]
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	889b      	ldrh	r3, [r3, #4]
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3724      	adds	r7, #36	; 0x24
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd90      	pop	{r4, r7, pc}

080026ce <graphic_char_to_wide>:
								string->fontPtrPGM->heightPixels, bg, gamma );
}
/*********************************************************************************************************/

/******************* Duplikuje tablice typu char do wideChar *******************************/
uint8_t graphic_char_to_wide( wchar_t* dest, char* source ) {
 80026ce:	b480      	push	{r7}
 80026d0:	b085      	sub	sp, #20
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
 80026d6:	6039      	str	r1, [r7, #0]
	int i = 0;
 80026d8:	2300      	movs	r3, #0
 80026da:	60fb      	str	r3, [r7, #12]
	char * ptr = source;
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	60bb      	str	r3, [r7, #8]

    while(ptr[i]) {
 80026e0:	e00c      	b.n	80026fc <graphic_char_to_wide+0x2e>
        dest[i] = (char)source[i];
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	4413      	add	r3, r2
 80026e8:	7819      	ldrb	r1, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	4413      	add	r3, r2
 80026f2:	460a      	mov	r2, r1
 80026f4:	601a      	str	r2, [r3, #0]
        i++;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	3301      	adds	r3, #1
 80026fa:	60fb      	str	r3, [r7, #12]
    while(ptr[i]) {
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	4413      	add	r3, r2
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1ec      	bne.n	80026e2 <graphic_char_to_wide+0x14>
    }
    dest[i] = '\0';
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	4413      	add	r3, r2
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
	return i; // Zwraca długość string'a bez znaku kontrolnego '\0'
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	b2db      	uxtb	r3, r3
}
 8002718:	4618      	mov	r0, r3
 800271a:	3714      	adds	r7, #20
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <graphic_puts_float_RAM>:
	string->stringLength = graphic_puts_RAM( buffer, string, textSize, color, bg, gamma );
}

#define FLOAT_PRECISION	6		// Numbers to display + dot and sign character
static void graphic_puts_float_RAM( volatile T_DISPLAY *buffer, T_STRING *string, float data, uint8_t textSize,
							 	 	 uint32_t color, uint32_t bg, const T_GAMMA *gamma ) {
 8002724:	b580      	push	{r7, lr}
 8002726:	b098      	sub	sp, #96	; 0x60
 8002728:	af02      	add	r7, sp, #8
 800272a:	6178      	str	r0, [r7, #20]
 800272c:	6139      	str	r1, [r7, #16]
 800272e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002732:	607b      	str	r3, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	72fb      	strb	r3, [r7, #11]
	char 	text_char [ FLOAT_PRECISION + 3 ];	// Sign, dot and '\0'
	wchar_t	text_wchar[ FLOAT_PRECISION + 3 ];
	char *ptr_char 	= text_char;
 8002738:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800273c:	653b      	str	r3, [r7, #80]	; 0x50
	string->str 	= text_wchar;
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	f107 021c 	add.w	r2, r7, #28
 8002744:	609a      	str	r2, [r3, #8]
	uint32_t dec;

	if ( data < 0 ) {
 8002746:	edd7 7a03 	vldr	s15, [r7, #12]
 800274a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800274e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002752:	d509      	bpl.n	8002768 <graphic_puts_float_RAM+0x44>
		*text_char = '-';
 8002754:	232d      	movs	r3, #45	; 0x2d
 8002756:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
		data = data * -1;					// Only number module
 800275a:	edd7 7a03 	vldr	s15, [r7, #12]
 800275e:	eef1 7a67 	vneg.f32	s15, s15
 8002762:	edc7 7a03 	vstr	s15, [r7, #12]
 8002766:	e002      	b.n	800276e <graphic_puts_float_RAM+0x4a>
	} else {
		*text_char = '+';					// Space for sign character
 8002768:	232b      	movs	r3, #43	; 0x2b
 800276a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	}
	dec 		= (uint32_t)data;			// Integer part of a number;
 800276e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002772:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002776:	ee17 3a90 	vmov	r3, s15
 800277a:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint8_t i 	= 1;						// First character is sign
 800277c:	2301      	movs	r3, #1
 800277e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	itoa( dec, text_char + i , 10 );
 8002782:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002784:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002788:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800278c:	4413      	add	r3, r2
 800278e:	220a      	movs	r2, #10
 8002790:	4619      	mov	r1, r3
 8002792:	f000 fb41 	bl	8002e18 <itoa>

	while ( *(ptr_char + i++) ) {}			// Find number of integer digits
 8002796:	bf00      	nop
 8002798:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800279c:	1c5a      	adds	r2, r3, #1
 800279e:	f887 2057 	strb.w	r2, [r7, #87]	; 0x57
 80027a2:	461a      	mov	r2, r3
 80027a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027a6:	4413      	add	r3, r2
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1f4      	bne.n	8002798 <graphic_puts_float_RAM+0x74>

	text_char[ i - 1 ] = '.';				// Place '.' character';
 80027ae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80027b2:	3b01      	subs	r3, #1
 80027b4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80027b8:	4413      	add	r3, r2
 80027ba:	222e      	movs	r2, #46	; 0x2e
 80027bc:	f803 2c18 	strb.w	r2, [r3, #-24]
	data = data - (float32_t)dec;			// Fractional part of a number
 80027c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027c2:	ee07 3a90 	vmov	s15, r3
 80027c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80027ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027d2:	edc7 7a03 	vstr	s15, [r7, #12]

	do {									// Find first zeros after the dot
		data = (float32_t)data*10;
 80027d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80027da:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80027de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027e2:	edc7 7a03 	vstr	s15, [r7, #12]
		dec  = (uint32_t)data;
 80027e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80027ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027ee:	ee17 3a90 	vmov	r3, s15
 80027f2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if ( dec == 0 ) {
 80027f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d10a      	bne.n	8002810 <graphic_puts_float_RAM+0xec>
			text_char[ i++ ] = '0';
 80027fa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	f887 2057 	strb.w	r2, [r7, #87]	; 0x57
 8002804:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002808:	4413      	add	r3, r2
 800280a:	2230      	movs	r2, #48	; 0x30
 800280c:	f803 2c18 	strb.w	r2, [r3, #-24]
		}
	} while ( (dec == 0) && (i <= FLOAT_PRECISION ) );
 8002810:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002812:	2b00      	cmp	r3, #0
 8002814:	d103      	bne.n	800281e <graphic_puts_float_RAM+0xfa>
 8002816:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800281a:	2b06      	cmp	r3, #6
 800281c:	d9db      	bls.n	80027d6 <graphic_puts_float_RAM+0xb2>

	dec = (uint32_t)powf( 10, FLOAT_PRECISION - (i - 1) )*data;   // 10000000 * data
 800281e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002822:	f1c3 0307 	rsb	r3, r3, #7
 8002826:	ee07 3a90 	vmov	s15, r3
 800282a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800282e:	eef0 0a67 	vmov.f32	s1, s15
 8002832:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002836:	f000 fb33 	bl	8002ea0 <powf>
 800283a:	eef0 7a40 	vmov.f32	s15, s0
 800283e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002842:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002846:	edd7 7a03 	vldr	s15, [r7, #12]
 800284a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002852:	ee17 3a90 	vmov	r3, s15
 8002856:	64fb      	str	r3, [r7, #76]	; 0x4c
	itoa( (uint32_t)dec, text_char + i, 10 );
 8002858:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800285a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800285e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002862:	4413      	add	r3, r2
 8002864:	220a      	movs	r2, #10
 8002866:	4619      	mov	r1, r3
 8002868:	f000 fad6 	bl	8002e18 <itoa>

	(void)graphic_char_to_wide( text_wchar, text_char );
 800286c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002870:	f107 031c 	add.w	r3, r7, #28
 8002874:	4611      	mov	r1, r2
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff ff29 	bl	80026ce <graphic_char_to_wide>
    string->stringLength = graphic_puts_RAM( buffer, string, textSize, color, bg, gamma );
 800287c:	7afa      	ldrb	r2, [r7, #11]
 800287e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6939      	ldr	r1, [r7, #16]
 800288a:	6978      	ldr	r0, [r7, #20]
 800288c:	f7ff fea8 	bl	80025e0 <graphic_puts_RAM>
 8002890:	4603      	mov	r3, r0
 8002892:	461a      	mov	r2, r3
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	809a      	strh	r2, [r3, #4]
}
 8002898:	bf00      	nop
 800289a:	3758      	adds	r7, #88	; 0x58
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <TEXT_display_float>:
	Text->y = y;
	Text->onChange = 1;
	Text->fontPtrPGM = (FONT_INFO *)&MicrosoftSansSerif8ptFontInfo_var;
	graphic_puts_int_RAM( TextBuffer, Text, number, FONTx1, (uint32_t)WhiteColor, (uint32_t)BlackColor, &GammaRGB );
}
void TEXT_display_float( int16_t x, int16_t y, float number, T_STRING * Text ) {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b090      	sub	sp, #64	; 0x40
 80028a4:	af02      	add	r7, sp, #8
 80028a6:	4603      	mov	r3, r0
 80028a8:	ed87 0a02 	vstr	s0, [r7, #8]
 80028ac:	607a      	str	r2, [r7, #4]
 80028ae:	81fb      	strh	r3, [r7, #14]
 80028b0:	460b      	mov	r3, r1
 80028b2:	81bb      	strh	r3, [r7, #12]
	wchar_t String[10];
	Text->str = String;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f107 0210 	add.w	r2, r7, #16
 80028ba:	609a      	str	r2, [r3, #8]
	Text->x = x;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	89fa      	ldrh	r2, [r7, #14]
 80028c0:	801a      	strh	r2, [r3, #0]
	Text->y = y;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	89ba      	ldrh	r2, [r7, #12]
 80028c6:	805a      	strh	r2, [r3, #2]
	Text->onChange = 1;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	741a      	strb	r2, [r3, #16]
	Text->fontPtrPGM = (FONT_INFO *)&MicrosoftSansSerif8ptFontInfo_var;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a09      	ldr	r2, [pc, #36]	; (80028f8 <TEXT_display_float+0x58>)
 80028d2:	60da      	str	r2, [r3, #12]
	graphic_puts_float_RAM( TextBuffer, Text, number, FONTx1, (uint32_t)WhiteColor, (uint32_t)BlackColor, &GammaRGB );
 80028d4:	4b09      	ldr	r3, [pc, #36]	; (80028fc <TEXT_display_float+0x5c>)
 80028d6:	6818      	ldr	r0, [r3, #0]
 80028d8:	4b09      	ldr	r3, [pc, #36]	; (8002900 <TEXT_display_float+0x60>)
 80028da:	9301      	str	r3, [sp, #4]
 80028dc:	2300      	movs	r3, #0
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80028e4:	2201      	movs	r2, #1
 80028e6:	ed97 0a02 	vldr	s0, [r7, #8]
 80028ea:	6879      	ldr	r1, [r7, #4]
 80028ec:	f7ff ff1a 	bl	8002724 <graphic_puts_float_RAM>
}
 80028f0:	bf00      	nop
 80028f2:	3738      	adds	r7, #56	; 0x38
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	080040d4 	.word	0x080040d4
 80028fc:	20000010 	.word	0x20000010
 8002900:	08004148 	.word	0x08004148

08002904 <sw_dma_memset_init>:
 *      Author: simon
 */

#include "sw_mcu_conf.h"

void sw_dma_memset_init( uint32_t bits ) {
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
#ifdef STM32F3
	RCC->AHBENR |= RCC_AHBENR_DMA2EN;			// DMA1 clock enabled
#elif defined STM32L4
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;			// DMA1 clock enabled
 800290c:	4b16      	ldr	r3, [pc, #88]	; (8002968 <sw_dma_memset_init+0x64>)
 800290e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002910:	4a15      	ldr	r2, [pc, #84]	; (8002968 <sw_dma_memset_init+0x64>)
 8002912:	f043 0302 	orr.w	r3, r3, #2
 8002916:	6493      	str	r3, [r2, #72]	; 0x48
#endif
	DMA2_Channel4->CCR &= ~DMA_CCR_EN;			// Clear CCR_EN bit - ready to CMAR,CPAR,CNDTR modification
 8002918:	4b14      	ldr	r3, [pc, #80]	; (800296c <sw_dma_memset_init+0x68>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a13      	ldr	r2, [pc, #76]	; (800296c <sw_dma_memset_init+0x68>)
 800291e:	f023 0301 	bic.w	r3, r3, #1
 8002922:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR = DMA_CCR_MEM2MEM		// Copy memory to memory
 8002924:	4b11      	ldr	r3, [pc, #68]	; (800296c <sw_dma_memset_init+0x68>)
 8002926:	f44f 4281 	mov.w	r2, #16512	; 0x4080
 800292a:	601a      	str	r2, [r3, #0]
						 |DMA_CCR_MINC 	 		// Memory increment mode enabled
//						 |DMA_CCR_PINC 	 		// Peripheral increment mode enabled
//						 |DMA_CCR_DIR			// Data transfer direction. CMAR -> CPAR (Memory to Peripheral)
						 ;
	DMA2_Channel4->CCR &= ~(DMA_CCR_MSIZE | DMA_CCR_PSIZE);
 800292c:	4b0f      	ldr	r3, [pc, #60]	; (800296c <sw_dma_memset_init+0x68>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a0e      	ldr	r2, [pc, #56]	; (800296c <sw_dma_memset_init+0x68>)
 8002932:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002936:	6013      	str	r3, [r2, #0]
	bits = ( bits << DMA_CCR_PSIZE_Pos );
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	021b      	lsls	r3, r3, #8
 800293c:	607b      	str	r3, [r7, #4]
	DMA2_Channel4->CCR |= bits;
 800293e:	4b0b      	ldr	r3, [pc, #44]	; (800296c <sw_dma_memset_init+0x68>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	490a      	ldr	r1, [pc, #40]	; (800296c <sw_dma_memset_init+0x68>)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4313      	orrs	r3, r2
 8002948:	600b      	str	r3, [r1, #0]
	bits = ( bits << DMA_CCR_MSIZE_Pos );
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	029b      	lsls	r3, r3, #10
 800294e:	607b      	str	r3, [r7, #4]
	DMA2_Channel4->CCR |= bits;
 8002950:	4b06      	ldr	r3, [pc, #24]	; (800296c <sw_dma_memset_init+0x68>)
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	4905      	ldr	r1, [pc, #20]	; (800296c <sw_dma_memset_init+0x68>)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4313      	orrs	r3, r2
 800295a:	600b      	str	r3, [r1, #0]

}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	40021000 	.word	0x40021000
 800296c:	40020444 	.word	0x40020444

08002970 <DMA1_Channel3_IRQHandler>:
}
/*************************************************************************************/

/* 11. *******************************************************************************/
#ifdef SPI_DMA
void SPI_DMA_ChannelTX_IRQHandler(void) {
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
	while( (DMA1->ISR & SPI_DMATX_TC_FLAG) == 0 ) {}	//
 8002974:	bf00      	nop
 8002976:	4b11      	ldr	r3, [pc, #68]	; (80029bc <DMA1_Channel3_IRQHandler+0x4c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800297e:	2b00      	cmp	r3, #0
 8002980:	d0f9      	beq.n	8002976 <DMA1_Channel3_IRQHandler+0x6>
	DMA1->IFCR = SPI_DMATX_TC_FLAG;			// DMA Channel Transfer Complete clear flag
 8002982:	4b0e      	ldr	r3, [pc, #56]	; (80029bc <DMA1_Channel3_IRQHandler+0x4c>)
 8002984:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002988:	605a      	str	r2, [r3, #4]
}
 800298a:	bf00      	nop
	while ( (spi->SPI->SR & SPI_SR_BSY) == SPI_SR_BSY ) {}
 800298c:	bf00      	nop
 800298e:	4b0c      	ldr	r3, [pc, #48]	; (80029c0 <DMA1_Channel3_IRQHandler+0x50>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800299a:	2b80      	cmp	r3, #128	; 0x80
 800299c:	d0f7      	beq.n	800298e <DMA1_Channel3_IRQHandler+0x1e>
}
 800299e:	bf00      	nop
	spi_clear_tc_flag();
	spi_wait_until_busy();
	SPI_DMATX_Channel->CCR	&= ~DMA_CCR_EN;			//
 80029a0:	4b08      	ldr	r3, [pc, #32]	; (80029c4 <DMA1_Channel3_IRQHandler+0x54>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a07      	ldr	r2, [pc, #28]	; (80029c4 <DMA1_Channel3_IRQHandler+0x54>)
 80029a6:	f023 0301 	bic.w	r3, r3, #1
 80029aa:	6013      	str	r3, [r2, #0]
	spiDmaStatus 			 = SPI_DMA_BUSY;
 80029ac:	4b06      	ldr	r3, [pc, #24]	; (80029c8 <DMA1_Channel3_IRQHandler+0x58>)
 80029ae:	2202      	movs	r2, #2
 80029b0:	701a      	strb	r2, [r3, #0]
}
 80029b2:	bf00      	nop
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	40020000 	.word	0x40020000
 80029c0:	20000020 	.word	0x20000020
 80029c4:	40020030 	.word	0x40020030
 80029c8:	20000544 	.word	0x20000544

080029cc <__NVIC_SetPriorityGrouping>:
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029dc:	4b0c      	ldr	r3, [pc, #48]	; (8002a10 <__NVIC_SetPriorityGrouping+0x44>)
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029e2:	68ba      	ldr	r2, [r7, #8]
 80029e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029e8:	4013      	ands	r3, r2
 80029ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029fe:	4a04      	ldr	r2, [pc, #16]	; (8002a10 <__NVIC_SetPriorityGrouping+0x44>)
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	60d3      	str	r3, [r2, #12]
}
 8002a04:	bf00      	nop
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <__NVIC_SetPriority>:
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	6039      	str	r1, [r7, #0]
 8002a1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	db0a      	blt.n	8002a3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	b2da      	uxtb	r2, r3
 8002a2c:	490c      	ldr	r1, [pc, #48]	; (8002a60 <__NVIC_SetPriority+0x4c>)
 8002a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a32:	0112      	lsls	r2, r2, #4
 8002a34:	b2d2      	uxtb	r2, r2
 8002a36:	440b      	add	r3, r1
 8002a38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002a3c:	e00a      	b.n	8002a54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	4908      	ldr	r1, [pc, #32]	; (8002a64 <__NVIC_SetPriority+0x50>)
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	f003 030f 	and.w	r3, r3, #15
 8002a4a:	3b04      	subs	r3, #4
 8002a4c:	0112      	lsls	r2, r2, #4
 8002a4e:	b2d2      	uxtb	r2, r2
 8002a50:	440b      	add	r3, r1
 8002a52:	761a      	strb	r2, [r3, #24]
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	e000e100 	.word	0xe000e100
 8002a64:	e000ed00 	.word	0xe000ed00

08002a68 <NVIC_EncodePriority>:
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b089      	sub	sp, #36	; 0x24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f003 0307 	and.w	r3, r3, #7
 8002a7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	f1c3 0307 	rsb	r3, r3, #7
 8002a82:	2b04      	cmp	r3, #4
 8002a84:	bf28      	it	cs
 8002a86:	2304      	movcs	r3, #4
 8002a88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	3304      	adds	r3, #4
 8002a8e:	2b06      	cmp	r3, #6
 8002a90:	d902      	bls.n	8002a98 <NVIC_EncodePriority+0x30>
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	3b03      	subs	r3, #3
 8002a96:	e000      	b.n	8002a9a <NVIC_EncodePriority+0x32>
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	43da      	mvns	r2, r3
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	401a      	ands	r2, r3
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ab0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aba:	43d9      	mvns	r1, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ac0:	4313      	orrs	r3, r2
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3724      	adds	r7, #36	; 0x24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
	...

08002ad0 <DWT_Delay_Init>:

#include "../SW_BOARD/sw_led_blink_debug.h"
#include "../keyboard.h"

// https://deepbluembedded.com/stm32-delay-microsecond-millisecond-utility-dwt-delay-timer-delay/
uint32_t DWT_Delay_Init(void) {
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
	/* Disable TRC */
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8002ad4:	4b14      	ldr	r3, [pc, #80]	; (8002b28 <DWT_Delay_Init+0x58>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	4a13      	ldr	r2, [pc, #76]	; (8002b28 <DWT_Delay_Init+0x58>)
 8002ada:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ade:	60d3      	str	r3, [r2, #12]
	/* Enable TRC */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8002ae0:	4b11      	ldr	r3, [pc, #68]	; (8002b28 <DWT_Delay_Init+0x58>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	4a10      	ldr	r2, [pc, #64]	; (8002b28 <DWT_Delay_Init+0x58>)
 8002ae6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aea:	60d3      	str	r3, [r2, #12]

	/* Disable clock cycle counter */
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002aec:	4b0f      	ldr	r3, [pc, #60]	; (8002b2c <DWT_Delay_Init+0x5c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a0e      	ldr	r2, [pc, #56]	; (8002b2c <DWT_Delay_Init+0x5c>)
 8002af2:	f023 0301 	bic.w	r3, r3, #1
 8002af6:	6013      	str	r3, [r2, #0]
	/* Enable  clock cycle counter */
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002af8:	4b0c      	ldr	r3, [pc, #48]	; (8002b2c <DWT_Delay_Init+0x5c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a0b      	ldr	r2, [pc, #44]	; (8002b2c <DWT_Delay_Init+0x5c>)
 8002afe:	f043 0301 	orr.w	r3, r3, #1
 8002b02:	6013      	str	r3, [r2, #0]

	/* Reset the clock cycle counter value */
	DWT->CYCCNT = 0;
 8002b04:	4b09      	ldr	r3, [pc, #36]	; (8002b2c <DWT_Delay_Init+0x5c>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	605a      	str	r2, [r3, #4]

	/* 3 NO OPERATION instructions */
	__ASM volatile ("NOP");
 8002b0a:	bf00      	nop
	__ASM volatile ("NOP");
 8002b0c:	bf00      	nop
	__ASM volatile ("NOP");
 8002b0e:	bf00      	nop

	/* Check if clock cycle counter has started */
	if (DWT->CYCCNT) {
 8002b10:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <DWT_Delay_Init+0x5c>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <DWT_Delay_Init+0x4c>
		return 0; /*clock cycle counter started*/
 8002b18:	2300      	movs	r3, #0
 8002b1a:	e000      	b.n	8002b1e <DWT_Delay_Init+0x4e>
	} else {
		return 1; /*clock cycle counter not started*/
 8002b1c:	2301      	movs	r3, #1
	}
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	e000edf0 	.word	0xe000edf0
 8002b2c:	e0001000 	.word	0xe0001000

08002b30 <nvic_priority>:
#define PRIGROUP_4G_4S	((const uint32_t) 0x05)
#define PRIGROUP_8G_2S	((const uint32_t) 0x04)
#define PRIGROUP_16G_0S	((const uint32_t) 0x03)

/************************ Interrupt priority*******************************/
void nvic_priority(void) {
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
	uint32_t prio;
	NVIC_SetPriorityGrouping( PRIGROUP_4G_4S );
 8002b36:	2005      	movs	r0, #5
 8002b38:	f7ff ff48 	bl	80029cc <__NVIC_SetPriorityGrouping>

	prio = NVIC_EncodePriority( PRIGROUP_4G_4S, 0, 0 ); // Draw the spectrum in RAM
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2100      	movs	r1, #0
 8002b40:	2005      	movs	r0, #5
 8002b42:	f7ff ff91 	bl	8002a68 <NVIC_EncodePriority>
 8002b46:	6078      	str	r0, [r7, #4]
	NVIC_SetPriority( SysTick_IRQn, prio );
 8002b48:	6879      	ldr	r1, [r7, #4]
 8002b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8002b4e:	f7ff ff61 	bl	8002a14 <__NVIC_SetPriority>

	prio = NVIC_EncodePriority( PRIGROUP_4G_4S, 1, 0 ); // Update clock
 8002b52:	2200      	movs	r2, #0
 8002b54:	2101      	movs	r1, #1
 8002b56:	2005      	movs	r0, #5
 8002b58:	f7ff ff86 	bl	8002a68 <NVIC_EncodePriority>
 8002b5c:	6078      	str	r0, [r7, #4]
	NVIC_SetPriority( EXTI3_IRQn, prio );
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	2009      	movs	r0, #9
 8002b62:	f7ff ff57 	bl	8002a14 <__NVIC_SetPriority>

}
 8002b66:	bf00      	nop
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <sw_softTimers_init>:
/************************************************************************/

/**** Inicjujemy SysTick pod timery programowe *****/
uint32_t sw_softTimers_init( uint32_t timeBase_ms, uint32_t type ) {
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b082      	sub	sp, #8
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
 8002b76:	6039      	str	r1, [r7, #0]

//	if 		(type==MILI_SEC)	type = 1000;	// 1 ms
//	else if (type==MICRO_SEC) 	type = 1;		// 1 us
//	else return 0;								// błąd
//	SysTick_Config( SystemCoreClock/type/timeBase_ms );
	if ( type==MICRO_SEC ) {
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d101      	bne.n	8002b82 <sw_softTimers_init+0x14>
		DWT_Delay_Init();
 8002b7e:	f7ff ffa7 	bl	8002ad0 <DWT_Delay_Init>
	}
	nvic_priority();
 8002b82:	f7ff ffd5 	bl	8002b30 <nvic_priority>
	return 1;									// ok
 8002b86:	2301      	movs	r3, #1
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3708      	adds	r7, #8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <SysTick_Handler>:
volatile uint16_t showMenuTimer;
volatile uint16_t softTimer2, softTimer5, softTimer3, whileTimer ;

volatile static uint16_t delayTimer;
volatile static uint32_t milis = 0;
void SysTick_Handler( void ) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
	milis++;
 8002b94:	4b3b      	ldr	r3, [pc, #236]	; (8002c84 <SysTick_Handler+0xf4>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	4a3a      	ldr	r2, [pc, #232]	; (8002c84 <SysTick_Handler+0xf4>)
 8002b9c:	6013      	str	r3, [r2, #0]
	if (pressTimer) 	pressTimer--;
 8002b9e:	4b3a      	ldr	r3, [pc, #232]	; (8002c88 <SysTick_Handler+0xf8>)
 8002ba0:	881b      	ldrh	r3, [r3, #0]
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d006      	beq.n	8002bb6 <SysTick_Handler+0x26>
 8002ba8:	4b37      	ldr	r3, [pc, #220]	; (8002c88 <SysTick_Handler+0xf8>)
 8002baa:	881b      	ldrh	r3, [r3, #0]
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	4b35      	ldr	r3, [pc, #212]	; (8002c88 <SysTick_Handler+0xf8>)
 8002bb4:	801a      	strh	r2, [r3, #0]
	if (debounceTimer)	debounceTimer--;
 8002bb6:	4b35      	ldr	r3, [pc, #212]	; (8002c8c <SysTick_Handler+0xfc>)
 8002bb8:	881b      	ldrh	r3, [r3, #0]
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d006      	beq.n	8002bce <SysTick_Handler+0x3e>
 8002bc0:	4b32      	ldr	r3, [pc, #200]	; (8002c8c <SysTick_Handler+0xfc>)
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	4b30      	ldr	r3, [pc, #192]	; (8002c8c <SysTick_Handler+0xfc>)
 8002bcc:	801a      	strh	r2, [r3, #0]
	if (repeatTimer)	repeatTimer--;
 8002bce:	4b30      	ldr	r3, [pc, #192]	; (8002c90 <SysTick_Handler+0x100>)
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d006      	beq.n	8002be6 <SysTick_Handler+0x56>
 8002bd8:	4b2d      	ldr	r3, [pc, #180]	; (8002c90 <SysTick_Handler+0x100>)
 8002bda:	881b      	ldrh	r3, [r3, #0]
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	3b01      	subs	r3, #1
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	4b2b      	ldr	r3, [pc, #172]	; (8002c90 <SysTick_Handler+0x100>)
 8002be4:	801a      	strh	r2, [r3, #0]
	if (delayTimer)		delayTimer--;
 8002be6:	4b2b      	ldr	r3, [pc, #172]	; (8002c94 <SysTick_Handler+0x104>)
 8002be8:	881b      	ldrh	r3, [r3, #0]
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d006      	beq.n	8002bfe <SysTick_Handler+0x6e>
 8002bf0:	4b28      	ldr	r3, [pc, #160]	; (8002c94 <SysTick_Handler+0x104>)
 8002bf2:	881b      	ldrh	r3, [r3, #0]
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	4b26      	ldr	r3, [pc, #152]	; (8002c94 <SysTick_Handler+0x104>)
 8002bfc:	801a      	strh	r2, [r3, #0]
	if (showMenuTimer) 	showMenuTimer--;
 8002bfe:	4b26      	ldr	r3, [pc, #152]	; (8002c98 <SysTick_Handler+0x108>)
 8002c00:	881b      	ldrh	r3, [r3, #0]
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d006      	beq.n	8002c16 <SysTick_Handler+0x86>
 8002c08:	4b23      	ldr	r3, [pc, #140]	; (8002c98 <SysTick_Handler+0x108>)
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <SysTick_Handler+0x108>)
 8002c14:	801a      	strh	r2, [r3, #0]
	if (softTimer2) 	softTimer2--;
 8002c16:	4b21      	ldr	r3, [pc, #132]	; (8002c9c <SysTick_Handler+0x10c>)
 8002c18:	881b      	ldrh	r3, [r3, #0]
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d006      	beq.n	8002c2e <SysTick_Handler+0x9e>
 8002c20:	4b1e      	ldr	r3, [pc, #120]	; (8002c9c <SysTick_Handler+0x10c>)
 8002c22:	881b      	ldrh	r3, [r3, #0]
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	3b01      	subs	r3, #1
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	4b1c      	ldr	r3, [pc, #112]	; (8002c9c <SysTick_Handler+0x10c>)
 8002c2c:	801a      	strh	r2, [r3, #0]
	if (softTimer3) 	softTimer3--;
 8002c2e:	4b1c      	ldr	r3, [pc, #112]	; (8002ca0 <SysTick_Handler+0x110>)
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d006      	beq.n	8002c46 <SysTick_Handler+0xb6>
 8002c38:	4b19      	ldr	r3, [pc, #100]	; (8002ca0 <SysTick_Handler+0x110>)
 8002c3a:	881b      	ldrh	r3, [r3, #0]
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	b29a      	uxth	r2, r3
 8002c42:	4b17      	ldr	r3, [pc, #92]	; (8002ca0 <SysTick_Handler+0x110>)
 8002c44:	801a      	strh	r2, [r3, #0]
	if (softTimer5) 	softTimer5--;
 8002c46:	4b17      	ldr	r3, [pc, #92]	; (8002ca4 <SysTick_Handler+0x114>)
 8002c48:	881b      	ldrh	r3, [r3, #0]
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d006      	beq.n	8002c5e <SysTick_Handler+0xce>
 8002c50:	4b14      	ldr	r3, [pc, #80]	; (8002ca4 <SysTick_Handler+0x114>)
 8002c52:	881b      	ldrh	r3, [r3, #0]
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	4b12      	ldr	r3, [pc, #72]	; (8002ca4 <SysTick_Handler+0x114>)
 8002c5c:	801a      	strh	r2, [r3, #0]
	if (whileTimer) 	whileTimer--;
 8002c5e:	4b12      	ldr	r3, [pc, #72]	; (8002ca8 <SysTick_Handler+0x118>)
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d006      	beq.n	8002c76 <SysTick_Handler+0xe6>
 8002c68:	4b0f      	ldr	r3, [pc, #60]	; (8002ca8 <SysTick_Handler+0x118>)
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	b29a      	uxth	r2, r3
 8002c72:	4b0d      	ldr	r3, [pc, #52]	; (8002ca8 <SysTick_Handler+0x118>)
 8002c74:	801a      	strh	r2, [r3, #0]

	sw_led_blinking();
 8002c76:	f7ff f985 	bl	8001f84 <sw_led_blinking>
//	SW_IR_DECODED_EVENT();
	SW_KEYBOARD_EVENT();
 8002c7a:	f7fd fedd 	bl	8000a38 <SW_KEYBOARD_EVENT>

//	key_handler();
}
 8002c7e:	bf00      	nop
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000548 	.word	0x20000548
 8002c88:	200005e0 	.word	0x200005e0
 8002c8c:	200005d4 	.word	0x200005d4
 8002c90:	200005d6 	.word	0x200005d6
 8002c94:	20000546 	.word	0x20000546
 8002c98:	200005ec 	.word	0x200005ec
 8002c9c:	200005da 	.word	0x200005da
 8002ca0:	200005ee 	.word	0x200005ee
 8002ca4:	200005f0 	.word	0x200005f0
 8002ca8:	200005d8 	.word	0x200005d8

08002cac <millis>:
/******************************************************************************/
uint32_t millis(void) {
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
	return milis;
 8002cb0:	4b03      	ldr	r3, [pc, #12]	; (8002cc0 <millis+0x14>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	20000548 	.word	0x20000548

08002cc4 <delay_ms>:
/*********************************************************/
/*********************************************************/
void delay_ms( uint16_t ms ) {
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	80fb      	strh	r3, [r7, #6]
	delayTimer = ms;
 8002cce:	4a08      	ldr	r2, [pc, #32]	; (8002cf0 <delay_ms+0x2c>)
 8002cd0:	88fb      	ldrh	r3, [r7, #6]
 8002cd2:	8013      	strh	r3, [r2, #0]
	while ( delayTimer ) {}
 8002cd4:	bf00      	nop
 8002cd6:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <delay_ms+0x2c>)
 8002cd8:	881b      	ldrh	r3, [r3, #0]
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1fa      	bne.n	8002cd6 <delay_ms+0x12>
}
 8002ce0:	bf00      	nop
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000546 	.word	0x20000546

08002cf4 <delay_us>:
/*********************************************************/

void delay_us( uint16_t us ) {
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	80fb      	strh	r3, [r7, #6]
	  uint32_t au32_initial_ticks = DWT->CYCCNT;
 8002cfe:	4b10      	ldr	r3, [pc, #64]	; (8002d40 <delay_us+0x4c>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	60fb      	str	r3, [r7, #12]
	  uint32_t au32_ticks = ( uint32_t ) SystemCoreClock / 1000000;
 8002d04:	4b0f      	ldr	r3, [pc, #60]	; (8002d44 <delay_us+0x50>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a0f      	ldr	r2, [pc, #60]	; (8002d48 <delay_us+0x54>)
 8002d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0e:	0c9b      	lsrs	r3, r3, #18
 8002d10:	60bb      	str	r3, [r7, #8]
	  us *= au32_ticks;
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	88fa      	ldrh	r2, [r7, #6]
 8002d18:	fb12 f303 	smulbb	r3, r2, r3
 8002d1c:	80fb      	strh	r3, [r7, #6]
	  while ( (DWT->CYCCNT - au32_initial_ticks) < us - au32_ticks );
 8002d1e:	bf00      	nop
 8002d20:	4b07      	ldr	r3, [pc, #28]	; (8002d40 <delay_us+0x4c>)
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	1ad2      	subs	r2, r2, r3
 8002d28:	88f9      	ldrh	r1, [r7, #6]
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	1acb      	subs	r3, r1, r3
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d3f6      	bcc.n	8002d20 <delay_us+0x2c>
}
 8002d32:	bf00      	nop
 8002d34:	bf00      	nop
 8002d36:	3714      	adds	r7, #20
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	e0001000 	.word	0xe0001000
 8002d44:	20000000 	.word	0x20000000
 8002d48:	431bde83 	.word	0x431bde83

08002d4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
   ldr   sp, =_estack    /* Set stack pointer */
 8002d4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d50:	f7fd fc04 	bl	800055c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002d54:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002d56:	e003      	b.n	8002d60 <LoopCopyDataInit>

08002d58 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002d58:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002d5a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002d5c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002d5e:	3104      	adds	r1, #4

08002d60 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002d60:	480a      	ldr	r0, [pc, #40]	; (8002d8c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002d62:	4b0b      	ldr	r3, [pc, #44]	; (8002d90 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002d64:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002d66:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002d68:	d3f6      	bcc.n	8002d58 <CopyDataInit>
	ldr	r2, =_sbss
 8002d6a:	4a0a      	ldr	r2, [pc, #40]	; (8002d94 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002d6c:	e002      	b.n	8002d74 <LoopFillZerobss>

08002d6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002d6e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002d70:	f842 3b04 	str.w	r3, [r2], #4

08002d74 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002d74:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <LoopForever+0x16>)
	cmp	r2, r3
 8002d76:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002d78:	d3f9      	bcc.n	8002d6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d7a:	f000 f811 	bl	8002da0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d7e:	f7fd fa27 	bl	80001d0 <main>

08002d82 <LoopForever>:

LoopForever:
    b LoopForever
 8002d82:	e7fe      	b.n	8002d82 <LoopForever>
   ldr   sp, =_estack    /* Set stack pointer */
 8002d84:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8002d88:	080041d0 	.word	0x080041d0
	ldr	r0, =_sdata
 8002d8c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002d90:	20000090 	.word	0x20000090
	ldr	r2, =_sbss
 8002d94:	20000090 	.word	0x20000090
	ldr	r3, = _ebss
 8002d98:	200005fc 	.word	0x200005fc

08002d9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d9c:	e7fe      	b.n	8002d9c <ADC1_2_IRQHandler>
	...

08002da0 <__libc_init_array>:
 8002da0:	b570      	push	{r4, r5, r6, lr}
 8002da2:	4d0d      	ldr	r5, [pc, #52]	; (8002dd8 <__libc_init_array+0x38>)
 8002da4:	4c0d      	ldr	r4, [pc, #52]	; (8002ddc <__libc_init_array+0x3c>)
 8002da6:	1b64      	subs	r4, r4, r5
 8002da8:	10a4      	asrs	r4, r4, #2
 8002daa:	2600      	movs	r6, #0
 8002dac:	42a6      	cmp	r6, r4
 8002dae:	d109      	bne.n	8002dc4 <__libc_init_array+0x24>
 8002db0:	4d0b      	ldr	r5, [pc, #44]	; (8002de0 <__libc_init_array+0x40>)
 8002db2:	4c0c      	ldr	r4, [pc, #48]	; (8002de4 <__libc_init_array+0x44>)
 8002db4:	f000 fcbe 	bl	8003734 <_init>
 8002db8:	1b64      	subs	r4, r4, r5
 8002dba:	10a4      	asrs	r4, r4, #2
 8002dbc:	2600      	movs	r6, #0
 8002dbe:	42a6      	cmp	r6, r4
 8002dc0:	d105      	bne.n	8002dce <__libc_init_array+0x2e>
 8002dc2:	bd70      	pop	{r4, r5, r6, pc}
 8002dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dc8:	4798      	blx	r3
 8002dca:	3601      	adds	r6, #1
 8002dcc:	e7ee      	b.n	8002dac <__libc_init_array+0xc>
 8002dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dd2:	4798      	blx	r3
 8002dd4:	3601      	adds	r6, #1
 8002dd6:	e7f2      	b.n	8002dbe <__libc_init_array+0x1e>
 8002dd8:	080041c0 	.word	0x080041c0
 8002ddc:	080041c0 	.word	0x080041c0
 8002de0:	080041c0 	.word	0x080041c0
 8002de4:	080041c4 	.word	0x080041c4

08002de8 <__itoa>:
 8002de8:	1e93      	subs	r3, r2, #2
 8002dea:	2b22      	cmp	r3, #34	; 0x22
 8002dec:	b510      	push	{r4, lr}
 8002dee:	460c      	mov	r4, r1
 8002df0:	d904      	bls.n	8002dfc <__itoa+0x14>
 8002df2:	2300      	movs	r3, #0
 8002df4:	700b      	strb	r3, [r1, #0]
 8002df6:	461c      	mov	r4, r3
 8002df8:	4620      	mov	r0, r4
 8002dfa:	bd10      	pop	{r4, pc}
 8002dfc:	2a0a      	cmp	r2, #10
 8002dfe:	d109      	bne.n	8002e14 <__itoa+0x2c>
 8002e00:	2800      	cmp	r0, #0
 8002e02:	da07      	bge.n	8002e14 <__itoa+0x2c>
 8002e04:	232d      	movs	r3, #45	; 0x2d
 8002e06:	700b      	strb	r3, [r1, #0]
 8002e08:	4240      	negs	r0, r0
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	4421      	add	r1, r4
 8002e0e:	f000 f805 	bl	8002e1c <__utoa>
 8002e12:	e7f1      	b.n	8002df8 <__itoa+0x10>
 8002e14:	2100      	movs	r1, #0
 8002e16:	e7f9      	b.n	8002e0c <__itoa+0x24>

08002e18 <itoa>:
 8002e18:	f7ff bfe6 	b.w	8002de8 <__itoa>

08002e1c <__utoa>:
 8002e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e1e:	4c1f      	ldr	r4, [pc, #124]	; (8002e9c <__utoa+0x80>)
 8002e20:	b08b      	sub	sp, #44	; 0x2c
 8002e22:	4605      	mov	r5, r0
 8002e24:	460b      	mov	r3, r1
 8002e26:	466e      	mov	r6, sp
 8002e28:	f104 0c20 	add.w	ip, r4, #32
 8002e2c:	6820      	ldr	r0, [r4, #0]
 8002e2e:	6861      	ldr	r1, [r4, #4]
 8002e30:	4637      	mov	r7, r6
 8002e32:	c703      	stmia	r7!, {r0, r1}
 8002e34:	3408      	adds	r4, #8
 8002e36:	4564      	cmp	r4, ip
 8002e38:	463e      	mov	r6, r7
 8002e3a:	d1f7      	bne.n	8002e2c <__utoa+0x10>
 8002e3c:	7921      	ldrb	r1, [r4, #4]
 8002e3e:	7139      	strb	r1, [r7, #4]
 8002e40:	1e91      	subs	r1, r2, #2
 8002e42:	6820      	ldr	r0, [r4, #0]
 8002e44:	6038      	str	r0, [r7, #0]
 8002e46:	2922      	cmp	r1, #34	; 0x22
 8002e48:	f04f 0100 	mov.w	r1, #0
 8002e4c:	d904      	bls.n	8002e58 <__utoa+0x3c>
 8002e4e:	7019      	strb	r1, [r3, #0]
 8002e50:	460b      	mov	r3, r1
 8002e52:	4618      	mov	r0, r3
 8002e54:	b00b      	add	sp, #44	; 0x2c
 8002e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e58:	1e58      	subs	r0, r3, #1
 8002e5a:	4684      	mov	ip, r0
 8002e5c:	fbb5 f7f2 	udiv	r7, r5, r2
 8002e60:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8002e64:	fb02 5617 	mls	r6, r2, r7, r5
 8002e68:	4476      	add	r6, lr
 8002e6a:	460c      	mov	r4, r1
 8002e6c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8002e70:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8002e74:	462e      	mov	r6, r5
 8002e76:	42b2      	cmp	r2, r6
 8002e78:	f101 0101 	add.w	r1, r1, #1
 8002e7c:	463d      	mov	r5, r7
 8002e7e:	d9ed      	bls.n	8002e5c <__utoa+0x40>
 8002e80:	2200      	movs	r2, #0
 8002e82:	545a      	strb	r2, [r3, r1]
 8002e84:	1919      	adds	r1, r3, r4
 8002e86:	1aa5      	subs	r5, r4, r2
 8002e88:	42aa      	cmp	r2, r5
 8002e8a:	dae2      	bge.n	8002e52 <__utoa+0x36>
 8002e8c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8002e90:	780e      	ldrb	r6, [r1, #0]
 8002e92:	7006      	strb	r6, [r0, #0]
 8002e94:	3201      	adds	r2, #1
 8002e96:	f801 5901 	strb.w	r5, [r1], #-1
 8002e9a:	e7f4      	b.n	8002e86 <__utoa+0x6a>
 8002e9c:	08004174 	.word	0x08004174

08002ea0 <powf>:
 8002ea0:	b508      	push	{r3, lr}
 8002ea2:	ed2d 8b04 	vpush	{d8-d9}
 8002ea6:	eeb0 9a40 	vmov.f32	s18, s0
 8002eaa:	eef0 8a60 	vmov.f32	s17, s1
 8002eae:	f000 f88f 	bl	8002fd0 <__ieee754_powf>
 8002eb2:	4b43      	ldr	r3, [pc, #268]	; (8002fc0 <powf+0x120>)
 8002eb4:	f993 3000 	ldrsb.w	r3, [r3]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	eeb0 8a40 	vmov.f32	s16, s0
 8002ebe:	d012      	beq.n	8002ee6 <powf+0x46>
 8002ec0:	eef4 8a68 	vcmp.f32	s17, s17
 8002ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec8:	d60d      	bvs.n	8002ee6 <powf+0x46>
 8002eca:	eeb4 9a49 	vcmp.f32	s18, s18
 8002ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed2:	d70d      	bvc.n	8002ef0 <powf+0x50>
 8002ed4:	eef5 8a40 	vcmp.f32	s17, #0.0
 8002ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002edc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002ee0:	bf08      	it	eq
 8002ee2:	eeb0 8a67 	vmoveq.f32	s16, s15
 8002ee6:	eeb0 0a48 	vmov.f32	s0, s16
 8002eea:	ecbd 8b04 	vpop	{d8-d9}
 8002eee:	bd08      	pop	{r3, pc}
 8002ef0:	eddf 9a34 	vldr	s19, [pc, #208]	; 8002fc4 <powf+0x124>
 8002ef4:	eeb4 9a69 	vcmp.f32	s18, s19
 8002ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efc:	d116      	bne.n	8002f2c <powf+0x8c>
 8002efe:	eef4 8a69 	vcmp.f32	s17, s19
 8002f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f06:	d057      	beq.n	8002fb8 <powf+0x118>
 8002f08:	eeb0 0a68 	vmov.f32	s0, s17
 8002f0c:	f000 fb2a 	bl	8003564 <finitef>
 8002f10:	2800      	cmp	r0, #0
 8002f12:	d0e8      	beq.n	8002ee6 <powf+0x46>
 8002f14:	eef4 8ae9 	vcmpe.f32	s17, s19
 8002f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f1c:	d5e3      	bpl.n	8002ee6 <powf+0x46>
 8002f1e:	f000 fc03 	bl	8003728 <__errno>
 8002f22:	2321      	movs	r3, #33	; 0x21
 8002f24:	6003      	str	r3, [r0, #0]
 8002f26:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8002fc8 <powf+0x128>
 8002f2a:	e7dc      	b.n	8002ee6 <powf+0x46>
 8002f2c:	f000 fb1a 	bl	8003564 <finitef>
 8002f30:	bb50      	cbnz	r0, 8002f88 <powf+0xe8>
 8002f32:	eeb0 0a49 	vmov.f32	s0, s18
 8002f36:	f000 fb15 	bl	8003564 <finitef>
 8002f3a:	b328      	cbz	r0, 8002f88 <powf+0xe8>
 8002f3c:	eeb0 0a68 	vmov.f32	s0, s17
 8002f40:	f000 fb10 	bl	8003564 <finitef>
 8002f44:	b300      	cbz	r0, 8002f88 <powf+0xe8>
 8002f46:	eeb4 8a48 	vcmp.f32	s16, s16
 8002f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f4e:	d706      	bvc.n	8002f5e <powf+0xbe>
 8002f50:	f000 fbea 	bl	8003728 <__errno>
 8002f54:	2321      	movs	r3, #33	; 0x21
 8002f56:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 8002f5a:	6003      	str	r3, [r0, #0]
 8002f5c:	e7c3      	b.n	8002ee6 <powf+0x46>
 8002f5e:	f000 fbe3 	bl	8003728 <__errno>
 8002f62:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8002f66:	2322      	movs	r3, #34	; 0x22
 8002f68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f6c:	6003      	str	r3, [r0, #0]
 8002f6e:	d508      	bpl.n	8002f82 <powf+0xe2>
 8002f70:	eeb0 0a68 	vmov.f32	s0, s17
 8002f74:	f000 fb0a 	bl	800358c <rintf>
 8002f78:	eeb4 0a68 	vcmp.f32	s0, s17
 8002f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f80:	d1d1      	bne.n	8002f26 <powf+0x86>
 8002f82:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8002fcc <powf+0x12c>
 8002f86:	e7ae      	b.n	8002ee6 <powf+0x46>
 8002f88:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f90:	d1a9      	bne.n	8002ee6 <powf+0x46>
 8002f92:	eeb0 0a49 	vmov.f32	s0, s18
 8002f96:	f000 fae5 	bl	8003564 <finitef>
 8002f9a:	2800      	cmp	r0, #0
 8002f9c:	d0a3      	beq.n	8002ee6 <powf+0x46>
 8002f9e:	eeb0 0a68 	vmov.f32	s0, s17
 8002fa2:	f000 fadf 	bl	8003564 <finitef>
 8002fa6:	2800      	cmp	r0, #0
 8002fa8:	d09d      	beq.n	8002ee6 <powf+0x46>
 8002faa:	f000 fbbd 	bl	8003728 <__errno>
 8002fae:	2322      	movs	r3, #34	; 0x22
 8002fb0:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8002fc4 <powf+0x124>
 8002fb4:	6003      	str	r3, [r0, #0]
 8002fb6:	e796      	b.n	8002ee6 <powf+0x46>
 8002fb8:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8002fbc:	e793      	b.n	8002ee6 <powf+0x46>
 8002fbe:	bf00      	nop
 8002fc0:	20000088 	.word	0x20000088
 8002fc4:	00000000 	.word	0x00000000
 8002fc8:	ff800000 	.word	0xff800000
 8002fcc:	7f800000 	.word	0x7f800000

08002fd0 <__ieee754_powf>:
 8002fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fd4:	ee10 5a90 	vmov	r5, s1
 8002fd8:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8002fdc:	ed2d 8b02 	vpush	{d8}
 8002fe0:	eeb0 8a40 	vmov.f32	s16, s0
 8002fe4:	eef0 8a60 	vmov.f32	s17, s1
 8002fe8:	f000 8291 	beq.w	800350e <__ieee754_powf+0x53e>
 8002fec:	ee10 8a10 	vmov	r8, s0
 8002ff0:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8002ff4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8002ff8:	dc06      	bgt.n	8003008 <__ieee754_powf+0x38>
 8002ffa:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8002ffe:	dd0a      	ble.n	8003016 <__ieee754_powf+0x46>
 8003000:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8003004:	f000 8283 	beq.w	800350e <__ieee754_powf+0x53e>
 8003008:	ecbd 8b02 	vpop	{d8}
 800300c:	48d8      	ldr	r0, [pc, #864]	; (8003370 <__ieee754_powf+0x3a0>)
 800300e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003012:	f000 bab5 	b.w	8003580 <nanf>
 8003016:	f1b8 0f00 	cmp.w	r8, #0
 800301a:	da1f      	bge.n	800305c <__ieee754_powf+0x8c>
 800301c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8003020:	da2e      	bge.n	8003080 <__ieee754_powf+0xb0>
 8003022:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8003026:	f2c0 827b 	blt.w	8003520 <__ieee754_powf+0x550>
 800302a:	15fb      	asrs	r3, r7, #23
 800302c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8003030:	fa47 f603 	asr.w	r6, r7, r3
 8003034:	fa06 f303 	lsl.w	r3, r6, r3
 8003038:	42bb      	cmp	r3, r7
 800303a:	f040 8271 	bne.w	8003520 <__ieee754_powf+0x550>
 800303e:	f006 0601 	and.w	r6, r6, #1
 8003042:	f1c6 0602 	rsb	r6, r6, #2
 8003046:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800304a:	d120      	bne.n	800308e <__ieee754_powf+0xbe>
 800304c:	2d00      	cmp	r5, #0
 800304e:	f280 8264 	bge.w	800351a <__ieee754_powf+0x54a>
 8003052:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003056:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800305a:	e00d      	b.n	8003078 <__ieee754_powf+0xa8>
 800305c:	2600      	movs	r6, #0
 800305e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8003062:	d1f0      	bne.n	8003046 <__ieee754_powf+0x76>
 8003064:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8003068:	f000 8251 	beq.w	800350e <__ieee754_powf+0x53e>
 800306c:	dd0a      	ble.n	8003084 <__ieee754_powf+0xb4>
 800306e:	2d00      	cmp	r5, #0
 8003070:	f280 8250 	bge.w	8003514 <__ieee754_powf+0x544>
 8003074:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8003374 <__ieee754_powf+0x3a4>
 8003078:	ecbd 8b02 	vpop	{d8}
 800307c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003080:	2602      	movs	r6, #2
 8003082:	e7ec      	b.n	800305e <__ieee754_powf+0x8e>
 8003084:	2d00      	cmp	r5, #0
 8003086:	daf5      	bge.n	8003074 <__ieee754_powf+0xa4>
 8003088:	eeb1 0a68 	vneg.f32	s0, s17
 800308c:	e7f4      	b.n	8003078 <__ieee754_powf+0xa8>
 800308e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8003092:	d102      	bne.n	800309a <__ieee754_powf+0xca>
 8003094:	ee28 0a08 	vmul.f32	s0, s16, s16
 8003098:	e7ee      	b.n	8003078 <__ieee754_powf+0xa8>
 800309a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800309e:	eeb0 0a48 	vmov.f32	s0, s16
 80030a2:	d108      	bne.n	80030b6 <__ieee754_powf+0xe6>
 80030a4:	f1b8 0f00 	cmp.w	r8, #0
 80030a8:	db05      	blt.n	80030b6 <__ieee754_powf+0xe6>
 80030aa:	ecbd 8b02 	vpop	{d8}
 80030ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80030b2:	f000 ba4d 	b.w	8003550 <__ieee754_sqrtf>
 80030b6:	f000 fa4e 	bl	8003556 <fabsf>
 80030ba:	b124      	cbz	r4, 80030c6 <__ieee754_powf+0xf6>
 80030bc:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 80030c0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80030c4:	d117      	bne.n	80030f6 <__ieee754_powf+0x126>
 80030c6:	2d00      	cmp	r5, #0
 80030c8:	bfbc      	itt	lt
 80030ca:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 80030ce:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80030d2:	f1b8 0f00 	cmp.w	r8, #0
 80030d6:	dacf      	bge.n	8003078 <__ieee754_powf+0xa8>
 80030d8:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 80030dc:	ea54 0306 	orrs.w	r3, r4, r6
 80030e0:	d104      	bne.n	80030ec <__ieee754_powf+0x11c>
 80030e2:	ee70 7a40 	vsub.f32	s15, s0, s0
 80030e6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80030ea:	e7c5      	b.n	8003078 <__ieee754_powf+0xa8>
 80030ec:	2e01      	cmp	r6, #1
 80030ee:	d1c3      	bne.n	8003078 <__ieee754_powf+0xa8>
 80030f0:	eeb1 0a40 	vneg.f32	s0, s0
 80030f4:	e7c0      	b.n	8003078 <__ieee754_powf+0xa8>
 80030f6:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 80030fa:	3801      	subs	r0, #1
 80030fc:	ea56 0300 	orrs.w	r3, r6, r0
 8003100:	d104      	bne.n	800310c <__ieee754_powf+0x13c>
 8003102:	ee38 8a48 	vsub.f32	s16, s16, s16
 8003106:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800310a:	e7b5      	b.n	8003078 <__ieee754_powf+0xa8>
 800310c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8003110:	dd6b      	ble.n	80031ea <__ieee754_powf+0x21a>
 8003112:	4b99      	ldr	r3, [pc, #612]	; (8003378 <__ieee754_powf+0x3a8>)
 8003114:	429c      	cmp	r4, r3
 8003116:	dc06      	bgt.n	8003126 <__ieee754_powf+0x156>
 8003118:	2d00      	cmp	r5, #0
 800311a:	daab      	bge.n	8003074 <__ieee754_powf+0xa4>
 800311c:	ed9f 0a97 	vldr	s0, [pc, #604]	; 800337c <__ieee754_powf+0x3ac>
 8003120:	ee20 0a00 	vmul.f32	s0, s0, s0
 8003124:	e7a8      	b.n	8003078 <__ieee754_powf+0xa8>
 8003126:	4b96      	ldr	r3, [pc, #600]	; (8003380 <__ieee754_powf+0x3b0>)
 8003128:	429c      	cmp	r4, r3
 800312a:	dd02      	ble.n	8003132 <__ieee754_powf+0x162>
 800312c:	2d00      	cmp	r5, #0
 800312e:	dcf5      	bgt.n	800311c <__ieee754_powf+0x14c>
 8003130:	e7a0      	b.n	8003074 <__ieee754_powf+0xa4>
 8003132:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003136:	ee30 0a67 	vsub.f32	s0, s0, s15
 800313a:	eddf 6a92 	vldr	s13, [pc, #584]	; 8003384 <__ieee754_powf+0x3b4>
 800313e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8003142:	eee0 6a67 	vfms.f32	s13, s0, s15
 8003146:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800314a:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800314e:	ee20 7a00 	vmul.f32	s14, s0, s0
 8003152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003156:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8003388 <__ieee754_powf+0x3b8>
 800315a:	ee67 7a67 	vnmul.f32	s15, s14, s15
 800315e:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 800338c <__ieee754_powf+0x3bc>
 8003162:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003166:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8003390 <__ieee754_powf+0x3c0>
 800316a:	eef0 6a67 	vmov.f32	s13, s15
 800316e:	eee0 6a07 	vfma.f32	s13, s0, s14
 8003172:	ee16 3a90 	vmov	r3, s13
 8003176:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800317a:	f023 030f 	bic.w	r3, r3, #15
 800317e:	ee00 3a90 	vmov	s1, r3
 8003182:	eee0 0a47 	vfms.f32	s1, s0, s14
 8003186:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800318a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800318e:	f025 050f 	bic.w	r5, r5, #15
 8003192:	ee07 5a10 	vmov	s14, r5
 8003196:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800319a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800319e:	ee07 3a90 	vmov	s15, r3
 80031a2:	eee7 0a27 	vfma.f32	s1, s14, s15
 80031a6:	3e01      	subs	r6, #1
 80031a8:	ea56 0200 	orrs.w	r2, r6, r0
 80031ac:	ee07 5a10 	vmov	s14, r5
 80031b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031b4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80031b8:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80031bc:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80031c0:	ee17 4a10 	vmov	r4, s14
 80031c4:	bf08      	it	eq
 80031c6:	eeb0 8a40 	vmoveq.f32	s16, s0
 80031ca:	2c00      	cmp	r4, #0
 80031cc:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80031d0:	f340 8184 	ble.w	80034dc <__ieee754_powf+0x50c>
 80031d4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 80031d8:	f340 80fc 	ble.w	80033d4 <__ieee754_powf+0x404>
 80031dc:	eddf 7a67 	vldr	s15, [pc, #412]	; 800337c <__ieee754_powf+0x3ac>
 80031e0:	ee28 0a27 	vmul.f32	s0, s16, s15
 80031e4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80031e8:	e746      	b.n	8003078 <__ieee754_powf+0xa8>
 80031ea:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 80031ee:	bf01      	itttt	eq
 80031f0:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8003394 <__ieee754_powf+0x3c4>
 80031f4:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80031f8:	f06f 0217 	mvneq.w	r2, #23
 80031fc:	ee17 4a90 	vmoveq	r4, s15
 8003200:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8003204:	bf18      	it	ne
 8003206:	2200      	movne	r2, #0
 8003208:	3b7f      	subs	r3, #127	; 0x7f
 800320a:	4413      	add	r3, r2
 800320c:	4a62      	ldr	r2, [pc, #392]	; (8003398 <__ieee754_powf+0x3c8>)
 800320e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8003212:	4294      	cmp	r4, r2
 8003214:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8003218:	dd06      	ble.n	8003228 <__ieee754_powf+0x258>
 800321a:	4a60      	ldr	r2, [pc, #384]	; (800339c <__ieee754_powf+0x3cc>)
 800321c:	4294      	cmp	r4, r2
 800321e:	f340 80a4 	ble.w	800336a <__ieee754_powf+0x39a>
 8003222:	3301      	adds	r3, #1
 8003224:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8003228:	2400      	movs	r4, #0
 800322a:	4a5d      	ldr	r2, [pc, #372]	; (80033a0 <__ieee754_powf+0x3d0>)
 800322c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8003230:	ee07 1a90 	vmov	s15, r1
 8003234:	ed92 7a00 	vldr	s14, [r2]
 8003238:	4a5a      	ldr	r2, [pc, #360]	; (80033a4 <__ieee754_powf+0x3d4>)
 800323a:	ee37 6a27 	vadd.f32	s12, s14, s15
 800323e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8003242:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8003246:	1049      	asrs	r1, r1, #1
 8003248:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800324c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8003250:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8003254:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8003258:	ee06 1a10 	vmov	s12, r1
 800325c:	ee65 4a26 	vmul.f32	s9, s10, s13
 8003260:	ee36 7a47 	vsub.f32	s14, s12, s14
 8003264:	ee14 7a90 	vmov	r7, s9
 8003268:	4017      	ands	r7, r2
 800326a:	ee05 7a90 	vmov	s11, r7
 800326e:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8003272:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003276:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80033a8 <__ieee754_powf+0x3d8>
 800327a:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800327e:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8003282:	ee25 6a26 	vmul.f32	s12, s10, s13
 8003286:	eddf 6a49 	vldr	s13, [pc, #292]	; 80033ac <__ieee754_powf+0x3dc>
 800328a:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800328e:	eddf 6a48 	vldr	s13, [pc, #288]	; 80033b0 <__ieee754_powf+0x3e0>
 8003292:	eee7 6a27 	vfma.f32	s13, s14, s15
 8003296:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003384 <__ieee754_powf+0x3b4>
 800329a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800329e:	eddf 6a45 	vldr	s13, [pc, #276]	; 80033b4 <__ieee754_powf+0x3e4>
 80032a2:	eee7 6a27 	vfma.f32	s13, s14, s15
 80032a6:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80033b8 <__ieee754_powf+0x3e8>
 80032aa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80032ae:	ee74 6aa5 	vadd.f32	s13, s9, s11
 80032b2:	ee27 5aa7 	vmul.f32	s10, s15, s15
 80032b6:	ee66 6a86 	vmul.f32	s13, s13, s12
 80032ba:	eee5 6a07 	vfma.f32	s13, s10, s14
 80032be:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 80032c2:	eef0 7a45 	vmov.f32	s15, s10
 80032c6:	eee5 7aa5 	vfma.f32	s15, s11, s11
 80032ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ce:	ee17 1a90 	vmov	r1, s15
 80032d2:	4011      	ands	r1, r2
 80032d4:	ee07 1a90 	vmov	s15, r1
 80032d8:	ee37 7ac5 	vsub.f32	s14, s15, s10
 80032dc:	eea5 7ae5 	vfms.f32	s14, s11, s11
 80032e0:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80032e4:	ee27 7a24 	vmul.f32	s14, s14, s9
 80032e8:	eea6 7a27 	vfma.f32	s14, s12, s15
 80032ec:	eeb0 6a47 	vmov.f32	s12, s14
 80032f0:	eea5 6aa7 	vfma.f32	s12, s11, s15
 80032f4:	ee16 1a10 	vmov	r1, s12
 80032f8:	4011      	ands	r1, r2
 80032fa:	ee06 1a90 	vmov	s13, r1
 80032fe:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8003302:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80033bc <__ieee754_powf+0x3ec>
 8003306:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80033c0 <__ieee754_powf+0x3f0>
 800330a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800330e:	ee06 1a10 	vmov	s12, r1
 8003312:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003316:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80033c4 <__ieee754_powf+0x3f4>
 800331a:	492b      	ldr	r1, [pc, #172]	; (80033c8 <__ieee754_powf+0x3f8>)
 800331c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8003320:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8003324:	edd1 7a00 	vldr	s15, [r1]
 8003328:	ee37 7a27 	vadd.f32	s14, s14, s15
 800332c:	ee07 3a90 	vmov	s15, r3
 8003330:	4b26      	ldr	r3, [pc, #152]	; (80033cc <__ieee754_powf+0x3fc>)
 8003332:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003336:	eef0 7a47 	vmov.f32	s15, s14
 800333a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800333e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8003342:	edd4 0a00 	vldr	s1, [r4]
 8003346:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800334a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800334e:	ee17 3a90 	vmov	r3, s15
 8003352:	4013      	ands	r3, r2
 8003354:	ee07 3a90 	vmov	s15, r3
 8003358:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800335c:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8003360:	eee6 6a65 	vfms.f32	s13, s12, s11
 8003364:	ee77 7a66 	vsub.f32	s15, s14, s13
 8003368:	e70f      	b.n	800318a <__ieee754_powf+0x1ba>
 800336a:	2401      	movs	r4, #1
 800336c:	e75d      	b.n	800322a <__ieee754_powf+0x25a>
 800336e:	bf00      	nop
 8003370:	08004198 	.word	0x08004198
 8003374:	00000000 	.word	0x00000000
 8003378:	3f7ffff7 	.word	0x3f7ffff7
 800337c:	7149f2ca 	.word	0x7149f2ca
 8003380:	3f800007 	.word	0x3f800007
 8003384:	3eaaaaab 	.word	0x3eaaaaab
 8003388:	3fb8aa3b 	.word	0x3fb8aa3b
 800338c:	36eca570 	.word	0x36eca570
 8003390:	3fb8aa00 	.word	0x3fb8aa00
 8003394:	4b800000 	.word	0x4b800000
 8003398:	001cc471 	.word	0x001cc471
 800339c:	005db3d6 	.word	0x005db3d6
 80033a0:	0800419c 	.word	0x0800419c
 80033a4:	fffff000 	.word	0xfffff000
 80033a8:	3e6c3255 	.word	0x3e6c3255
 80033ac:	3e53f142 	.word	0x3e53f142
 80033b0:	3e8ba305 	.word	0x3e8ba305
 80033b4:	3edb6db7 	.word	0x3edb6db7
 80033b8:	3f19999a 	.word	0x3f19999a
 80033bc:	3f76384f 	.word	0x3f76384f
 80033c0:	3f763800 	.word	0x3f763800
 80033c4:	369dc3a0 	.word	0x369dc3a0
 80033c8:	080041ac 	.word	0x080041ac
 80033cc:	080041a4 	.word	0x080041a4
 80033d0:	3338aa3c 	.word	0x3338aa3c
 80033d4:	f040 8092 	bne.w	80034fc <__ieee754_powf+0x52c>
 80033d8:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80033d0 <__ieee754_powf+0x400>
 80033dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033e0:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80033e4:	eef4 6ac7 	vcmpe.f32	s13, s14
 80033e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ec:	f73f aef6 	bgt.w	80031dc <__ieee754_powf+0x20c>
 80033f0:	15db      	asrs	r3, r3, #23
 80033f2:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 80033f6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80033fa:	4103      	asrs	r3, r0
 80033fc:	4423      	add	r3, r4
 80033fe:	4949      	ldr	r1, [pc, #292]	; (8003524 <__ieee754_powf+0x554>)
 8003400:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003404:	3a7f      	subs	r2, #127	; 0x7f
 8003406:	4111      	asrs	r1, r2
 8003408:	ea23 0101 	bic.w	r1, r3, r1
 800340c:	ee07 1a10 	vmov	s14, r1
 8003410:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8003414:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003418:	f1c2 0217 	rsb	r2, r2, #23
 800341c:	4110      	asrs	r0, r2
 800341e:	2c00      	cmp	r4, #0
 8003420:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003424:	bfb8      	it	lt
 8003426:	4240      	neglt	r0, r0
 8003428:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800342c:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8003528 <__ieee754_powf+0x558>
 8003430:	ee17 3a10 	vmov	r3, s14
 8003434:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003438:	f023 030f 	bic.w	r3, r3, #15
 800343c:	ee07 3a10 	vmov	s14, r3
 8003440:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003444:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8003448:	eddf 7a38 	vldr	s15, [pc, #224]	; 800352c <__ieee754_powf+0x55c>
 800344c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003450:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8003454:	eddf 6a36 	vldr	s13, [pc, #216]	; 8003530 <__ieee754_powf+0x560>
 8003458:	eeb0 0a67 	vmov.f32	s0, s15
 800345c:	eea7 0a26 	vfma.f32	s0, s14, s13
 8003460:	eeb0 6a40 	vmov.f32	s12, s0
 8003464:	eea7 6a66 	vfms.f32	s12, s14, s13
 8003468:	ee20 7a00 	vmul.f32	s14, s0, s0
 800346c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8003470:	eddf 6a30 	vldr	s13, [pc, #192]	; 8003534 <__ieee754_powf+0x564>
 8003474:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8003538 <__ieee754_powf+0x568>
 8003478:	eea7 6a26 	vfma.f32	s12, s14, s13
 800347c:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800353c <__ieee754_powf+0x56c>
 8003480:	eee6 6a07 	vfma.f32	s13, s12, s14
 8003484:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8003540 <__ieee754_powf+0x570>
 8003488:	eea6 6a87 	vfma.f32	s12, s13, s14
 800348c:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8003544 <__ieee754_powf+0x574>
 8003490:	eee6 6a07 	vfma.f32	s13, s12, s14
 8003494:	eeb0 6a40 	vmov.f32	s12, s0
 8003498:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800349c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80034a0:	eeb0 7a46 	vmov.f32	s14, s12
 80034a4:	ee77 6a66 	vsub.f32	s13, s14, s13
 80034a8:	ee20 6a06 	vmul.f32	s12, s0, s12
 80034ac:	eee0 7a27 	vfma.f32	s15, s0, s15
 80034b0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80034b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034b8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80034bc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80034c0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80034c4:	ee10 3a10 	vmov	r3, s0
 80034c8:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80034cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80034d0:	da1a      	bge.n	8003508 <__ieee754_powf+0x538>
 80034d2:	f000 f8b7 	bl	8003644 <scalbnf>
 80034d6:	ee20 0a08 	vmul.f32	s0, s0, s16
 80034da:	e5cd      	b.n	8003078 <__ieee754_powf+0xa8>
 80034dc:	4a1a      	ldr	r2, [pc, #104]	; (8003548 <__ieee754_powf+0x578>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	dd02      	ble.n	80034e8 <__ieee754_powf+0x518>
 80034e2:	eddf 7a1a 	vldr	s15, [pc, #104]	; 800354c <__ieee754_powf+0x57c>
 80034e6:	e67b      	b.n	80031e0 <__ieee754_powf+0x210>
 80034e8:	d108      	bne.n	80034fc <__ieee754_powf+0x52c>
 80034ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034ee:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80034f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f6:	f6ff af7b 	blt.w	80033f0 <__ieee754_powf+0x420>
 80034fa:	e7f2      	b.n	80034e2 <__ieee754_powf+0x512>
 80034fc:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8003500:	f73f af76 	bgt.w	80033f0 <__ieee754_powf+0x420>
 8003504:	2000      	movs	r0, #0
 8003506:	e78f      	b.n	8003428 <__ieee754_powf+0x458>
 8003508:	ee00 3a10 	vmov	s0, r3
 800350c:	e7e3      	b.n	80034d6 <__ieee754_powf+0x506>
 800350e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003512:	e5b1      	b.n	8003078 <__ieee754_powf+0xa8>
 8003514:	eeb0 0a68 	vmov.f32	s0, s17
 8003518:	e5ae      	b.n	8003078 <__ieee754_powf+0xa8>
 800351a:	eeb0 0a48 	vmov.f32	s0, s16
 800351e:	e5ab      	b.n	8003078 <__ieee754_powf+0xa8>
 8003520:	2600      	movs	r6, #0
 8003522:	e590      	b.n	8003046 <__ieee754_powf+0x76>
 8003524:	007fffff 	.word	0x007fffff
 8003528:	3f317218 	.word	0x3f317218
 800352c:	35bfbe8c 	.word	0x35bfbe8c
 8003530:	3f317200 	.word	0x3f317200
 8003534:	3331bb4c 	.word	0x3331bb4c
 8003538:	b5ddea0e 	.word	0xb5ddea0e
 800353c:	388ab355 	.word	0x388ab355
 8003540:	bb360b61 	.word	0xbb360b61
 8003544:	3e2aaaab 	.word	0x3e2aaaab
 8003548:	43160000 	.word	0x43160000
 800354c:	0da24260 	.word	0x0da24260

08003550 <__ieee754_sqrtf>:
 8003550:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8003554:	4770      	bx	lr

08003556 <fabsf>:
 8003556:	ee10 3a10 	vmov	r3, s0
 800355a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800355e:	ee00 3a10 	vmov	s0, r3
 8003562:	4770      	bx	lr

08003564 <finitef>:
 8003564:	b082      	sub	sp, #8
 8003566:	ed8d 0a01 	vstr	s0, [sp, #4]
 800356a:	9801      	ldr	r0, [sp, #4]
 800356c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003570:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8003574:	bfac      	ite	ge
 8003576:	2000      	movge	r0, #0
 8003578:	2001      	movlt	r0, #1
 800357a:	b002      	add	sp, #8
 800357c:	4770      	bx	lr
	...

08003580 <nanf>:
 8003580:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003588 <nanf+0x8>
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	7fc00000 	.word	0x7fc00000

0800358c <rintf>:
 800358c:	ee10 2a10 	vmov	r2, s0
 8003590:	b513      	push	{r0, r1, r4, lr}
 8003592:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8003596:	397f      	subs	r1, #127	; 0x7f
 8003598:	2916      	cmp	r1, #22
 800359a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800359e:	dc47      	bgt.n	8003630 <rintf+0xa4>
 80035a0:	b32b      	cbz	r3, 80035ee <rintf+0x62>
 80035a2:	2900      	cmp	r1, #0
 80035a4:	ee10 3a10 	vmov	r3, s0
 80035a8:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 80035ac:	da21      	bge.n	80035f2 <rintf+0x66>
 80035ae:	f3c2 0316 	ubfx	r3, r2, #0, #23
 80035b2:	425b      	negs	r3, r3
 80035b4:	4921      	ldr	r1, [pc, #132]	; (800363c <rintf+0xb0>)
 80035b6:	0a5b      	lsrs	r3, r3, #9
 80035b8:	0d12      	lsrs	r2, r2, #20
 80035ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035be:	0512      	lsls	r2, r2, #20
 80035c0:	4313      	orrs	r3, r2
 80035c2:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 80035c6:	ee07 3a90 	vmov	s15, r3
 80035ca:	edd1 6a00 	vldr	s13, [r1]
 80035ce:	ee36 7aa7 	vadd.f32	s14, s13, s15
 80035d2:	ed8d 7a01 	vstr	s14, [sp, #4]
 80035d6:	eddd 7a01 	vldr	s15, [sp, #4]
 80035da:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80035de:	ee17 3a90 	vmov	r3, s15
 80035e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80035e6:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 80035ea:	ee00 3a10 	vmov	s0, r3
 80035ee:	b002      	add	sp, #8
 80035f0:	bd10      	pop	{r4, pc}
 80035f2:	4a13      	ldr	r2, [pc, #76]	; (8003640 <rintf+0xb4>)
 80035f4:	410a      	asrs	r2, r1
 80035f6:	4213      	tst	r3, r2
 80035f8:	d0f9      	beq.n	80035ee <rintf+0x62>
 80035fa:	0854      	lsrs	r4, r2, #1
 80035fc:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8003600:	d006      	beq.n	8003610 <rintf+0x84>
 8003602:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003606:	ea23 0304 	bic.w	r3, r3, r4
 800360a:	fa42 f101 	asr.w	r1, r2, r1
 800360e:	430b      	orrs	r3, r1
 8003610:	4a0a      	ldr	r2, [pc, #40]	; (800363c <rintf+0xb0>)
 8003612:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8003616:	ed90 7a00 	vldr	s14, [r0]
 800361a:	ee07 3a90 	vmov	s15, r3
 800361e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003622:	edcd 7a01 	vstr	s15, [sp, #4]
 8003626:	ed9d 0a01 	vldr	s0, [sp, #4]
 800362a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800362e:	e7de      	b.n	80035ee <rintf+0x62>
 8003630:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003634:	d3db      	bcc.n	80035ee <rintf+0x62>
 8003636:	ee30 0a00 	vadd.f32	s0, s0, s0
 800363a:	e7d8      	b.n	80035ee <rintf+0x62>
 800363c:	080041b4 	.word	0x080041b4
 8003640:	007fffff 	.word	0x007fffff

08003644 <scalbnf>:
 8003644:	ee10 3a10 	vmov	r3, s0
 8003648:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800364c:	d025      	beq.n	800369a <scalbnf+0x56>
 800364e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8003652:	d302      	bcc.n	800365a <scalbnf+0x16>
 8003654:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003658:	4770      	bx	lr
 800365a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800365e:	d122      	bne.n	80036a6 <scalbnf+0x62>
 8003660:	4b2a      	ldr	r3, [pc, #168]	; (800370c <scalbnf+0xc8>)
 8003662:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8003710 <scalbnf+0xcc>
 8003666:	4298      	cmp	r0, r3
 8003668:	ee20 0a27 	vmul.f32	s0, s0, s15
 800366c:	db16      	blt.n	800369c <scalbnf+0x58>
 800366e:	ee10 3a10 	vmov	r3, s0
 8003672:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003676:	3a19      	subs	r2, #25
 8003678:	4402      	add	r2, r0
 800367a:	2afe      	cmp	r2, #254	; 0xfe
 800367c:	dd15      	ble.n	80036aa <scalbnf+0x66>
 800367e:	ee10 3a10 	vmov	r3, s0
 8003682:	eddf 7a24 	vldr	s15, [pc, #144]	; 8003714 <scalbnf+0xd0>
 8003686:	eddf 6a24 	vldr	s13, [pc, #144]	; 8003718 <scalbnf+0xd4>
 800368a:	2b00      	cmp	r3, #0
 800368c:	eeb0 7a67 	vmov.f32	s14, s15
 8003690:	bfb8      	it	lt
 8003692:	eef0 7a66 	vmovlt.f32	s15, s13
 8003696:	ee27 0a27 	vmul.f32	s0, s14, s15
 800369a:	4770      	bx	lr
 800369c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800371c <scalbnf+0xd8>
 80036a0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80036a4:	4770      	bx	lr
 80036a6:	0dd2      	lsrs	r2, r2, #23
 80036a8:	e7e6      	b.n	8003678 <scalbnf+0x34>
 80036aa:	2a00      	cmp	r2, #0
 80036ac:	dd06      	ble.n	80036bc <scalbnf+0x78>
 80036ae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80036b2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80036b6:	ee00 3a10 	vmov	s0, r3
 80036ba:	4770      	bx	lr
 80036bc:	f112 0f16 	cmn.w	r2, #22
 80036c0:	da1a      	bge.n	80036f8 <scalbnf+0xb4>
 80036c2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80036c6:	4298      	cmp	r0, r3
 80036c8:	ee10 3a10 	vmov	r3, s0
 80036cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80036d0:	dd0a      	ble.n	80036e8 <scalbnf+0xa4>
 80036d2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8003714 <scalbnf+0xd0>
 80036d6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003718 <scalbnf+0xd4>
 80036da:	eef0 7a40 	vmov.f32	s15, s0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	bf18      	it	ne
 80036e2:	eeb0 0a47 	vmovne.f32	s0, s14
 80036e6:	e7db      	b.n	80036a0 <scalbnf+0x5c>
 80036e8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800371c <scalbnf+0xd8>
 80036ec:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8003720 <scalbnf+0xdc>
 80036f0:	eef0 7a40 	vmov.f32	s15, s0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	e7f3      	b.n	80036e0 <scalbnf+0x9c>
 80036f8:	3219      	adds	r2, #25
 80036fa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80036fe:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8003702:	eddf 7a08 	vldr	s15, [pc, #32]	; 8003724 <scalbnf+0xe0>
 8003706:	ee07 3a10 	vmov	s14, r3
 800370a:	e7c4      	b.n	8003696 <scalbnf+0x52>
 800370c:	ffff3cb0 	.word	0xffff3cb0
 8003710:	4c000000 	.word	0x4c000000
 8003714:	7149f2ca 	.word	0x7149f2ca
 8003718:	f149f2ca 	.word	0xf149f2ca
 800371c:	0da24260 	.word	0x0da24260
 8003720:	8da24260 	.word	0x8da24260
 8003724:	33000000 	.word	0x33000000

08003728 <__errno>:
 8003728:	4b01      	ldr	r3, [pc, #4]	; (8003730 <__errno+0x8>)
 800372a:	6818      	ldr	r0, [r3, #0]
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	20000024 	.word	0x20000024

08003734 <_init>:
 8003734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003736:	bf00      	nop
 8003738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800373a:	bc08      	pop	{r3}
 800373c:	469e      	mov	lr, r3
 800373e:	4770      	bx	lr

08003740 <_fini>:
 8003740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003742:	bf00      	nop
 8003744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003746:	bc08      	pop	{r3}
 8003748:	469e      	mov	lr, r3
 800374a:	4770      	bx	lr
 800374c:	0000      	movs	r0, r0
	...

Disassembly of section ccmram:

08003750 <graphic_set_pixel_RAM>:
}
/***************************************************************************************/

/*************************************************************************************************/
// Funkcje oparte na rysowaniu pojedynczego piksela
void graphic_set_pixel_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, const T_COLOR *color ) {
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	607b      	str	r3, [r7, #4]
 800375a:	460b      	mov	r3, r1
 800375c:	817b      	strh	r3, [r7, #10]
 800375e:	4613      	mov	r3, r2
 8003760:	813b      	strh	r3, [r7, #8]
	  if ((x < 0) || (x >= _width) || (y < 0) || (y >= _height))
 8003762:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003766:	2b00      	cmp	r3, #0
 8003768:	db79      	blt.n	800385e <graphic_set_pixel_RAM+0x10e>
 800376a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800376e:	4a3f      	ldr	r2, [pc, #252]	; (800386c <graphic_set_pixel_RAM+0x11c>)
 8003770:	8812      	ldrh	r2, [r2, #0]
 8003772:	4293      	cmp	r3, r2
 8003774:	da73      	bge.n	800385e <graphic_set_pixel_RAM+0x10e>
 8003776:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	db6f      	blt.n	800385e <graphic_set_pixel_RAM+0x10e>
 800377e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003782:	4a3b      	ldr	r2, [pc, #236]	; (8003870 <graphic_set_pixel_RAM+0x120>)
 8003784:	8812      	ldrh	r2, [r2, #0]
 8003786:	4293      	cmp	r3, r2
 8003788:	da69      	bge.n	800385e <graphic_set_pixel_RAM+0x10e>
	    return;
	  if ( *color )
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d031      	beq.n	80037f6 <graphic_set_pixel_RAM+0xa6>
		  buffer[ x + (y/8)*_width ] |=  (1<<(y%8)); // zapal pixel
 8003792:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003796:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800379a:	2b00      	cmp	r3, #0
 800379c:	da00      	bge.n	80037a0 <graphic_set_pixel_RAM+0x50>
 800379e:	3307      	adds	r3, #7
 80037a0:	10db      	asrs	r3, r3, #3
 80037a2:	b218      	sxth	r0, r3
 80037a4:	4601      	mov	r1, r0
 80037a6:	4b31      	ldr	r3, [pc, #196]	; (800386c <graphic_set_pixel_RAM+0x11c>)
 80037a8:	881b      	ldrh	r3, [r3, #0]
 80037aa:	fb03 f301 	mul.w	r3, r3, r1
 80037ae:	4413      	add	r3, r2
 80037b0:	461a      	mov	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	4413      	add	r3, r2
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	b25a      	sxtb	r2, r3
 80037bc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80037c0:	4259      	negs	r1, r3
 80037c2:	f003 0307 	and.w	r3, r3, #7
 80037c6:	f001 0107 	and.w	r1, r1, #7
 80037ca:	bf58      	it	pl
 80037cc:	424b      	negpl	r3, r1
 80037ce:	b21b      	sxth	r3, r3
 80037d0:	4619      	mov	r1, r3
 80037d2:	2301      	movs	r3, #1
 80037d4:	408b      	lsls	r3, r1
 80037d6:	b25b      	sxtb	r3, r3
 80037d8:	4313      	orrs	r3, r2
 80037da:	b259      	sxtb	r1, r3
 80037dc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80037e0:	4b22      	ldr	r3, [pc, #136]	; (800386c <graphic_set_pixel_RAM+0x11c>)
 80037e2:	881b      	ldrh	r3, [r3, #0]
 80037e4:	fb03 f300 	mul.w	r3, r3, r0
 80037e8:	4413      	add	r3, r2
 80037ea:	461a      	mov	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4413      	add	r3, r2
 80037f0:	b2ca      	uxtb	r2, r1
 80037f2:	701a      	strb	r2, [r3, #0]
 80037f4:	e034      	b.n	8003860 <graphic_set_pixel_RAM+0x110>
	  else
		  buffer[ x + (y/8)*_width ] &= ~(1<<(y%8)); // zgaś pixel
 80037f6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80037fa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	da00      	bge.n	8003804 <graphic_set_pixel_RAM+0xb4>
 8003802:	3307      	adds	r3, #7
 8003804:	10db      	asrs	r3, r3, #3
 8003806:	b218      	sxth	r0, r3
 8003808:	4601      	mov	r1, r0
 800380a:	4b18      	ldr	r3, [pc, #96]	; (800386c <graphic_set_pixel_RAM+0x11c>)
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	fb03 f301 	mul.w	r3, r3, r1
 8003812:	4413      	add	r3, r2
 8003814:	461a      	mov	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	4413      	add	r3, r2
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	b2db      	uxtb	r3, r3
 800381e:	b25a      	sxtb	r2, r3
 8003820:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003824:	4259      	negs	r1, r3
 8003826:	f003 0307 	and.w	r3, r3, #7
 800382a:	f001 0107 	and.w	r1, r1, #7
 800382e:	bf58      	it	pl
 8003830:	424b      	negpl	r3, r1
 8003832:	b21b      	sxth	r3, r3
 8003834:	4619      	mov	r1, r3
 8003836:	2301      	movs	r3, #1
 8003838:	408b      	lsls	r3, r1
 800383a:	b25b      	sxtb	r3, r3
 800383c:	43db      	mvns	r3, r3
 800383e:	b25b      	sxtb	r3, r3
 8003840:	4013      	ands	r3, r2
 8003842:	b259      	sxtb	r1, r3
 8003844:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003848:	4b08      	ldr	r3, [pc, #32]	; (800386c <graphic_set_pixel_RAM+0x11c>)
 800384a:	881b      	ldrh	r3, [r3, #0]
 800384c:	fb03 f300 	mul.w	r3, r3, r0
 8003850:	4413      	add	r3, r2
 8003852:	461a      	mov	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4413      	add	r3, r2
 8003858:	b2ca      	uxtb	r2, r1
 800385a:	701a      	strb	r2, [r3, #0]
 800385c:	e000      	b.n	8003860 <graphic_set_pixel_RAM+0x110>
	    return;
 800385e:	bf00      	nop
}
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	20000018 	.word	0x20000018
 8003870:	2000001a 	.word	0x2000001a

08003874 <TIM1_UP_TIM16_IRQHandler>:
INTERRUPT CCMRAM void TIM1_UP_TIM16_IRQHandler(void) {	// Timer2 Interrupt Handler
 8003874:	4668      	mov	r0, sp
 8003876:	f020 0107 	bic.w	r1, r0, #7
 800387a:	468d      	mov	sp, r1
 800387c:	b589      	push	{r0, r3, r7, lr}
 800387e:	af00      	add	r7, sp, #0
	if ( TIM16->SR & TIM_SR_UIF ) {
 8003880:	4b12      	ldr	r3, [pc, #72]	; (80038cc <TIM1_UP_TIM16_IRQHandler+0x58>)
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	f003 0301 	and.w	r3, r3, #1
 8003888:	2b00      	cmp	r3, #0
 800388a:	d01a      	beq.n	80038c2 <TIM1_UP_TIM16_IRQHandler+0x4e>
		TIM16->SR &= ~TIM_SR_UIF;						// Update interrupt Flag
 800388c:	4b0f      	ldr	r3, [pc, #60]	; (80038cc <TIM1_UP_TIM16_IRQHandler+0x58>)
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	4a0e      	ldr	r2, [pc, #56]	; (80038cc <TIM1_UP_TIM16_IRQHandler+0x58>)
 8003892:	f023 0301 	bic.w	r3, r3, #1
 8003896:	6113      	str	r3, [r2, #16]
		if (refreshScreen == 0) return;
 8003898:	4b0d      	ldr	r3, [pc, #52]	; (80038d0 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00e      	beq.n	80038c0 <TIM1_UP_TIM16_IRQHandler+0x4c>
		ActualDMABuffer = TextBuffer;
 80038a2:	4b0c      	ldr	r3, [pc, #48]	; (80038d4 <TIM1_UP_TIM16_IRQHandler+0x60>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a0c      	ldr	r2, [pc, #48]	; (80038d8 <TIM1_UP_TIM16_IRQHandler+0x64>)
 80038a8:	6013      	str	r3, [r2, #0]
		sw_ssd1306_display();
 80038aa:	f7fe fbeb 	bl	8002084 <sw_ssd1306_display>
		refreshScreen = 0;
 80038ae:	4b08      	ldr	r3, [pc, #32]	; (80038d0 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	701a      	strb	r2, [r3, #0]
		gpio_pin_XOR( DEBUG_PORT1, DEBUG_PIN1 );
 80038b4:	2102      	movs	r1, #2
 80038b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038ba:	f7fe fae4 	bl	8001e86 <gpio_pin_XOR>
 80038be:	e000      	b.n	80038c2 <TIM1_UP_TIM16_IRQHandler+0x4e>
		if (refreshScreen == 0) return;
 80038c0:	bf00      	nop
}
 80038c2:	46bd      	mov	sp, r7
 80038c4:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
 80038c8:	4685      	mov	sp, r0
 80038ca:	4770      	bx	lr
 80038cc:	40014400 	.word	0x40014400
 80038d0:	2000053c 	.word	0x2000053c
 80038d4:	20000010 	.word	0x20000010
 80038d8:	20000540 	.word	0x20000540
