
queueTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007288  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015a8  08007418  08007418  00017418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080089c0  080089c0  000189c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080089c8  080089c8  000189c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080089cc  080089cc  000189cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  080089d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          0000050c  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000057c  2000057c  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   000162b7  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002ec9  00000000  00000000  00036357  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000dc0  00000000  00000000  00039220  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000cc0  00000000  00000000  00039fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00022ed6  00000000  00000000  0003aca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000d8cd  00000000  00000000  0005db76  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000c17cc  00000000  00000000  0006b443  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0012cc0f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003cb0  00000000  00000000  0012cc8c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007400 	.word	0x08007400

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08007400 	.word	0x08007400

080001d0 <setjmp>:
 80001d0:	46ec      	mov	ip, sp
 80001d2:	e8a0 5ff0 	stmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 80001d6:	f04f 0000 	mov.w	r0, #0
 80001da:	4770      	bx	lr

080001dc <longjmp>:
 80001dc:	e8b0 5ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 80001e0:	46e5      	mov	sp, ip
 80001e2:	0008      	movs	r0, r1
 80001e4:	bf08      	it	eq
 80001e6:	2001      	moveq	r0, #1
 80001e8:	4770      	bx	lr
 80001ea:	bf00      	nop
 80001ec:	0000      	movs	r0, r0
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <exit_test>:
};
#endif // !_WIN32


// Exit the currently executing test.
static void exit_test(const int quit_application) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
    if (global_running_test) {
 8000598:	4b09      	ldr	r3, [pc, #36]	; (80005c0 <exit_test+0x30>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d003      	beq.n	80005a8 <exit_test+0x18>
        longjmp(global_run_test_env, 1);
 80005a0:	2101      	movs	r1, #1
 80005a2:	4808      	ldr	r0, [pc, #32]	; (80005c4 <exit_test+0x34>)
 80005a4:	f7ff fe1a 	bl	80001dc <longjmp>
    } else if (quit_application) {
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d003      	beq.n	80005b6 <exit_test+0x26>
        exit(-1);
 80005ae:	f04f 30ff 	mov.w	r0, #4294967295
 80005b2:	f006 f9bb 	bl	800692c <exit>
    }
}
 80005b6:	bf00      	nop
 80005b8:	3708      	adds	r7, #8
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	200000e8 	.word	0x200000e8
 80005c4:	2000008c 	.word	0x2000008c

080005c8 <initialize_source_location>:


// Initialize a SourceLocation structure.
static void initialize_source_location(SourceLocation * const location) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af02      	add	r7, sp, #8
 80005ce:	6078      	str	r0, [r7, #4]
    assert_true(location);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	4618      	mov	r0, r3
 80005d4:	f04f 0100 	mov.w	r1, #0
 80005d8:	f240 131f 	movw	r3, #287	; 0x11f
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	4b07      	ldr	r3, [pc, #28]	; (80005fc <initialize_source_location+0x34>)
 80005e0:	4a07      	ldr	r2, [pc, #28]	; (8000600 <initialize_source_location+0x38>)
 80005e2:	f000 fb81 	bl	8000ce8 <_assert_true>
    location->file = NULL;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
    location->line = 0;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2200      	movs	r2, #0
 80005f0:	605a      	str	r2, [r3, #4]
}
 80005f2:	bf00      	nop
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	08007418 	.word	0x08007418
 8000600:	0800743c 	.word	0x0800743c

08000604 <set_source_location>:


// Set a source location.
static void set_source_location(
    SourceLocation * const location, const char * const file,
    const int line) {
 8000604:	b580      	push	{r7, lr}
 8000606:	b086      	sub	sp, #24
 8000608:	af02      	add	r7, sp, #8
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	607a      	str	r2, [r7, #4]
    assert_true(location);
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	4618      	mov	r0, r3
 8000614:	f04f 0100 	mov.w	r1, #0
 8000618:	f44f 7398 	mov.w	r3, #304	; 0x130
 800061c:	9300      	str	r3, [sp, #0]
 800061e:	4b07      	ldr	r3, [pc, #28]	; (800063c <set_source_location+0x38>)
 8000620:	4a07      	ldr	r2, [pc, #28]	; (8000640 <set_source_location+0x3c>)
 8000622:	f000 fb61 	bl	8000ce8 <_assert_true>
    location->file = file;
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	68ba      	ldr	r2, [r7, #8]
 800062a:	601a      	str	r2, [r3, #0]
    location->line = line;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	605a      	str	r2, [r3, #4]
}
 8000632:	bf00      	nop
 8000634:	3710      	adds	r7, #16
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	08007418 	.word	0x08007418
 8000640:	0800743c 	.word	0x0800743c

08000644 <initialize_testing>:


// Create function results and expected parameter lists.
void initialize_testing(const char *test_name) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
    list_initialize(&global_function_result_map_head);
 800064c:	4807      	ldr	r0, [pc, #28]	; (800066c <initialize_testing+0x28>)
 800064e:	f000 f86b 	bl	8000728 <list_initialize>
    initialize_source_location(&global_last_mock_value_location);
 8000652:	4807      	ldr	r0, [pc, #28]	; (8000670 <initialize_testing+0x2c>)
 8000654:	f7ff ffb8 	bl	80005c8 <initialize_source_location>
    list_initialize(&global_function_parameter_map_head);
 8000658:	4806      	ldr	r0, [pc, #24]	; (8000674 <initialize_testing+0x30>)
 800065a:	f000 f865 	bl	8000728 <list_initialize>
    initialize_source_location(&global_last_parameter_location);
 800065e:	4806      	ldr	r0, [pc, #24]	; (8000678 <initialize_testing+0x34>)
 8000660:	f7ff ffb2 	bl	80005c8 <initialize_source_location>
}
 8000664:	bf00      	nop
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	200000f0 	.word	0x200000f0
 8000670:	20000100 	.word	0x20000100
 8000674:	20000108 	.word	0x20000108
 8000678:	20000118 	.word	0x20000118

0800067c <fail_if_leftover_values>:


void fail_if_leftover_values(const char *test_name) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
    int error_occurred = 0;
 8000684:	2300      	movs	r3, #0
 8000686:	60fb      	str	r3, [r7, #12]
    remove_always_return_values(&global_function_result_map_head, 1);
 8000688:	2101      	movs	r1, #1
 800068a:	4812      	ldr	r0, [pc, #72]	; (80006d4 <fail_if_leftover_values+0x58>)
 800068c:	f000 f986 	bl	800099c <remove_always_return_values>
    if (check_for_leftover_values(
 8000690:	2201      	movs	r2, #1
 8000692:	4911      	ldr	r1, [pc, #68]	; (80006d8 <fail_if_leftover_values+0x5c>)
 8000694:	480f      	ldr	r0, [pc, #60]	; (80006d4 <fail_if_leftover_values+0x58>)
 8000696:	f000 f9f1 	bl	8000a7c <check_for_leftover_values>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <fail_if_leftover_values+0x28>
            &global_function_result_map_head,
            "%s() has remaining non-returned values.\n", 1)) {
        error_occurred = 1;
 80006a0:	2301      	movs	r3, #1
 80006a2:	60fb      	str	r3, [r7, #12]
    }

    remove_always_return_values(&global_function_parameter_map_head, 2);
 80006a4:	2102      	movs	r1, #2
 80006a6:	480d      	ldr	r0, [pc, #52]	; (80006dc <fail_if_leftover_values+0x60>)
 80006a8:	f000 f978 	bl	800099c <remove_always_return_values>
    if (check_for_leftover_values(
 80006ac:	2202      	movs	r2, #2
 80006ae:	490c      	ldr	r1, [pc, #48]	; (80006e0 <fail_if_leftover_values+0x64>)
 80006b0:	480a      	ldr	r0, [pc, #40]	; (80006dc <fail_if_leftover_values+0x60>)
 80006b2:	f000 f9e3 	bl	8000a7c <check_for_leftover_values>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <fail_if_leftover_values+0x44>
            &global_function_parameter_map_head,
            "%s parameter still has values that haven't been checked.\n", 2)) {
        error_occurred = 1;
 80006bc:	2301      	movs	r3, #1
 80006be:	60fb      	str	r3, [r7, #12]
    }
    if (error_occurred) {
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d002      	beq.n	80006cc <fail_if_leftover_values+0x50>
        exit_test(1);
 80006c6:	2001      	movs	r0, #1
 80006c8:	f7ff ff62 	bl	8000590 <exit_test>
    }
}
 80006cc:	bf00      	nop
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	200000f0 	.word	0x200000f0
 80006d8:	08007448 	.word	0x08007448
 80006dc:	20000108 	.word	0x20000108
 80006e0:	08007474 	.word	0x08007474

080006e4 <teardown_testing>:


void teardown_testing(const char *test_name) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
    list_free(&global_function_result_map_head, free_symbol_map_value,
 80006ec:	2200      	movs	r2, #0
 80006ee:	4909      	ldr	r1, [pc, #36]	; (8000714 <teardown_testing+0x30>)
 80006f0:	4809      	ldr	r0, [pc, #36]	; (8000718 <teardown_testing+0x34>)
 80006f2:	f000 f8b9 	bl	8000868 <list_free>
              (void*)0);
    initialize_source_location(&global_last_mock_value_location);
 80006f6:	4809      	ldr	r0, [pc, #36]	; (800071c <teardown_testing+0x38>)
 80006f8:	f7ff ff66 	bl	80005c8 <initialize_source_location>
    list_free(&global_function_parameter_map_head, free_symbol_map_value,
 80006fc:	2201      	movs	r2, #1
 80006fe:	4905      	ldr	r1, [pc, #20]	; (8000714 <teardown_testing+0x30>)
 8000700:	4807      	ldr	r0, [pc, #28]	; (8000720 <teardown_testing+0x3c>)
 8000702:	f000 f8b1 	bl	8000868 <list_free>
              (void*)1);
    initialize_source_location(&global_last_parameter_location);
 8000706:	4807      	ldr	r0, [pc, #28]	; (8000724 <teardown_testing+0x40>)
 8000708:	f7ff ff5e 	bl	80005c8 <initialize_source_location>
}
 800070c:	bf00      	nop
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	08000935 	.word	0x08000935
 8000718:	200000f0 	.word	0x200000f0
 800071c:	20000100 	.word	0x20000100
 8000720:	20000108 	.word	0x20000108
 8000724:	20000118 	.word	0x20000118

08000728 <list_initialize>:

// Initialize a list node.
static ListNode* list_initialize(ListNode * const node) {
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
    node->value = NULL;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
    node->next = node;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	687a      	ldr	r2, [r7, #4]
 800073a:	609a      	str	r2, [r3, #8]
    node->prev = node;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	60da      	str	r2, [r3, #12]
    node->refcount = 1;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2201      	movs	r2, #1
 8000746:	605a      	str	r2, [r3, #4]
    return node;
 8000748:	687b      	ldr	r3, [r7, #4]
}
 800074a:	4618      	mov	r0, r3
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
	...

08000758 <list_add>:
    return list_add(head, new_node);
}


// Add new_node to the end of the list.
static ListNode* list_add(ListNode * const head, ListNode *new_node) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af02      	add	r7, sp, #8
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	6039      	str	r1, [r7, #0]
    assert_true(head);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4618      	mov	r0, r3
 8000766:	f04f 0100 	mov.w	r1, #0
 800076a:	f44f 73bb 	mov.w	r3, #374	; 0x176
 800076e:	9300      	str	r3, [sp, #0]
 8000770:	4b10      	ldr	r3, [pc, #64]	; (80007b4 <list_add+0x5c>)
 8000772:	4a11      	ldr	r2, [pc, #68]	; (80007b8 <list_add+0x60>)
 8000774:	f000 fab8 	bl	8000ce8 <_assert_true>
    assert_true(new_node);
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	4618      	mov	r0, r3
 800077c:	f04f 0100 	mov.w	r1, #0
 8000780:	f240 1377 	movw	r3, #375	; 0x177
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	4b0b      	ldr	r3, [pc, #44]	; (80007b4 <list_add+0x5c>)
 8000788:	4a0c      	ldr	r2, [pc, #48]	; (80007bc <list_add+0x64>)
 800078a:	f000 faad 	bl	8000ce8 <_assert_true>
    new_node->next = head;
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	687a      	ldr	r2, [r7, #4]
 8000792:	609a      	str	r2, [r3, #8]
    new_node->prev = head->prev;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	68da      	ldr	r2, [r3, #12]
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	60da      	str	r2, [r3, #12]
    head->prev->next = new_node;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	68db      	ldr	r3, [r3, #12]
 80007a0:	683a      	ldr	r2, [r7, #0]
 80007a2:	609a      	str	r2, [r3, #8]
    head->prev = new_node;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	683a      	ldr	r2, [r7, #0]
 80007a8:	60da      	str	r2, [r3, #12]
    return new_node;
 80007aa:	683b      	ldr	r3, [r7, #0]
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	08007418 	.word	0x08007418
 80007b8:	080074b0 	.word	0x080074b0
 80007bc:	080074c0 	.word	0x080074c0

080007c0 <list_remove>:


// Remove a node from a list.
static ListNode* list_remove(
        ListNode * const node, const CleanupListValue cleanup_value,
        void * const cleanup_value_data) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af02      	add	r7, sp, #8
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	607a      	str	r2, [r7, #4]
    assert_true(node);
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f04f 0100 	mov.w	r1, #0
 80007d4:	f44f 73c2 	mov.w	r3, #388	; 0x184
 80007d8:	9300      	str	r3, [sp, #0]
 80007da:	4b0e      	ldr	r3, [pc, #56]	; (8000814 <list_remove+0x54>)
 80007dc:	4a0e      	ldr	r2, [pc, #56]	; (8000818 <list_remove+0x58>)
 80007de:	f000 fa83 	bl	8000ce8 <_assert_true>
    node->prev->next = node->next;
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	68fa      	ldr	r2, [r7, #12]
 80007e8:	6892      	ldr	r2, [r2, #8]
 80007ea:	609a      	str	r2, [r3, #8]
    node->next->prev = node->prev;
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	689b      	ldr	r3, [r3, #8]
 80007f0:	68fa      	ldr	r2, [r7, #12]
 80007f2:	68d2      	ldr	r2, [r2, #12]
 80007f4:	60da      	str	r2, [r3, #12]
    if (cleanup_value) {
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d005      	beq.n	8000808 <list_remove+0x48>
        cleanup_value(node->value, cleanup_value_data);
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	6879      	ldr	r1, [r7, #4]
 8000804:	4610      	mov	r0, r2
 8000806:	4798      	blx	r3
    }
    return node;
 8000808:	68fb      	ldr	r3, [r7, #12]
}
 800080a:	4618      	mov	r0, r3
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	08007418 	.word	0x08007418
 8000818:	080074cc 	.word	0x080074cc

0800081c <list_remove_free>:


/* Remove a list node from a list and free the node. */
static void list_remove_free(
        ListNode * const node, const CleanupListValue cleanup_value,
        void * const cleanup_value_data) {
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af02      	add	r7, sp, #8
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
    assert_true(node);
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	4618      	mov	r0, r3
 800082c:	f04f 0100 	mov.w	r1, #0
 8000830:	f44f 73c9 	mov.w	r3, #402	; 0x192
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <list_remove_free+0x44>)
 8000838:	4a0a      	ldr	r2, [pc, #40]	; (8000864 <list_remove_free+0x48>)
 800083a:	f000 fa55 	bl	8000ce8 <_assert_true>
    free(list_remove(node, cleanup_value, cleanup_value_data));
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	68b9      	ldr	r1, [r7, #8]
 8000842:	68f8      	ldr	r0, [r7, #12]
 8000844:	f7ff ffbc 	bl	80007c0 <list_remove>
 8000848:	4603      	mov	r3, r0
 800084a:	f240 1293 	movw	r2, #403	; 0x193
 800084e:	4904      	ldr	r1, [pc, #16]	; (8000860 <list_remove_free+0x44>)
 8000850:	4618      	mov	r0, r3
 8000852:	f000 fb17 	bl	8000e84 <_test_free>
}
 8000856:	bf00      	nop
 8000858:	3710      	adds	r7, #16
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	08007418 	.word	0x08007418
 8000864:	080074cc 	.word	0x080074cc

08000868 <list_free>:
 * cleanup_value_data is passed to each call to cleanup_value.  The head
 * of the list is not deallocated.
 */
static ListNode* list_free(
        ListNode * const head, const CleanupListValue cleanup_value,
        void * const cleanup_value_data) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af02      	add	r7, sp, #8
 800086e:	60f8      	str	r0, [r7, #12]
 8000870:	60b9      	str	r1, [r7, #8]
 8000872:	607a      	str	r2, [r7, #4]
    assert_true(head);
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	4618      	mov	r0, r3
 8000878:	f04f 0100 	mov.w	r1, #0
 800087c:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <list_free+0x48>)
 8000884:	4a0b      	ldr	r2, [pc, #44]	; (80008b4 <list_free+0x4c>)
 8000886:	f000 fa2f 	bl	8000ce8 <_assert_true>
    while (!list_empty(head)) {
 800088a:	e006      	b.n	800089a <list_free+0x32>
        list_remove_free(head->next, cleanup_value, cleanup_value_data);
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	689b      	ldr	r3, [r3, #8]
 8000890:	687a      	ldr	r2, [r7, #4]
 8000892:	68b9      	ldr	r1, [r7, #8]
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ffc1 	bl	800081c <list_remove_free>
    while (!list_empty(head)) {
 800089a:	68f8      	ldr	r0, [r7, #12]
 800089c:	f000 f80c 	bl	80008b8 <list_empty>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d0f2      	beq.n	800088c <list_free+0x24>
    }
    return head;
 80008a6:	68fb      	ldr	r3, [r7, #12]
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	08007418 	.word	0x08007418
 80008b4:	080074b0 	.word	0x080074b0

080008b8 <list_empty>:


// Determine whether a list is empty.
static int list_empty(const ListNode * const head) {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af02      	add	r7, sp, #8
 80008be:	6078      	str	r0, [r7, #4]
    assert_true(head);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4618      	mov	r0, r3
 80008c4:	f04f 0100 	mov.w	r1, #0
 80008c8:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80008cc:	9300      	str	r3, [sp, #0]
 80008ce:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <list_empty+0x38>)
 80008d0:	4a08      	ldr	r2, [pc, #32]	; (80008f4 <list_empty+0x3c>)
 80008d2:	f000 fa09 	bl	8000ce8 <_assert_true>
    return head->next == head;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	689b      	ldr	r3, [r3, #8]
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	429a      	cmp	r2, r3
 80008de:	bf0c      	ite	eq
 80008e0:	2301      	moveq	r3, #1
 80008e2:	2300      	movne	r3, #0
 80008e4:	b2db      	uxtb	r3, r3
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	08007418 	.word	0x08007418
 80008f4:	080074b0 	.word	0x080074b0

080008f8 <free_value>:
    return 1;
}


// Deallocate a value referenced by a list.
static void free_value(const void *value, void *cleanup_value_data) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af02      	add	r7, sp, #8
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	6039      	str	r1, [r7, #0]
    assert_true(value);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	4618      	mov	r0, r3
 8000906:	f04f 0100 	mov.w	r1, #0
 800090a:	f44f 73e7 	mov.w	r3, #462	; 0x1ce
 800090e:	9300      	str	r3, [sp, #0]
 8000910:	4b06      	ldr	r3, [pc, #24]	; (800092c <free_value+0x34>)
 8000912:	4a07      	ldr	r2, [pc, #28]	; (8000930 <free_value+0x38>)
 8000914:	f000 f9e8 	bl	8000ce8 <_assert_true>
    free((void*)value);
 8000918:	f240 12cf 	movw	r2, #463	; 0x1cf
 800091c:	4903      	ldr	r1, [pc, #12]	; (800092c <free_value+0x34>)
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f000 fab0 	bl	8000e84 <_test_free>
}
 8000924:	bf00      	nop
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	08007418 	.word	0x08007418
 8000930:	080074b8 	.word	0x080074b8

08000934 <free_symbol_map_value>:


// Releases memory associated to a symbol_map_value.
static void free_symbol_map_value(const void *value,
                                  void *cleanup_value_data) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af02      	add	r7, sp, #8
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
    SymbolMapValue * const map_value = (SymbolMapValue*)value;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	60fb      	str	r3, [r7, #12]
    const unsigned int children = (unsigned int)cleanup_value_data;
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	60bb      	str	r3, [r7, #8]
    assert_true(value);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4618      	mov	r0, r3
 800094a:	f04f 0100 	mov.w	r1, #0
 800094e:	f44f 73ec 	mov.w	r3, #472	; 0x1d8
 8000952:	9300      	str	r3, [sp, #0]
 8000954:	4b0d      	ldr	r3, [pc, #52]	; (800098c <free_symbol_map_value+0x58>)
 8000956:	4a0e      	ldr	r2, [pc, #56]	; (8000990 <free_symbol_map_value+0x5c>)
 8000958:	f000 f9c6 	bl	8000ce8 <_assert_true>
    list_free(&map_value->symbol_values_list_head,
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	1d18      	adds	r0, r3, #4
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <free_symbol_map_value+0x36>
 8000966:	490b      	ldr	r1, [pc, #44]	; (8000994 <free_symbol_map_value+0x60>)
 8000968:	e000      	b.n	800096c <free_symbol_map_value+0x38>
 800096a:	490b      	ldr	r1, [pc, #44]	; (8000998 <free_symbol_map_value+0x64>)
              children ? free_symbol_map_value : free_value,
              (void*)(children - 1));
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	3b01      	subs	r3, #1
    list_free(&map_value->symbol_values_list_head,
 8000970:	461a      	mov	r2, r3
 8000972:	f7ff ff79 	bl	8000868 <list_free>
    free(map_value);
 8000976:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 800097a:	4904      	ldr	r1, [pc, #16]	; (800098c <free_symbol_map_value+0x58>)
 800097c:	68f8      	ldr	r0, [r7, #12]
 800097e:	f000 fa81 	bl	8000e84 <_test_free>
}
 8000982:	bf00      	nop
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	08007418 	.word	0x08007418
 8000990:	080074b8 	.word	0x080074b8
 8000994:	08000935 	.word	0x08000935
 8000998:	080008f9 	.word	0x080008f9

0800099c <remove_always_return_values>:
/* Traverse down a tree of symbol values and remove the first symbol value
 * in each branch that has a refcount < -1 (i.e should always be returned
 * and has been returned at least once).
 */
static void remove_always_return_values(ListNode * const map_head,
                                        const size_t number_of_symbol_names) {
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	; 0x28
 80009a0:	af02      	add	r7, sp, #8
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	6039      	str	r1, [r7, #0]
    ListNode *current;
    assert_true(map_head);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4618      	mov	r0, r3
 80009aa:	f04f 0100 	mov.w	r1, #0
 80009ae:	f44f 7312 	mov.w	r3, #584	; 0x248
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	4b2c      	ldr	r3, [pc, #176]	; (8000a68 <remove_always_return_values+0xcc>)
 80009b6:	4a2d      	ldr	r2, [pc, #180]	; (8000a6c <remove_always_return_values+0xd0>)
 80009b8:	f000 f996 	bl	8000ce8 <_assert_true>
    assert_true(number_of_symbol_names);
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	4618      	mov	r0, r3
 80009c0:	f04f 0100 	mov.w	r1, #0
 80009c4:	f240 2349 	movw	r3, #585	; 0x249
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	4b27      	ldr	r3, [pc, #156]	; (8000a68 <remove_always_return_values+0xcc>)
 80009cc:	4a28      	ldr	r2, [pc, #160]	; (8000a70 <remove_always_return_values+0xd4>)
 80009ce:	f000 f98b 	bl	8000ce8 <_assert_true>
    current = map_head->next;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	689b      	ldr	r3, [r3, #8]
 80009d6:	61fb      	str	r3, [r7, #28]
    while (current != map_head) {
 80009d8:	e03d      	b.n	8000a56 <remove_always_return_values+0xba>
        SymbolMapValue * const value = (SymbolMapValue*)current->value;
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	61bb      	str	r3, [r7, #24]
        ListNode * const next = current->next;
 80009e0:	69fb      	ldr	r3, [r7, #28]
 80009e2:	689b      	ldr	r3, [r3, #8]
 80009e4:	617b      	str	r3, [r7, #20]
        ListNode *child_list;
        assert_true(value);
 80009e6:	69bb      	ldr	r3, [r7, #24]
 80009e8:	4618      	mov	r0, r3
 80009ea:	f04f 0100 	mov.w	r1, #0
 80009ee:	f240 234f 	movw	r3, #591	; 0x24f
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	4b1c      	ldr	r3, [pc, #112]	; (8000a68 <remove_always_return_values+0xcc>)
 80009f6:	4a1f      	ldr	r2, [pc, #124]	; (8000a74 <remove_always_return_values+0xd8>)
 80009f8:	f000 f976 	bl	8000ce8 <_assert_true>
        child_list = &value->symbol_values_list_head;
 80009fc:	69bb      	ldr	r3, [r7, #24]
 80009fe:	3304      	adds	r3, #4
 8000a00:	613b      	str	r3, [r7, #16]

        if (!list_empty(child_list)) {
 8000a02:	6938      	ldr	r0, [r7, #16]
 8000a04:	f7ff ff58 	bl	80008b8 <list_empty>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d116      	bne.n	8000a3c <remove_always_return_values+0xa0>
            if (number_of_symbol_names == 1) {
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d10d      	bne.n	8000a30 <remove_always_return_values+0x94>
                ListNode * const child_node = child_list->next;
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	60fb      	str	r3, [r7, #12]
                // If this item has been returned more than once, free it.
                if (child_node->refcount < -1) {
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a22:	da0b      	bge.n	8000a3c <remove_always_return_values+0xa0>
                    list_remove_free(child_node, free_value, NULL);
 8000a24:	2200      	movs	r2, #0
 8000a26:	4914      	ldr	r1, [pc, #80]	; (8000a78 <remove_always_return_values+0xdc>)
 8000a28:	68f8      	ldr	r0, [r7, #12]
 8000a2a:	f7ff fef7 	bl	800081c <list_remove_free>
 8000a2e:	e005      	b.n	8000a3c <remove_always_return_values+0xa0>
                }
            } else {
                remove_always_return_values(child_list,
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	3b01      	subs	r3, #1
 8000a34:	4619      	mov	r1, r3
 8000a36:	6938      	ldr	r0, [r7, #16]
 8000a38:	f7ff ffb0 	bl	800099c <remove_always_return_values>
                                            number_of_symbol_names - 1);
            }
        }

        if (list_empty(child_list)) {
 8000a3c:	6938      	ldr	r0, [r7, #16]
 8000a3e:	f7ff ff3b 	bl	80008b8 <list_empty>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d004      	beq.n	8000a52 <remove_always_return_values+0xb6>
            list_remove_free(current, free_value, NULL);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	490b      	ldr	r1, [pc, #44]	; (8000a78 <remove_always_return_values+0xdc>)
 8000a4c:	69f8      	ldr	r0, [r7, #28]
 8000a4e:	f7ff fee5 	bl	800081c <list_remove_free>
        }
        current = next;
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	61fb      	str	r3, [r7, #28]
    while (current != map_head) {
 8000a56:	69fa      	ldr	r2, [r7, #28]
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d1bd      	bne.n	80009da <remove_always_return_values+0x3e>
    }
}
 8000a5e:	bf00      	nop
 8000a60:	3720      	adds	r7, #32
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	08007418 	.word	0x08007418
 8000a6c:	08007560 	.word	0x08007560
 8000a70:	080074f4 	.word	0x080074f4
 8000a74:	080074b8 	.word	0x080074b8
 8000a78:	080008f9 	.word	0x080008f9

08000a7c <check_for_leftover_values>:
/* Checks if there are any leftover values set up by the test that were never
 * retrieved through execution, and fail the test if that is the case.
 */
static int check_for_leftover_values(
        const ListNode * const map_head, const char * const error_message,
        const size_t number_of_symbol_names) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08c      	sub	sp, #48	; 0x30
 8000a80:	af02      	add	r7, sp, #8
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
    const ListNode *current;
    int symbols_with_leftover_values = 0;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	623b      	str	r3, [r7, #32]
    assert_true(map_head);
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f04f 0100 	mov.w	r1, #0
 8000a94:	f240 236e 	movw	r3, #622	; 0x26e
 8000a98:	9300      	str	r3, [sp, #0]
 8000a9a:	4b34      	ldr	r3, [pc, #208]	; (8000b6c <check_for_leftover_values+0xf0>)
 8000a9c:	4a34      	ldr	r2, [pc, #208]	; (8000b70 <check_for_leftover_values+0xf4>)
 8000a9e:	f000 f923 	bl	8000ce8 <_assert_true>
    assert_true(number_of_symbol_names);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f04f 0100 	mov.w	r1, #0
 8000aaa:	f240 236f 	movw	r3, #623	; 0x26f
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	4b2e      	ldr	r3, [pc, #184]	; (8000b6c <check_for_leftover_values+0xf0>)
 8000ab2:	4a30      	ldr	r2, [pc, #192]	; (8000b74 <check_for_leftover_values+0xf8>)
 8000ab4:	f000 f918 	bl	8000ce8 <_assert_true>

    for (current = map_head->next; current != map_head;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	627b      	str	r3, [r7, #36]	; 0x24
 8000abe:	e04c      	b.n	8000b5a <check_for_leftover_values+0xde>
         current = current->next) {
        const SymbolMapValue * const value =
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	61bb      	str	r3, [r7, #24]
            (SymbolMapValue*)current->value;
        const ListNode *child_list;
        assert_true(value);
 8000ac6:	69bb      	ldr	r3, [r7, #24]
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f04f 0100 	mov.w	r1, #0
 8000ace:	f240 2376 	movw	r3, #630	; 0x276
 8000ad2:	9300      	str	r3, [sp, #0]
 8000ad4:	4b25      	ldr	r3, [pc, #148]	; (8000b6c <check_for_leftover_values+0xf0>)
 8000ad6:	4a28      	ldr	r2, [pc, #160]	; (8000b78 <check_for_leftover_values+0xfc>)
 8000ad8:	f000 f906 	bl	8000ce8 <_assert_true>
        child_list = &value->symbol_values_list_head;
 8000adc:	69bb      	ldr	r3, [r7, #24]
 8000ade:	3304      	adds	r3, #4
 8000ae0:	617b      	str	r3, [r7, #20]

        if (!list_empty(child_list)) {
 8000ae2:	6978      	ldr	r0, [r7, #20]
 8000ae4:	f7ff fee8 	bl	80008b8 <list_empty>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d132      	bne.n	8000b54 <check_for_leftover_values+0xd8>
            if (number_of_symbol_names == 1) {
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d11f      	bne.n	8000b34 <check_for_leftover_values+0xb8>
                const ListNode *child_node;
                print_error(error_message, value->symbol_name);
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4619      	mov	r1, r3
 8000afa:	68b8      	ldr	r0, [r7, #8]
 8000afc:	f000 fb68 	bl	80011d0 <print_error>
                print_error("  Remaining item(s) declared at...\n");
 8000b00:	481e      	ldr	r0, [pc, #120]	; (8000b7c <check_for_leftover_values+0x100>)
 8000b02:	f000 fb65 	bl	80011d0 <print_error>

                for (child_node = child_list->next; child_node != child_list;
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	689b      	ldr	r3, [r3, #8]
 8000b0a:	61fb      	str	r3, [r7, #28]
 8000b0c:	e00d      	b.n	8000b2a <check_for_leftover_values+0xae>
                     child_node = child_node->next) {
                    const SourceLocation * const location = child_node->value;
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	613b      	str	r3, [r7, #16]
                    print_error("    " SOURCE_LOCATION_FORMAT "\n",
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	6819      	ldr	r1, [r3, #0]
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	4818      	ldr	r0, [pc, #96]	; (8000b80 <check_for_leftover_values+0x104>)
 8000b20:	f000 fb56 	bl	80011d0 <print_error>
                     child_node = child_node->next) {
 8000b24:	69fb      	ldr	r3, [r7, #28]
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	61fb      	str	r3, [r7, #28]
                for (child_node = child_list->next; child_node != child_list;
 8000b2a:	69fa      	ldr	r2, [r7, #28]
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d1ed      	bne.n	8000b0e <check_for_leftover_values+0x92>
 8000b32:	e00c      	b.n	8000b4e <check_for_leftover_values+0xd2>
                                location->file, location->line);
                }
            } else {
                print_error("%s.", value->symbol_name);
 8000b34:	69bb      	ldr	r3, [r7, #24]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4812      	ldr	r0, [pc, #72]	; (8000b84 <check_for_leftover_values+0x108>)
 8000b3c:	f000 fb48 	bl	80011d0 <print_error>
                check_for_leftover_values(child_list, error_message,
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	461a      	mov	r2, r3
 8000b46:	68b9      	ldr	r1, [r7, #8]
 8000b48:	6978      	ldr	r0, [r7, #20]
 8000b4a:	f7ff ff97 	bl	8000a7c <check_for_leftover_values>
                                          number_of_symbol_names - 1);
            }
            symbols_with_leftover_values ++;
 8000b4e:	6a3b      	ldr	r3, [r7, #32]
 8000b50:	3301      	adds	r3, #1
 8000b52:	623b      	str	r3, [r7, #32]
         current = current->next) {
 8000b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b56:	689b      	ldr	r3, [r3, #8]
 8000b58:	627b      	str	r3, [r7, #36]	; 0x24
    for (current = map_head->next; current != map_head;
 8000b5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d1ae      	bne.n	8000ac0 <check_for_leftover_values+0x44>
        }
    }
    return symbols_with_leftover_values;
 8000b62:	6a3b      	ldr	r3, [r7, #32]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3728      	adds	r7, #40	; 0x28
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	08007418 	.word	0x08007418
 8000b70:	08007560 	.word	0x08007560
 8000b74:	080074f4 	.word	0x080074f4
 8000b78:	080074b8 	.word	0x080074b8
 8000b7c:	0800756c 	.word	0x0800756c
 8000b80:	08007590 	.word	0x08007590
 8000b84:	0800759c 	.word	0x0800759c

08000b88 <values_equal_display_error>:


/* Returns 1 if the specified values are equal.  If the values are not equal
 * an error is displayed and 0 is returned. */
static int values_equal_display_error(const LargestIntegralType left,
                                      const LargestIntegralType right) {
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b089      	sub	sp, #36	; 0x24
 8000b8c:	af02      	add	r7, sp, #8
 8000b8e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000b92:	e9c7 2300 	strd	r2, r3, [r7]
    const int equal = left == right;
 8000b96:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000b9a:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000b9e:	42a2      	cmp	r2, r4
 8000ba0:	bf06      	itte	eq
 8000ba2:	4299      	cmpeq	r1, r3
 8000ba4:	2301      	moveq	r3, #1
 8000ba6:	2300      	movne	r3, #0
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	617b      	str	r3, [r7, #20]
    if (!equal) {
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d108      	bne.n	8000bc4 <values_equal_display_error+0x3c>
        print_error(LargestIntegralTypePrintfFormat " != "
 8000bb2:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000bb6:	e9cd 3400 	strd	r3, r4, [sp]
 8000bba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000bbe:	4804      	ldr	r0, [pc, #16]	; (8000bd0 <values_equal_display_error+0x48>)
 8000bc0:	f000 fb06 	bl	80011d0 <print_error>
                    LargestIntegralTypePrintfFormat "\n", left, right);
    }
    return equal;
 8000bc4:	697b      	ldr	r3, [r7, #20]
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	371c      	adds	r7, #28
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd90      	pop	{r4, r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	0800766c 	.word	0x0800766c

08000bd4 <values_not_equal_display_error>:

/* Returns 1 if the specified values are not equal.  If the values are equal
 * an error is displayed and 0 is returned. */
static int values_not_equal_display_error(const LargestIntegralType left,
                                          const LargestIntegralType right) {
 8000bd4:	b590      	push	{r4, r7, lr}
 8000bd6:	b089      	sub	sp, #36	; 0x24
 8000bd8:	af02      	add	r7, sp, #8
 8000bda:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000bde:	e9c7 2300 	strd	r2, r3, [r7]
    const int not_equal = left != right;
 8000be2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000be6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000bea:	42a2      	cmp	r2, r4
 8000bec:	bf0a      	itet	eq
 8000bee:	4299      	cmpeq	r1, r3
 8000bf0:	2301      	movne	r3, #1
 8000bf2:	2300      	moveq	r3, #0
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	617b      	str	r3, [r7, #20]
    if (!not_equal) {
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d108      	bne.n	8000c10 <values_not_equal_display_error+0x3c>
        print_error(LargestIntegralTypePrintfFormat " == "
 8000bfe:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000c02:	e9cd 3400 	strd	r3, r4, [sp]
 8000c06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000c0a:	4804      	ldr	r0, [pc, #16]	; (8000c1c <values_not_equal_display_error+0x48>)
 8000c0c:	f000 fae0 	bl	80011d0 <print_error>
                    LargestIntegralTypePrintfFormat "\n", left, right);
    }
    return not_equal;
 8000c10:	697b      	ldr	r3, [r7, #20]
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	371c      	adds	r7, #28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd90      	pop	{r4, r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	0800767c 	.word	0x0800767c

08000c20 <memory_equal_display_error>:


/* Determine whether the specified areas of memory are equal.  If they're equal
 * 1 is returned otherwise an error is displayed and 0 is returned. */
static int memory_equal_display_error(const char* const a, const char* const b,
                                      const size_t size) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	607a      	str	r2, [r7, #4]
    int differences = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61fb      	str	r3, [r7, #28]
    size_t i;
    for (i = 0; i < size; i++) {
 8000c30:	2300      	movs	r3, #0
 8000c32:	61bb      	str	r3, [r7, #24]
 8000c34:	e019      	b.n	8000c6a <memory_equal_display_error+0x4a>
        const char l = a[i];
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	75fb      	strb	r3, [r7, #23]
        const char r = b[i];
 8000c40:	68ba      	ldr	r2, [r7, #8]
 8000c42:	69bb      	ldr	r3, [r7, #24]
 8000c44:	4413      	add	r3, r2
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	75bb      	strb	r3, [r7, #22]
        if (l != r) {
 8000c4a:	7dfa      	ldrb	r2, [r7, #23]
 8000c4c:	7dbb      	ldrb	r3, [r7, #22]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d008      	beq.n	8000c64 <memory_equal_display_error+0x44>
            print_error("difference at offset %d 0x%02x 0x%02x\n", i, l, r);
 8000c52:	7dfa      	ldrb	r2, [r7, #23]
 8000c54:	7dbb      	ldrb	r3, [r7, #22]
 8000c56:	69b9      	ldr	r1, [r7, #24]
 8000c58:	480e      	ldr	r0, [pc, #56]	; (8000c94 <memory_equal_display_error+0x74>)
 8000c5a:	f000 fab9 	bl	80011d0 <print_error>
            differences ++;
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	3301      	adds	r3, #1
 8000c62:	61fb      	str	r3, [r7, #28]
    for (i = 0; i < size; i++) {
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	3301      	adds	r3, #1
 8000c68:	61bb      	str	r3, [r7, #24]
 8000c6a:	69ba      	ldr	r2, [r7, #24]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d3e1      	bcc.n	8000c36 <memory_equal_display_error+0x16>
        }
    }
    if (differences) {
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d007      	beq.n	8000c88 <memory_equal_display_error+0x68>
        print_error("%d bytes of 0x%08x and 0x%08x differ\n", differences,
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	69f9      	ldr	r1, [r7, #28]
 8000c7e:	4806      	ldr	r0, [pc, #24]	; (8000c98 <memory_equal_display_error+0x78>)
 8000c80:	f000 faa6 	bl	80011d0 <print_error>
                    a, b);
        return 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	e000      	b.n	8000c8a <memory_equal_display_error+0x6a>
    }
    return 1;
 8000c88:	2301      	movs	r3, #1
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3720      	adds	r7, #32
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	08007734 	.word	0x08007734
 8000c98:	0800775c 	.word	0x0800775c

08000c9c <mock_assert>:
}


// Replacement for assert.
void mock_assert(const int result, const char* const expression,
                 const char* const file, const int line) {
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
 8000ca8:	603b      	str	r3, [r7, #0]
    if (!result) {
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d110      	bne.n	8000cd2 <mock_assert+0x36>
        if (global_expecting_assert) {
 8000cb0:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <mock_assert+0x40>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d004      	beq.n	8000cc2 <mock_assert+0x26>
            longjmp(global_expect_assert_env, (int)expression);
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4808      	ldr	r0, [pc, #32]	; (8000ce0 <mock_assert+0x44>)
 8000cbe:	f7ff fa8d 	bl	80001dc <longjmp>
        } else {
            print_error("ASSERT: %s\n", expression);
 8000cc2:	68b9      	ldr	r1, [r7, #8]
 8000cc4:	4807      	ldr	r0, [pc, #28]	; (8000ce4 <mock_assert+0x48>)
 8000cc6:	f000 fa83 	bl	80011d0 <print_error>
            _fail(file, line);
 8000cca:	6839      	ldr	r1, [r7, #0]
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f000 fa0b 	bl	80010e8 <_fail>
        }
    }
}
 8000cd2:	bf00      	nop
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	200000ec 	.word	0x200000ec
 8000ce0:	20000270 	.word	0x20000270
 8000ce4:	08007918 	.word	0x08007918

08000ce8 <_assert_true>:


void _assert_true(const LargestIntegralType result,
                  const char * const expression,
                  const char * const file, const int line) {
 8000ce8:	b590      	push	{r4, r7, lr}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000cf2:	607a      	str	r2, [r7, #4]
 8000cf4:	603b      	str	r3, [r7, #0]
    if (!result) {
 8000cf6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000cfa:	4323      	orrs	r3, r4
 8000cfc:	d107      	bne.n	8000d0e <_assert_true+0x26>
        print_error("%s\n", expression);
 8000cfe:	6879      	ldr	r1, [r7, #4]
 8000d00:	4805      	ldr	r0, [pc, #20]	; (8000d18 <_assert_true+0x30>)
 8000d02:	f000 fa65 	bl	80011d0 <print_error>
        _fail(file, line);
 8000d06:	6a39      	ldr	r1, [r7, #32]
 8000d08:	6838      	ldr	r0, [r7, #0]
 8000d0a:	f000 f9ed 	bl	80010e8 <_fail>
    }
}
 8000d0e:	bf00      	nop
 8000d10:	3714      	adds	r7, #20
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd90      	pop	{r4, r7, pc}
 8000d16:	bf00      	nop
 8000d18:	08007924 	.word	0x08007924

08000d1c <_assert_int_equal>:

void _assert_int_equal(
        const LargestIntegralType a, const LargestIntegralType b,
        const char * const file, const int line) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000d26:	e9c7 2300 	strd	r2, r3, [r7]
    if (!values_equal_display_error(a, b)) {
 8000d2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d32:	f7ff ff29 	bl	8000b88 <values_equal_display_error>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d103      	bne.n	8000d44 <_assert_int_equal+0x28>
        _fail(file, line);
 8000d3c:	69f9      	ldr	r1, [r7, #28]
 8000d3e:	69b8      	ldr	r0, [r7, #24]
 8000d40:	f000 f9d2 	bl	80010e8 <_fail>
    }
}
 8000d44:	bf00      	nop
 8000d46:	3710      	adds	r7, #16
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <_assert_int_not_equal>:


void _assert_int_not_equal(
        const LargestIntegralType a, const LargestIntegralType b,
        const char * const file, const int line) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000d56:	e9c7 2300 	strd	r2, r3, [r7]
    if (!values_not_equal_display_error(a, b)) {
 8000d5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d62:	f7ff ff37 	bl	8000bd4 <values_not_equal_display_error>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d103      	bne.n	8000d74 <_assert_int_not_equal+0x28>
        _fail(file, line);
 8000d6c:	69f9      	ldr	r1, [r7, #28]
 8000d6e:	69b8      	ldr	r0, [r7, #24]
 8000d70:	f000 f9ba 	bl	80010e8 <_fail>
    }
}
 8000d74:	bf00      	nop
 8000d76:	3710      	adds	r7, #16
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <_assert_memory_equal>:
}


void _assert_memory_equal(const void * const a, const void * const b,
                          const size_t size, const char* const file,
                          const int line) {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
 8000d88:	603b      	str	r3, [r7, #0]
    if (!memory_equal_display_error((const char*)a, (const char*)b, size)) {
 8000d8a:	687a      	ldr	r2, [r7, #4]
 8000d8c:	68b9      	ldr	r1, [r7, #8]
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f7ff ff46 	bl	8000c20 <memory_equal_display_error>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d103      	bne.n	8000da2 <_assert_memory_equal+0x26>
        _fail(file, line);
 8000d9a:	69b9      	ldr	r1, [r7, #24]
 8000d9c:	6838      	ldr	r0, [r7, #0]
 8000d9e:	f000 f9a3 	bl	80010e8 <_fail>
    }
}
 8000da2:	bf00      	nop
 8000da4:	3710      	adds	r7, #16
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <get_allocated_blocks_list>:
    }
}


// Get the list of allocated blocks.
static ListNode* get_allocated_blocks_list() {
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
    // If it initialized, initialize the list of allocated blocks.
    if (!global_allocated_blocks.value) {
 8000db0:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <get_allocated_blocks_list+0x20>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d105      	bne.n	8000dc4 <get_allocated_blocks_list+0x18>
        list_initialize(&global_allocated_blocks);
 8000db8:	4804      	ldr	r0, [pc, #16]	; (8000dcc <get_allocated_blocks_list+0x20>)
 8000dba:	f7ff fcb5 	bl	8000728 <list_initialize>
        global_allocated_blocks.value = (void*)1;
 8000dbe:	4b03      	ldr	r3, [pc, #12]	; (8000dcc <get_allocated_blocks_list+0x20>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	601a      	str	r2, [r3, #0]
    }
    return &global_allocated_blocks;
 8000dc4:	4b01      	ldr	r3, [pc, #4]	; (8000dcc <get_allocated_blocks_list+0x20>)
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000120 	.word	0x20000120

08000dd0 <_test_malloc>:

// Use the real malloc in this function.
#undef malloc
void* _test_malloc(const size_t size, const char* file, const int line) {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08c      	sub	sp, #48	; 0x30
 8000dd4:	af02      	add	r7, sp, #8
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
    char* ptr;
    MallocBlockInfo *block_info;
    ListNode * const block_list = get_allocated_blocks_list();
 8000ddc:	f7ff ffe6 	bl	8000dac <get_allocated_blocks_list>
 8000de0:	6278      	str	r0, [r7, #36]	; 0x24
    const size_t allocate_size = size + (MALLOC_GUARD_SIZE * 2) +
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	3348      	adds	r3, #72	; 0x48
 8000de6:	623b      	str	r3, [r7, #32]
        sizeof(*block_info) + MALLOC_ALIGNMENT;
    char* const block = (char*)malloc(allocate_size);
 8000de8:	6a38      	ldr	r0, [r7, #32]
 8000dea:	f005 fdd7 	bl	800699c <malloc>
 8000dee:	4603      	mov	r3, r0
 8000df0:	61fb      	str	r3, [r7, #28]
    assert_true(block);
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f04f 0100 	mov.w	r1, #0
 8000dfa:	f240 5347 	movw	r3, #1351	; 0x547
 8000dfe:	9300      	str	r3, [sp, #0]
 8000e00:	4b1e      	ldr	r3, [pc, #120]	; (8000e7c <_test_malloc+0xac>)
 8000e02:	4a1f      	ldr	r2, [pc, #124]	; (8000e80 <_test_malloc+0xb0>)
 8000e04:	f7ff ff70 	bl	8000ce8 <_assert_true>

    // Calculate the returned address.
    ptr = (char*)(((size_t)block + MALLOC_GUARD_SIZE + sizeof(*block_info) +
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	3338      	adds	r3, #56	; 0x38
                  MALLOC_ALIGNMENT) & ~(MALLOC_ALIGNMENT - 1));
 8000e0c:	f023 0303 	bic.w	r3, r3, #3
    ptr = (char*)(((size_t)block + MALLOC_GUARD_SIZE + sizeof(*block_info) +
 8000e10:	61bb      	str	r3, [r7, #24]

    // Initialize the guard blocks.
    memset(ptr - MALLOC_GUARD_SIZE, MALLOC_GUARD_PATTERN, MALLOC_GUARD_SIZE);
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	3b10      	subs	r3, #16
 8000e16:	2210      	movs	r2, #16
 8000e18:	21ef      	movs	r1, #239	; 0xef
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f005 fdd9 	bl	80069d2 <memset>
    memset(ptr + size, MALLOC_GUARD_PATTERN, MALLOC_GUARD_SIZE);
 8000e20:	69ba      	ldr	r2, [r7, #24]
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	4413      	add	r3, r2
 8000e26:	2210      	movs	r2, #16
 8000e28:	21ef      	movs	r1, #239	; 0xef
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f005 fdd1 	bl	80069d2 <memset>
    memset(ptr, MALLOC_ALLOC_PATTERN, size);
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	21ba      	movs	r1, #186	; 0xba
 8000e34:	69b8      	ldr	r0, [r7, #24]
 8000e36:	f005 fdcc 	bl	80069d2 <memset>

    block_info = (MallocBlockInfo*)(ptr - (MALLOC_GUARD_SIZE +
 8000e3a:	69bb      	ldr	r3, [r7, #24]
 8000e3c:	3b34      	subs	r3, #52	; 0x34
 8000e3e:	617b      	str	r3, [r7, #20]
                                             sizeof(*block_info)));
    set_source_location(&block_info->location, file, line);
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	330c      	adds	r3, #12
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	68b9      	ldr	r1, [r7, #8]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fbdb 	bl	8000604 <set_source_location>
    block_info->allocated_size = allocate_size;
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	6a3a      	ldr	r2, [r7, #32]
 8000e52:	605a      	str	r2, [r3, #4]
    block_info->size = size;
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	609a      	str	r2, [r3, #8]
    block_info->block = block;
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	69fa      	ldr	r2, [r7, #28]
 8000e5e:	601a      	str	r2, [r3, #0]
    block_info->node.value = block_info;
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	697a      	ldr	r2, [r7, #20]
 8000e64:	615a      	str	r2, [r3, #20]
    list_add(block_list, &block_info->node);
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3314      	adds	r3, #20
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000e6e:	f7ff fc73 	bl	8000758 <list_add>
    return ptr;
 8000e72:	69bb      	ldr	r3, [r7, #24]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3728      	adds	r7, #40	; 0x28
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	08007418 	.word	0x08007418
 8000e80:	08007928 	.word	0x08007928

08000e84 <_test_free>:
}


// Use the real free in this function.
#undef free
void _test_free(void* const ptr, const char* file, const int line) {
 8000e84:	b5b0      	push	{r4, r5, r7, lr}
 8000e86:	b08e      	sub	sp, #56	; 0x38
 8000e88:	af02      	add	r7, sp, #8
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
    unsigned int i;
    char *block = (char*)ptr;
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	627b      	str	r3, [r7, #36]	; 0x24
    MallocBlockInfo *block_info;
    _assert_true((int)ptr, "ptr", file, line);
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	4618      	mov	r0, r3
 8000e98:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	4a2f      	ldr	r2, [pc, #188]	; (8000f60 <_test_free+0xdc>)
 8000ea4:	f7ff ff20 	bl	8000ce8 <_assert_true>
    block_info = (MallocBlockInfo*)(block - (MALLOC_GUARD_SIZE +
 8000ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eaa:	3b34      	subs	r3, #52	; 0x34
 8000eac:	623b      	str	r3, [r7, #32]
                                               sizeof(*block_info)));
    // Check the guard blocks.
    {
        char *guards[2] = {block - MALLOC_GUARD_SIZE,
 8000eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb0:	3b10      	subs	r3, #16
 8000eb2:	613b      	str	r3, [r7, #16]
                           block + block_info->size};
 8000eb4:	6a3b      	ldr	r3, [r7, #32]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000eba:	4413      	add	r3, r2
        char *guards[2] = {block - MALLOC_GUARD_SIZE,
 8000ebc:	617b      	str	r3, [r7, #20]
        for (i = 0; i < ARRAY_LENGTH(guards); i++) {
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ec2:	e032      	b.n	8000f2a <_test_free+0xa6>
            unsigned int j;
            char * const guard = guards[i];
 8000ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000ecc:	4413      	add	r3, r2
 8000ece:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000ed2:	61fb      	str	r3, [r7, #28]
            for (j = 0; j < MALLOC_GUARD_SIZE; j++) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ed8:	e021      	b.n	8000f1e <_test_free+0x9a>
                const char diff = guard[j] - MALLOC_GUARD_PATTERN;
 8000eda:	69fa      	ldr	r2, [r7, #28]
 8000edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ede:	4413      	add	r3, r2
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	3311      	adds	r3, #17
 8000ee4:	76fb      	strb	r3, [r7, #27]
                if (diff) {
 8000ee6:	7efb      	ldrb	r3, [r7, #27]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d015      	beq.n	8000f18 <_test_free+0x94>
                    print_error(
 8000eec:	68f8      	ldr	r0, [r7, #12]
 8000eee:	6a3b      	ldr	r3, [r7, #32]
 8000ef0:	689c      	ldr	r4, [r3, #8]
 8000ef2:	6a3b      	ldr	r3, [r7, #32]
 8000ef4:	68dd      	ldr	r5, [r3, #12]
 8000ef6:	6a3b      	ldr	r3, [r7, #32]
 8000ef8:	691b      	ldr	r3, [r3, #16]
                        "Guard block of 0x%08x size=%d allocated by "
                        SOURCE_LOCATION_FORMAT " at 0x%08x is corrupt\n",
                        (size_t)ptr, block_info->size,
                        block_info->location.file, block_info->location.line,
                        (size_t)&guard[j]);
 8000efa:	69f9      	ldr	r1, [r7, #28]
 8000efc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000efe:	440a      	add	r2, r1
                    print_error(
 8000f00:	9201      	str	r2, [sp, #4]
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	462b      	mov	r3, r5
 8000f06:	4622      	mov	r2, r4
 8000f08:	4601      	mov	r1, r0
 8000f0a:	4816      	ldr	r0, [pc, #88]	; (8000f64 <_test_free+0xe0>)
 8000f0c:	f000 f960 	bl	80011d0 <print_error>
                    _fail(file, line);
 8000f10:	6879      	ldr	r1, [r7, #4]
 8000f12:	68b8      	ldr	r0, [r7, #8]
 8000f14:	f000 f8e8 	bl	80010e8 <_fail>
            for (j = 0; j < MALLOC_GUARD_SIZE; j++) {
 8000f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f20:	2b0f      	cmp	r3, #15
 8000f22:	d9da      	bls.n	8000eda <_test_free+0x56>
        for (i = 0; i < ARRAY_LENGTH(guards); i++) {
 8000f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f26:	3301      	adds	r3, #1
 8000f28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d9c9      	bls.n	8000ec4 <_test_free+0x40>
                }
            }
        }
    }
    list_remove(&block_info->node, NULL, NULL);
 8000f30:	6a3b      	ldr	r3, [r7, #32]
 8000f32:	3314      	adds	r3, #20
 8000f34:	2200      	movs	r2, #0
 8000f36:	2100      	movs	r1, #0
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fc41 	bl	80007c0 <list_remove>

    block = block_info->block;
 8000f3e:	6a3b      	ldr	r3, [r7, #32]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
    memset(block, MALLOC_FREE_PATTERN, block_info->allocated_size);
 8000f44:	6a3b      	ldr	r3, [r7, #32]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	21cd      	movs	r1, #205	; 0xcd
 8000f4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000f4e:	f005 fd40 	bl	80069d2 <memset>
    free(block);
 8000f52:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000f54:	f005 fd2a 	bl	80069ac <free>
}
 8000f58:	bf00      	nop
 8000f5a:	3730      	adds	r7, #48	; 0x30
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f60:	08007930 	.word	0x08007930
 8000f64:	08007934 	.word	0x08007934

08000f68 <check_point_allocated_blocks>:
#define free test_free


// Crudely checkpoint the current heap state.
static const ListNode* check_point_allocated_blocks() {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
    return get_allocated_blocks_list()->prev;
 8000f6c:	f7ff ff1e 	bl	8000dac <get_allocated_blocks_list>
 8000f70:	4603      	mov	r3, r0
 8000f72:	68db      	ldr	r3, [r3, #12]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <display_allocated_blocks>:


/* Display the blocks allocated after the specified check point.  This
 * function returns the number of blocks displayed. */
static int display_allocated_blocks(const ListNode * const check_point) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af02      	add	r7, sp, #8
 8000f7e:	6078      	str	r0, [r7, #4]
    const ListNode * const head = get_allocated_blocks_list();
 8000f80:	f7ff ff14 	bl	8000dac <get_allocated_blocks_list>
 8000f84:	60f8      	str	r0, [r7, #12]
    const ListNode *node;
    int allocated_blocks = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	613b      	str	r3, [r7, #16]
    assert_true(check_point);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f04f 0100 	mov.w	r1, #0
 8000f92:	f240 539c 	movw	r3, #1436	; 0x59c
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	4b1f      	ldr	r3, [pc, #124]	; (8001018 <display_allocated_blocks+0xa0>)
 8000f9a:	4a20      	ldr	r2, [pc, #128]	; (800101c <display_allocated_blocks+0xa4>)
 8000f9c:	f7ff fea4 	bl	8000ce8 <_assert_true>
    assert_true(check_point->next);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f04f 0100 	mov.w	r1, #0
 8000faa:	f240 539d 	movw	r3, #1437	; 0x59d
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	4b19      	ldr	r3, [pc, #100]	; (8001018 <display_allocated_blocks+0xa0>)
 8000fb2:	4a1b      	ldr	r2, [pc, #108]	; (8001020 <display_allocated_blocks+0xa8>)
 8000fb4:	f7ff fe98 	bl	8000ce8 <_assert_true>

    for (node = check_point->next; node != head; node = node->next) {
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	e022      	b.n	8001006 <display_allocated_blocks+0x8e>
        const MallocBlockInfo * const block_info = node->value;
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	60bb      	str	r3, [r7, #8]
        assert_true(block_info);
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f04f 0100 	mov.w	r1, #0
 8000fce:	f240 53a1 	movw	r3, #1441	; 0x5a1
 8000fd2:	9300      	str	r3, [sp, #0]
 8000fd4:	4b10      	ldr	r3, [pc, #64]	; (8001018 <display_allocated_blocks+0xa0>)
 8000fd6:	4a13      	ldr	r2, [pc, #76]	; (8001024 <display_allocated_blocks+0xac>)
 8000fd8:	f7ff fe86 	bl	8000ce8 <_assert_true>

        if (!allocated_blocks) {
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d102      	bne.n	8000fe8 <display_allocated_blocks+0x70>
            print_error("Blocks allocated...\n");
 8000fe2:	4811      	ldr	r0, [pc, #68]	; (8001028 <display_allocated_blocks+0xb0>)
 8000fe4:	f000 f8f4 	bl	80011d0 <print_error>
        }
        print_error("  0x%08x : " SOURCE_LOCATION_FORMAT "\n",
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	6819      	ldr	r1, [r3, #0]
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	68da      	ldr	r2, [r3, #12]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	691b      	ldr	r3, [r3, #16]
 8000ff4:	480d      	ldr	r0, [pc, #52]	; (800102c <display_allocated_blocks+0xb4>)
 8000ff6:	f000 f8eb 	bl	80011d0 <print_error>
                    block_info->block, block_info->location.file,
                    block_info->location.line);
        allocated_blocks ++;
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	613b      	str	r3, [r7, #16]
    for (node = check_point->next; node != head; node = node->next) {
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	617b      	str	r3, [r7, #20]
 8001006:	697a      	ldr	r2, [r7, #20]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	429a      	cmp	r2, r3
 800100c:	d1d8      	bne.n	8000fc0 <display_allocated_blocks+0x48>
    }
    return allocated_blocks;
 800100e:	693b      	ldr	r3, [r7, #16]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3718      	adds	r7, #24
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	08007418 	.word	0x08007418
 800101c:	0800797c 	.word	0x0800797c
 8001020:	08007988 	.word	0x08007988
 8001024:	0800799c 	.word	0x0800799c
 8001028:	080079a8 	.word	0x080079a8
 800102c:	080079c0 	.word	0x080079c0

08001030 <free_allocated_blocks>:


// Free all blocks allocated after the specified check point.
static void free_allocated_blocks(const ListNode * const check_point) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af02      	add	r7, sp, #8
 8001036:	6078      	str	r0, [r7, #4]
    const ListNode * const head = get_allocated_blocks_list();
 8001038:	f7ff feb8 	bl	8000dac <get_allocated_blocks_list>
 800103c:	6138      	str	r0, [r7, #16]
    const ListNode *node;
    assert_true(check_point);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4618      	mov	r0, r3
 8001042:	f04f 0100 	mov.w	r1, #0
 8001046:	f240 53b3 	movw	r3, #1459	; 0x5b3
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	4b14      	ldr	r3, [pc, #80]	; (80010a0 <free_allocated_blocks+0x70>)
 800104e:	4a15      	ldr	r2, [pc, #84]	; (80010a4 <free_allocated_blocks+0x74>)
 8001050:	f7ff fe4a 	bl	8000ce8 <_assert_true>

    node = check_point->next;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	617b      	str	r3, [r7, #20]
    assert_true(node);
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	4618      	mov	r0, r3
 800105e:	f04f 0100 	mov.w	r1, #0
 8001062:	f240 53b6 	movw	r3, #1462	; 0x5b6
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <free_allocated_blocks+0x70>)
 800106a:	4a0f      	ldr	r2, [pc, #60]	; (80010a8 <free_allocated_blocks+0x78>)
 800106c:	f7ff fe3c 	bl	8000ce8 <_assert_true>

    while (node != head) {
 8001070:	e00d      	b.n	800108e <free_allocated_blocks+0x5e>
        MallocBlockInfo * const block_info = (MallocBlockInfo*)node->value;
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	60fb      	str	r3, [r7, #12]
        node = node->next;
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	617b      	str	r3, [r7, #20]
        free((char*)block_info + sizeof(*block_info) + MALLOC_GUARD_SIZE);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	3334      	adds	r3, #52	; 0x34
 8001082:	f240 52bb 	movw	r2, #1467	; 0x5bb
 8001086:	4906      	ldr	r1, [pc, #24]	; (80010a0 <free_allocated_blocks+0x70>)
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fefb 	bl	8000e84 <_test_free>
    while (node != head) {
 800108e:	697a      	ldr	r2, [r7, #20]
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	429a      	cmp	r2, r3
 8001094:	d1ed      	bne.n	8001072 <free_allocated_blocks+0x42>
    }
}
 8001096:	bf00      	nop
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	08007418 	.word	0x08007418
 80010a4:	0800797c 	.word	0x0800797c
 80010a8:	080074cc 	.word	0x080074cc

080010ac <fail_if_blocks_allocated>:


// Fail if any any blocks are allocated after the specified check point.
static void fail_if_blocks_allocated(const ListNode * const check_point,
                                     const char * const test_name) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
    const int allocated_blocks = display_allocated_blocks(check_point);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ff5e 	bl	8000f78 <display_allocated_blocks>
 80010bc:	60f8      	str	r0, [r7, #12]
    if (allocated_blocks) {
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d00a      	beq.n	80010da <fail_if_blocks_allocated+0x2e>
        free_allocated_blocks(check_point);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ffb3 	bl	8001030 <free_allocated_blocks>
        print_error("ERROR: %s leaked %d block(s)\n", test_name,
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	6839      	ldr	r1, [r7, #0]
 80010ce:	4805      	ldr	r0, [pc, #20]	; (80010e4 <fail_if_blocks_allocated+0x38>)
 80010d0:	f000 f87e 	bl	80011d0 <print_error>
                    allocated_blocks);
        exit_test(1);
 80010d4:	2001      	movs	r0, #1
 80010d6:	f7ff fa5b 	bl	8000590 <exit_test>
    }
}
 80010da:	bf00      	nop
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	080079d4 	.word	0x080079d4

080010e8 <_fail>:


void _fail(const char * const file, const int line) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
    print_error("ERROR: " SOURCE_LOCATION_FORMAT " Failure!\n", file, line);
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	6879      	ldr	r1, [r7, #4]
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <_fail+0x24>)
 80010f8:	f000 f86a 	bl	80011d0 <print_error>
    exit_test(1);
 80010fc:	2001      	movs	r0, #1
 80010fe:	f7ff fa47 	bl	8000590 <exit_test>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	080079f4 	.word	0x080079f4

08001110 <exception_handler>:


#ifndef _WIN32
static void exception_handler(int sig) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
    print_error("%s\n", strsignal(sig));
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f005 fd4f 	bl	8006bbc <strsignal>
 800111e:	4603      	mov	r3, r0
 8001120:	4619      	mov	r1, r3
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <exception_handler+0x28>)
 8001124:	f000 f854 	bl	80011d0 <print_error>
    exit_test(1);
 8001128:	2001      	movs	r0, #1
 800112a:	f7ff fa31 	bl	8000590 <exit_test>
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	08007924 	.word	0x08007924

0800113c <vprint_message>:
}
#endif // !_WIN32


// Standard output and error print methods.
void vprint_message(const char* const format, va_list args) {
 800113c:	b580      	push	{r7, lr}
 800113e:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
 8001142:	af00      	add	r7, sp, #0
 8001144:	1d3b      	adds	r3, r7, #4
 8001146:	6018      	str	r0, [r3, #0]
 8001148:	463b      	mov	r3, r7
 800114a:	6019      	str	r1, [r3, #0]
    char buffer[1024];
    vsnprintf(buffer, sizeof(buffer), format, args);
 800114c:	463b      	mov	r3, r7
 800114e:	1d3a      	adds	r2, r7, #4
 8001150:	f107 0008 	add.w	r0, r7, #8
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	6812      	ldr	r2, [r2, #0]
 8001158:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800115c:	f005 fdfe 	bl	8006d5c <vsniprintf>
//    puts(buffer);
    debug_info(buffer);
 8001160:	f107 0308 	add.w	r3, r7, #8
 8001164:	4618      	mov	r0, r3
 8001166:	f004 fe69 	bl	8005e3c <debug_info>
#ifdef _WIN32
    OutputDebugString(buffer);
#endif // _WIN32
}
 800116a:	bf00      	nop
 800116c:	f507 6781 	add.w	r7, r7, #1032	; 0x408
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <vprint_error>:


void vprint_error(const char* const format, va_list args) {
 8001174:	b580      	push	{r7, lr}
 8001176:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
 800117a:	af00      	add	r7, sp, #0
 800117c:	1d3b      	adds	r3, r7, #4
 800117e:	6018      	str	r0, [r3, #0]
 8001180:	463b      	mov	r3, r7
 8001182:	6019      	str	r1, [r3, #0]
    char buffer[1024];
    vsnprintf(buffer, sizeof(buffer), format, args);
 8001184:	463b      	mov	r3, r7
 8001186:	1d3a      	adds	r2, r7, #4
 8001188:	f107 0008 	add.w	r0, r7, #8
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6812      	ldr	r2, [r2, #0]
 8001190:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001194:	f005 fde2 	bl	8006d5c <vsniprintf>
//    fputs(buffer, stderr);
    debug_error(buffer);
 8001198:	f107 0308 	add.w	r3, r7, #8
 800119c:	4618      	mov	r0, r3
 800119e:	f004 fe93 	bl	8005ec8 <debug_error>
#ifdef _WIN32
    OutputDebugString(buffer);
#endif // _WIN32
}
 80011a2:	bf00      	nop
 80011a4:	f507 6781 	add.w	r7, r7, #1032	; 0x408
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <print_message>:


void print_message(const char* const format, ...) {
 80011ac:	b40f      	push	{r0, r1, r2, r3}
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b082      	sub	sp, #8
 80011b2:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	607b      	str	r3, [r7, #4]
    vprint_message(format, args);
 80011ba:	6879      	ldr	r1, [r7, #4]
 80011bc:	6938      	ldr	r0, [r7, #16]
 80011be:	f7ff ffbd 	bl	800113c <vprint_message>
    va_end(args);
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011cc:	b004      	add	sp, #16
 80011ce:	4770      	bx	lr

080011d0 <print_error>:


void print_error(const char* const format, ...) {
 80011d0:	b40f      	push	{r0, r1, r2, r3}
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	607b      	str	r3, [r7, #4]
    vprint_error(format, args);
 80011de:	6879      	ldr	r1, [r7, #4]
 80011e0:	6938      	ldr	r0, [r7, #16]
 80011e2:	f7ff ffc7 	bl	8001174 <vprint_error>
    va_end(args);
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011f0:	b004      	add	sp, #16
 80011f2:	4770      	bx	lr

080011f4 <_run_test>:


int _run_test(
        const char * const function_name,  const UnitTestFunction Function,
        void ** const state, const UnitTestFunctionType function_type,
        const void* const heap_check_point) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	; 0x28
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
 8001200:	70fb      	strb	r3, [r7, #3]
    const ListNode * const check_point = heap_check_point ?
        heap_check_point : check_point_allocated_blocks();
 8001202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001204:	2b00      	cmp	r3, #0
 8001206:	d103      	bne.n	8001210 <_run_test+0x1c>
 8001208:	f7ff feae 	bl	8000f68 <check_point_allocated_blocks>
 800120c:	4603      	mov	r3, r0
 800120e:	e000      	b.n	8001212 <_run_test+0x1e>
 8001210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    const ListNode * const check_point = heap_check_point ?
 8001212:	627b      	str	r3, [r7, #36]	; 0x24
    void *current_state = NULL;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
    int rc = 1;
 8001218:	2301      	movs	r3, #1
 800121a:	623b      	str	r3, [r7, #32]
    int handle_exceptions = 1;
 800121c:	2301      	movs	r3, #1
 800121e:	61fb      	str	r3, [r7, #28]
#endif // _WIN32
#if UNIT_TESTING_DEBUG
    handle_exceptions = 0;
#endif // UNIT_TESTING_DEBUG

    if (handle_exceptions) {
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d015      	beq.n	8001252 <_run_test+0x5e>
#ifndef _WIN32
        unsigned int i;
        for (i = 0; i < ARRAY_LENGTH(exception_signals); i++) {
 8001226:	2300      	movs	r3, #0
 8001228:	61bb      	str	r3, [r7, #24]
 800122a:	e00f      	b.n	800124c <_run_test+0x58>
            default_signal_functions[i] = signal(
 800122c:	4a36      	ldr	r2, [pc, #216]	; (8001308 <_run_test+0x114>)
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001234:	4935      	ldr	r1, [pc, #212]	; (800130c <_run_test+0x118>)
 8001236:	4618      	mov	r0, r3
 8001238:	f005 fcb8 	bl	8006bac <signal>
 800123c:	4601      	mov	r1, r0
 800123e:	4a34      	ldr	r2, [pc, #208]	; (8001310 <_run_test+0x11c>)
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (i = 0; i < ARRAY_LENGTH(exception_signals); i++) {
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	3301      	adds	r3, #1
 800124a:	61bb      	str	r3, [r7, #24]
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	2b04      	cmp	r3, #4
 8001250:	d9ec      	bls.n	800122c <_run_test+0x38>
        previous_exception_filter = SetUnhandledExceptionFilter(
            exception_filter);
#endif // !_WIN32
    }

    if (function_type == UNIT_TEST_FUNCTION_TYPE_TEST) {
 8001252:	78fb      	ldrb	r3, [r7, #3]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d103      	bne.n	8001260 <_run_test+0x6c>
        print_message("%s: Starting test\n", function_name);
 8001258:	68f9      	ldr	r1, [r7, #12]
 800125a:	482e      	ldr	r0, [pc, #184]	; (8001314 <_run_test+0x120>)
 800125c:	f7ff ffa6 	bl	80011ac <print_message>
    }
    initialize_testing(function_name);
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	f7ff f9ef 	bl	8000644 <initialize_testing>
    global_running_test = 1;
 8001266:	4b2c      	ldr	r3, [pc, #176]	; (8001318 <_run_test+0x124>)
 8001268:	2201      	movs	r2, #1
 800126a:	601a      	str	r2, [r3, #0]
    if (setjmp(global_run_test_env) == 0) {
 800126c:	482b      	ldr	r0, [pc, #172]	; (800131c <_run_test+0x128>)
 800126e:	f7fe ffaf 	bl	80001d0 <setjmp>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d120      	bne.n	80012ba <_run_test+0xc6>
        Function(state ? state : &current_state);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d102      	bne.n	8001284 <_run_test+0x90>
 800127e:	f107 0310 	add.w	r3, r7, #16
 8001282:	e000      	b.n	8001286 <_run_test+0x92>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	68ba      	ldr	r2, [r7, #8]
 8001288:	4618      	mov	r0, r3
 800128a:	4790      	blx	r2
        fail_if_leftover_values(function_name);
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f7ff f9f5 	bl	800067c <fail_if_leftover_values>

        /* If this is a setup function then ignore any allocated blocks
         * only ensure they're deallocated on tear down. */
        if (function_type != UNIT_TEST_FUNCTION_TYPE_SETUP) {
 8001292:	78fb      	ldrb	r3, [r7, #3]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d003      	beq.n	80012a0 <_run_test+0xac>
            fail_if_blocks_allocated(check_point, function_name);
 8001298:	68f9      	ldr	r1, [r7, #12]
 800129a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800129c:	f7ff ff06 	bl	80010ac <fail_if_blocks_allocated>
        }

        global_running_test = 0;
 80012a0:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <_run_test+0x124>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]

        if (function_type == UNIT_TEST_FUNCTION_TYPE_TEST) {
 80012a6:	78fb      	ldrb	r3, [r7, #3]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d103      	bne.n	80012b4 <_run_test+0xc0>
            print_message("%s: Test completed successfully.\n", function_name);
 80012ac:	68f9      	ldr	r1, [r7, #12]
 80012ae:	481c      	ldr	r0, [pc, #112]	; (8001320 <_run_test+0x12c>)
 80012b0:	f7ff ff7c 	bl	80011ac <print_message>
        }
        rc = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	623b      	str	r3, [r7, #32]
 80012b8:	e006      	b.n	80012c8 <_run_test+0xd4>
    } else {
        global_running_test = 0;
 80012ba:	4b17      	ldr	r3, [pc, #92]	; (8001318 <_run_test+0x124>)
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
        print_message("%s: Test failed.\n", function_name);
 80012c0:	68f9      	ldr	r1, [r7, #12]
 80012c2:	4818      	ldr	r0, [pc, #96]	; (8001324 <_run_test+0x130>)
 80012c4:	f7ff ff72 	bl	80011ac <print_message>
    }
    teardown_testing(function_name);
 80012c8:	68f8      	ldr	r0, [r7, #12]
 80012ca:	f7ff fa0b 	bl	80006e4 <teardown_testing>

    if (handle_exceptions) {
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d013      	beq.n	80012fc <_run_test+0x108>
#ifndef _WIN32
        unsigned int i;
        for (i = 0; i < ARRAY_LENGTH(exception_signals); i++) {
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
 80012d8:	e00d      	b.n	80012f6 <_run_test+0x102>
            signal(exception_signals[i], default_signal_functions[i]);
 80012da:	4a0b      	ldr	r2, [pc, #44]	; (8001308 <_run_test+0x114>)
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012e2:	4a0b      	ldr	r2, [pc, #44]	; (8001310 <_run_test+0x11c>)
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ea:	4619      	mov	r1, r3
 80012ec:	f005 fc5e 	bl	8006bac <signal>
        for (i = 0; i < ARRAY_LENGTH(exception_signals); i++) {
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	3301      	adds	r3, #1
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	2b04      	cmp	r3, #4
 80012fa:	d9ee      	bls.n	80012da <_run_test+0xe6>
            previous_exception_filter = NULL;
        }
#endif // !_WIN32
    }

    return rc;
 80012fc:	6a3b      	ldr	r3, [r7, #32]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3728      	adds	r7, #40	; 0x28
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	08008770 	.word	0x08008770
 800130c:	08001111 	.word	0x08001111
 8001310:	20000130 	.word	0x20000130
 8001314:	08007a0c 	.word	0x08007a0c
 8001318:	200000e8 	.word	0x200000e8
 800131c:	2000008c 	.word	0x2000008c
 8001320:	08007a20 	.word	0x08007a20
 8001324:	08007a44 	.word	0x08007a44

08001328 <_run_tests>:


int _run_tests(const UnitTest * const tests, const size_t number_of_tests) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b096      	sub	sp, #88	; 0x58
 800132c:	af02      	add	r7, sp, #8
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
    // Whether to execute the next test.
    int run_next_test = 1;
 8001332:	2301      	movs	r3, #1
 8001334:	64fb      	str	r3, [r7, #76]	; 0x4c
    // Whether the previous test failed.
    int previous_test_failed = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	64bb      	str	r3, [r7, #72]	; 0x48
    // Check point of the heap state.
    const ListNode * const check_point = check_point_allocated_blocks();
 800133a:	f7ff fe15 	bl	8000f68 <check_point_allocated_blocks>
 800133e:	6238      	str	r0, [r7, #32]
    // Current test being executed.
    size_t current_test = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	647b      	str	r3, [r7, #68]	; 0x44
    // Number of tests executed.
    size_t tests_executed = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	643b      	str	r3, [r7, #64]	; 0x40
    // Number of failed tests.
    size_t total_failed = 0;
 8001348:	2300      	movs	r3, #0
 800134a:	63fb      	str	r3, [r7, #60]	; 0x3c
    // Number of setup functions.
    size_t setups = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	63bb      	str	r3, [r7, #56]	; 0x38
    // Number of teardown functions.
    size_t teardowns = 0;
 8001350:	2300      	movs	r3, #0
 8001352:	637b      	str	r3, [r7, #52]	; 0x34
    /* A stack of test states.  A state is pushed on the stack
     * when a test setup occurs and popped on tear down. */
    TestState* test_states = malloc(number_of_tests * sizeof(*test_states));
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	f240 6283 	movw	r2, #1667	; 0x683
 800135c:	4989      	ldr	r1, [pc, #548]	; (8001584 <_run_tests+0x25c>)
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fd36 	bl	8000dd0 <_test_malloc>
 8001364:	61f8      	str	r0, [r7, #28]
    size_t number_of_test_states = 0;
 8001366:	2300      	movs	r3, #0
 8001368:	633b      	str	r3, [r7, #48]	; 0x30
    // Names of the tests that failed.
    const char** failed_names = malloc(number_of_tests *
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	f240 6286 	movw	r2, #1670	; 0x686
 8001372:	4984      	ldr	r1, [pc, #528]	; (8001584 <_run_tests+0x25c>)
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff fd2b 	bl	8000dd0 <_test_malloc>
 800137a:	61b8      	str	r0, [r7, #24]
                                       sizeof(*failed_names));
    void **current_state = NULL;
 800137c:	2300      	movs	r3, #0
 800137e:	62fb      	str	r3, [r7, #44]	; 0x2c
    // Make sure LargestIntegralType is at least the size of a pointer.
    assert_true(sizeof(LargestIntegralType) >= sizeof(void*));
 8001380:	f240 638a 	movw	r3, #1674	; 0x68a
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	4b7f      	ldr	r3, [pc, #508]	; (8001584 <_run_tests+0x25c>)
 8001388:	4a7f      	ldr	r2, [pc, #508]	; (8001588 <_run_tests+0x260>)
 800138a:	f04f 0001 	mov.w	r0, #1
 800138e:	f04f 0100 	mov.w	r1, #0
 8001392:	f7ff fca9 	bl	8000ce8 <_assert_true>

    while (current_test < number_of_tests) {
 8001396:	e0af      	b.n	80014f8 <_run_tests+0x1d0>
        const ListNode *test_check_point = NULL;
 8001398:	2300      	movs	r3, #0
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
        TestState *current_TestState;
        const UnitTest * const test = &tests[current_test++];
 800139c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800139e:	1c53      	adds	r3, r2, #1
 80013a0:	647b      	str	r3, [r7, #68]	; 0x44
 80013a2:	4613      	mov	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	4413      	add	r3, r2
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	461a      	mov	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4413      	add	r3, r2
 80013b0:	617b      	str	r3, [r7, #20]
        if (!test->function) {
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d100      	bne.n	80013bc <_run_tests+0x94>
            continue;
 80013ba:	e09d      	b.n	80014f8 <_run_tests+0x1d0>
        }

        switch (test->function_type) {
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	7a1b      	ldrb	r3, [r3, #8]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d006      	beq.n	80013d2 <_run_tests+0xaa>
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d01f      	beq.n	8001408 <_run_tests+0xe0>
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d13a      	bne.n	8001442 <_run_tests+0x11a>
        case UNIT_TEST_FUNCTION_TYPE_TEST:
            run_next_test = 1;
 80013cc:	2301      	movs	r3, #1
 80013ce:	64fb      	str	r3, [r7, #76]	; 0x4c
            break;
 80013d0:	e041      	b.n	8001456 <_run_tests+0x12e>
        case UNIT_TEST_FUNCTION_TYPE_SETUP: {
            // Checkpoint the heap before the setup.
            current_TestState = &test_states[number_of_test_states++];
 80013d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013d4:	1c5a      	adds	r2, r3, #1
 80013d6:	633a      	str	r2, [r7, #48]	; 0x30
 80013d8:	00db      	lsls	r3, r3, #3
 80013da:	69fa      	ldr	r2, [r7, #28]
 80013dc:	4413      	add	r3, r2
 80013de:	613b      	str	r3, [r7, #16]
            current_TestState->check_point = check_point_allocated_blocks();
 80013e0:	f7ff fdc2 	bl	8000f68 <check_point_allocated_blocks>
 80013e4:	4602      	mov	r2, r0
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	601a      	str	r2, [r3, #0]
            test_check_point = current_TestState->check_point;
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	62bb      	str	r3, [r7, #40]	; 0x28
            current_state = &current_TestState->state;
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	3304      	adds	r3, #4
 80013f4:	62fb      	str	r3, [r7, #44]	; 0x2c
            *current_state = NULL;
 80013f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
            run_next_test = 1;
 80013fc:	2301      	movs	r3, #1
 80013fe:	64fb      	str	r3, [r7, #76]	; 0x4c
            setups ++;
 8001400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001402:	3301      	adds	r3, #1
 8001404:	63bb      	str	r3, [r7, #56]	; 0x38
            break;
 8001406:	e026      	b.n	8001456 <_run_tests+0x12e>
        }
        case UNIT_TEST_FUNCTION_TYPE_TEARDOWN:
            // Check the heap based on the last setup checkpoint.
            assert_true(number_of_test_states);
 8001408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800140a:	4618      	mov	r0, r3
 800140c:	f04f 0100 	mov.w	r1, #0
 8001410:	f240 63a5 	movw	r3, #1701	; 0x6a5
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	4b5b      	ldr	r3, [pc, #364]	; (8001584 <_run_tests+0x25c>)
 8001418:	4a5c      	ldr	r2, [pc, #368]	; (800158c <_run_tests+0x264>)
 800141a:	f7ff fc65 	bl	8000ce8 <_assert_true>
            current_TestState = &test_states[--number_of_test_states];
 800141e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001420:	3b01      	subs	r3, #1
 8001422:	633b      	str	r3, [r7, #48]	; 0x30
 8001424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	69fa      	ldr	r2, [r7, #28]
 800142a:	4413      	add	r3, r2
 800142c:	613b      	str	r3, [r7, #16]
            test_check_point = current_TestState->check_point;
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	62bb      	str	r3, [r7, #40]	; 0x28
            current_state = &current_TestState->state;
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	3304      	adds	r3, #4
 8001438:	62fb      	str	r3, [r7, #44]	; 0x2c
            teardowns ++;
 800143a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800143c:	3301      	adds	r3, #1
 800143e:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 8001440:	e009      	b.n	8001456 <_run_tests+0x12e>
        default:
            print_error("Invalid unit test function type %d\n",
                        test->function_type);
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	7a1b      	ldrb	r3, [r3, #8]
            print_error("Invalid unit test function type %d\n",
 8001446:	4619      	mov	r1, r3
 8001448:	4851      	ldr	r0, [pc, #324]	; (8001590 <_run_tests+0x268>)
 800144a:	f7ff fec1 	bl	80011d0 <print_error>
            exit_test(1);
 800144e:	2001      	movs	r0, #1
 8001450:	f7ff f89e 	bl	8000590 <exit_test>
            break;
 8001454:	bf00      	nop
        }

        if (run_next_test) {
 8001456:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001458:	2b00      	cmp	r3, #0
 800145a:	d04c      	beq.n	80014f6 <_run_tests+0x1ce>
            int failed = _run_test(test->name, test->function, current_state,
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	6818      	ldr	r0, [r3, #0]
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	6859      	ldr	r1, [r3, #4]
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	7a1a      	ldrb	r2, [r3, #8]
 8001468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	4613      	mov	r3, r2
 800146e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001470:	f7ff fec0 	bl	80011f4 <_run_test>
 8001474:	60f8      	str	r0, [r7, #12]
                                   test->function_type, test_check_point);
            if (failed) {
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d006      	beq.n	800148a <_run_tests+0x162>
                failed_names[total_failed] = test->name;
 800147c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	4413      	add	r3, r2
 8001484:	697a      	ldr	r2, [r7, #20]
 8001486:	6812      	ldr	r2, [r2, #0]
 8001488:	601a      	str	r2, [r3, #0]
            }

            switch (test->function_type) {
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	7a1b      	ldrb	r3, [r3, #8]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d00d      	beq.n	80014ae <_run_tests+0x186>
 8001492:	2b02      	cmp	r3, #2
 8001494:	d019      	beq.n	80014ca <_run_tests+0x1a2>
 8001496:	2b00      	cmp	r3, #0
 8001498:	d121      	bne.n	80014de <_run_tests+0x1b6>
            case UNIT_TEST_FUNCTION_TYPE_TEST:
                previous_test_failed = failed;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	64bb      	str	r3, [r7, #72]	; 0x48
                total_failed += failed;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80014a2:	4413      	add	r3, r2
 80014a4:	63fb      	str	r3, [r7, #60]	; 0x3c
                tests_executed ++;
 80014a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014a8:	3301      	adds	r3, #1
 80014aa:	643b      	str	r3, [r7, #64]	; 0x40
                break;
 80014ac:	e024      	b.n	80014f8 <_run_tests+0x1d0>

            case UNIT_TEST_FUNCTION_TYPE_SETUP:
                if (failed) {
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d007      	beq.n	80014c4 <_run_tests+0x19c>
                    total_failed ++;
 80014b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014b6:	3301      	adds	r3, #1
 80014b8:	63fb      	str	r3, [r7, #60]	; 0x3c
                    tests_executed ++;
 80014ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80014bc:	3301      	adds	r3, #1
 80014be:	643b      	str	r3, [r7, #64]	; 0x40
                    // Skip forward until the next test or setup function.
                    run_next_test = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	64fb      	str	r3, [r7, #76]	; 0x4c
                }
                previous_test_failed = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	64bb      	str	r3, [r7, #72]	; 0x48
                break;
 80014c8:	e016      	b.n	80014f8 <_run_tests+0x1d0>

            case UNIT_TEST_FUNCTION_TYPE_TEARDOWN:
                // If this test failed.
                if (failed && !previous_test_failed) {
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d013      	beq.n	80014f8 <_run_tests+0x1d0>
 80014d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d110      	bne.n	80014f8 <_run_tests+0x1d0>
                    total_failed ++;
 80014d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014d8:	3301      	adds	r3, #1
 80014da:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                break;
 80014dc:	e00c      	b.n	80014f8 <_run_tests+0x1d0>
            default:
                assert_false("BUG: shouldn't be here!");
 80014de:	f240 63d1 	movw	r3, #1745	; 0x6d1
 80014e2:	9300      	str	r3, [sp, #0]
 80014e4:	4b27      	ldr	r3, [pc, #156]	; (8001584 <_run_tests+0x25c>)
 80014e6:	4a2b      	ldr	r2, [pc, #172]	; (8001594 <_run_tests+0x26c>)
 80014e8:	f04f 0000 	mov.w	r0, #0
 80014ec:	f04f 0100 	mov.w	r1, #0
 80014f0:	f7ff fbfa 	bl	8000ce8 <_assert_true>
                break;
 80014f4:	e000      	b.n	80014f8 <_run_tests+0x1d0>
            }
        }
 80014f6:	bf00      	nop
    while (current_test < number_of_tests) {
 80014f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	f4ff af4b 	bcc.w	8001398 <_run_tests+0x70>
    }

    if (total_failed) {
 8001502:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001504:	2b00      	cmp	r3, #0
 8001506:	d018      	beq.n	800153a <_run_tests+0x212>
        size_t i;
        print_error("%d out of %d tests failed!\n", total_failed,
 8001508:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800150a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800150c:	4822      	ldr	r0, [pc, #136]	; (8001598 <_run_tests+0x270>)
 800150e:	f7ff fe5f 	bl	80011d0 <print_error>
                    tests_executed);
        for (i = 0; i < total_failed; i++) {
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
 8001516:	e00b      	b.n	8001530 <_run_tests+0x208>
            print_error("    %s\n", failed_names[i]);
 8001518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	4413      	add	r3, r2
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4619      	mov	r1, r3
 8001524:	481d      	ldr	r0, [pc, #116]	; (800159c <_run_tests+0x274>)
 8001526:	f7ff fe53 	bl	80011d0 <print_error>
        for (i = 0; i < total_failed; i++) {
 800152a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152c:	3301      	adds	r3, #1
 800152e:	627b      	str	r3, [r7, #36]	; 0x24
 8001530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001534:	429a      	cmp	r2, r3
 8001536:	d3ef      	bcc.n	8001518 <_run_tests+0x1f0>
 8001538:	e003      	b.n	8001542 <_run_tests+0x21a>
        }
    } else {
        print_message("All %d tests passed\n", tests_executed);
 800153a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800153c:	4818      	ldr	r0, [pc, #96]	; (80015a0 <_run_tests+0x278>)
 800153e:	f7ff fe35 	bl	80011ac <print_message>
    }

    if (number_of_test_states) {
 8001542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001544:	2b00      	cmp	r3, #0
 8001546:	d007      	beq.n	8001558 <_run_tests+0x230>
        print_error("Mismatched number of setup %d and teardown %d "
 8001548:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800154a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800154c:	4815      	ldr	r0, [pc, #84]	; (80015a4 <_run_tests+0x27c>)
 800154e:	f7ff fe3f 	bl	80011d0 <print_error>
                    "functions\n", setups, teardowns);
        total_failed = -1;
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
 8001556:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

    free(test_states);
 8001558:	f44f 62dd 	mov.w	r2, #1768	; 0x6e8
 800155c:	4909      	ldr	r1, [pc, #36]	; (8001584 <_run_tests+0x25c>)
 800155e:	69f8      	ldr	r0, [r7, #28]
 8001560:	f7ff fc90 	bl	8000e84 <_test_free>
    free((void*)failed_names);
 8001564:	f240 62e9 	movw	r2, #1769	; 0x6e9
 8001568:	4906      	ldr	r1, [pc, #24]	; (8001584 <_run_tests+0x25c>)
 800156a:	69b8      	ldr	r0, [r7, #24]
 800156c:	f7ff fc8a 	bl	8000e84 <_test_free>

    fail_if_blocks_allocated(check_point, "run_tests");
 8001570:	490d      	ldr	r1, [pc, #52]	; (80015a8 <_run_tests+0x280>)
 8001572:	6a38      	ldr	r0, [r7, #32]
 8001574:	f7ff fd9a 	bl	80010ac <fail_if_blocks_allocated>
    return (int)total_failed;
 8001578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800157a:	4618      	mov	r0, r3
 800157c:	3750      	adds	r7, #80	; 0x50
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	08007418 	.word	0x08007418
 8001588:	08007a58 	.word	0x08007a58
 800158c:	08007a88 	.word	0x08007a88
 8001590:	08007aa0 	.word	0x08007aa0
 8001594:	08007ac4 	.word	0x08007ac4
 8001598:	08007ae0 	.word	0x08007ae0
 800159c:	08007afc 	.word	0x08007afc
 80015a0:	08007b04 	.word	0x08007b04
 80015a4:	08007b1c 	.word	0x08007b1c
 80015a8:	08007b58 	.word	0x08007b58

080015ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015b0:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <HAL_Init+0x40>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0d      	ldr	r2, [pc, #52]	; (80015ec <HAL_Init+0x40>)
 80015b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015bc:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_Init+0x40>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0a      	ldr	r2, [pc, #40]	; (80015ec <HAL_Init+0x40>)
 80015c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c8:	4b08      	ldr	r3, [pc, #32]	; (80015ec <HAL_Init+0x40>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a07      	ldr	r2, [pc, #28]	; (80015ec <HAL_Init+0x40>)
 80015ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f000 f949 	bl	800186c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015da:	2000      	movs	r0, #0
 80015dc:	f000 f808 	bl	80015f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015e0:	f004 fe30 	bl	8006244 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023c00 	.word	0x40023c00

080015f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <HAL_InitTick+0x54>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_InitTick+0x58>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	4619      	mov	r1, r3
 8001602:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001606:	fbb3 f3f1 	udiv	r3, r3, r1
 800160a:	fbb2 f3f3 	udiv	r3, r2, r3
 800160e:	4618      	mov	r0, r3
 8001610:	f000 f990 	bl	8001934 <HAL_SYSTICK_Config>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e00e      	b.n	800163c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b0f      	cmp	r3, #15
 8001622:	d80a      	bhi.n	800163a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001624:	2200      	movs	r2, #0
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	f04f 30ff 	mov.w	r0, #4294967295
 800162c:	f000 f93e 	bl	80018ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001630:	4a06      	ldr	r2, [pc, #24]	; (800164c <HAL_InitTick+0x5c>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
 8001638:	e000      	b.n	800163c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000008 	.word	0x20000008
 8001648:	20000004 	.word	0x20000004
 800164c:	20000000 	.word	0x20000000

08001650 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_IncTick+0x20>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	461a      	mov	r2, r3
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <HAL_IncTick+0x24>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
 8001660:	4a04      	ldr	r2, [pc, #16]	; (8001674 <HAL_IncTick+0x24>)
 8001662:	6013      	str	r3, [r2, #0]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20000004 	.word	0x20000004
 8001674:	200002cc 	.word	0x200002cc

08001678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return uwTick;
 800167c:	4b03      	ldr	r3, [pc, #12]	; (800168c <HAL_GetTick+0x14>)
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	200002cc 	.word	0x200002cc

08001690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001698:	f7ff ffee 	bl	8001678 <HAL_GetTick>
 800169c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a8:	d005      	beq.n	80016b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <HAL_Delay+0x40>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016b6:	bf00      	nop
 80016b8:	f7ff ffde 	bl	8001678 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d8f7      	bhi.n	80016b8 <HAL_Delay+0x28>
  {
  }
}
 80016c8:	bf00      	nop
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000004 	.word	0x20000004

080016d4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <NVIC_SetPriorityGrouping+0x44>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016f0:	4013      	ands	r3, r2
 80016f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001700:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001706:	4a04      	ldr	r2, [pc, #16]	; (8001718 <NVIC_SetPriorityGrouping+0x44>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	60d3      	str	r3, [r2, #12]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001720:	4b04      	ldr	r3, [pc, #16]	; (8001734 <NVIC_GetPriorityGrouping+0x18>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	f003 0307 	and.w	r3, r3, #7
}
 800172a:	4618      	mov	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	f003 021f 	and.w	r2, r3, #31
 8001748:	4907      	ldr	r1, [pc, #28]	; (8001768 <NVIC_EnableIRQ+0x30>)
 800174a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174e:	095b      	lsrs	r3, r3, #5
 8001750:	2001      	movs	r0, #1
 8001752:	fa00 f202 	lsl.w	r2, r0, r2
 8001756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800175a:	bf00      	nop
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	e000e100 	.word	0xe000e100

0800176c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	6039      	str	r1, [r7, #0]
 8001776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177c:	2b00      	cmp	r3, #0
 800177e:	da0b      	bge.n	8001798 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	b2da      	uxtb	r2, r3
 8001784:	490c      	ldr	r1, [pc, #48]	; (80017b8 <NVIC_SetPriority+0x4c>)
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	f003 030f 	and.w	r3, r3, #15
 800178c:	3b04      	subs	r3, #4
 800178e:	0112      	lsls	r2, r2, #4
 8001790:	b2d2      	uxtb	r2, r2
 8001792:	440b      	add	r3, r1
 8001794:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001796:	e009      	b.n	80017ac <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	b2da      	uxtb	r2, r3
 800179c:	4907      	ldr	r1, [pc, #28]	; (80017bc <NVIC_SetPriority+0x50>)
 800179e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a2:	0112      	lsls	r2, r2, #4
 80017a4:	b2d2      	uxtb	r2, r2
 80017a6:	440b      	add	r3, r1
 80017a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	e000ed00 	.word	0xe000ed00
 80017bc:	e000e100 	.word	0xe000e100

080017c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b089      	sub	sp, #36	; 0x24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	f003 0307 	and.w	r3, r3, #7
 80017d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	f1c3 0307 	rsb	r3, r3, #7
 80017da:	2b04      	cmp	r3, #4
 80017dc:	bf28      	it	cs
 80017de:	2304      	movcs	r3, #4
 80017e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	3304      	adds	r3, #4
 80017e6:	2b06      	cmp	r3, #6
 80017e8:	d902      	bls.n	80017f0 <NVIC_EncodePriority+0x30>
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	3b03      	subs	r3, #3
 80017ee:	e000      	b.n	80017f2 <NVIC_EncodePriority+0x32>
 80017f0:	2300      	movs	r3, #0
 80017f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017f4:	f04f 32ff 	mov.w	r2, #4294967295
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	43da      	mvns	r2, r3
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	401a      	ands	r2, r3
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001808:	f04f 31ff 	mov.w	r1, #4294967295
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	fa01 f303 	lsl.w	r3, r1, r3
 8001812:	43d9      	mvns	r1, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001818:	4313      	orrs	r3, r2
         );
}
 800181a:	4618      	mov	r0, r3
 800181c:	3724      	adds	r7, #36	; 0x24
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
	...

08001828 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3b01      	subs	r3, #1
 8001834:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001838:	d301      	bcc.n	800183e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800183a:	2301      	movs	r3, #1
 800183c:	e00f      	b.n	800185e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800183e:	4a0a      	ldr	r2, [pc, #40]	; (8001868 <SysTick_Config+0x40>)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	3b01      	subs	r3, #1
 8001844:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001846:	210f      	movs	r1, #15
 8001848:	f04f 30ff 	mov.w	r0, #4294967295
 800184c:	f7ff ff8e 	bl	800176c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001850:	4b05      	ldr	r3, [pc, #20]	; (8001868 <SysTick_Config+0x40>)
 8001852:	2200      	movs	r2, #0
 8001854:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001856:	4b04      	ldr	r3, [pc, #16]	; (8001868 <SysTick_Config+0x40>)
 8001858:	2207      	movs	r2, #7
 800185a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	e000e010 	.word	0xe000e010

0800186c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b07      	cmp	r3, #7
 8001878:	d00f      	beq.n	800189a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b06      	cmp	r3, #6
 800187e:	d00c      	beq.n	800189a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b05      	cmp	r3, #5
 8001884:	d009      	beq.n	800189a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b04      	cmp	r3, #4
 800188a:	d006      	beq.n	800189a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b03      	cmp	r3, #3
 8001890:	d003      	beq.n	800189a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001892:	21a2      	movs	r1, #162	; 0xa2
 8001894:	4804      	ldr	r0, [pc, #16]	; (80018a8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001896:	f004 fcca 	bl	800622e <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff ff1a 	bl	80016d4 <NVIC_SetPriorityGrouping>
}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	08007b64 	.word	0x08007b64

080018ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
 80018b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018ba:	2300      	movs	r3, #0
 80018bc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2b0f      	cmp	r3, #15
 80018c2:	d903      	bls.n	80018cc <HAL_NVIC_SetPriority+0x20>
 80018c4:	21ba      	movs	r1, #186	; 0xba
 80018c6:	480e      	ldr	r0, [pc, #56]	; (8001900 <HAL_NVIC_SetPriority+0x54>)
 80018c8:	f004 fcb1 	bl	800622e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	2b0f      	cmp	r3, #15
 80018d0:	d903      	bls.n	80018da <HAL_NVIC_SetPriority+0x2e>
 80018d2:	21bb      	movs	r1, #187	; 0xbb
 80018d4:	480a      	ldr	r0, [pc, #40]	; (8001900 <HAL_NVIC_SetPriority+0x54>)
 80018d6:	f004 fcaa 	bl	800622e <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018da:	f7ff ff1f 	bl	800171c <NVIC_GetPriorityGrouping>
 80018de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	68b9      	ldr	r1, [r7, #8]
 80018e4:	6978      	ldr	r0, [r7, #20]
 80018e6:	f7ff ff6b 	bl	80017c0 <NVIC_EncodePriority>
 80018ea:	4602      	mov	r2, r0
 80018ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f0:	4611      	mov	r1, r2
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff ff3a 	bl	800176c <NVIC_SetPriority>
}
 80018f8:	bf00      	nop
 80018fa:	3718      	adds	r7, #24
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	08007b64 	.word	0x08007b64

08001904 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	2b00      	cmp	r3, #0
 8001914:	da03      	bge.n	800191e <HAL_NVIC_EnableIRQ+0x1a>
 8001916:	21ce      	movs	r1, #206	; 0xce
 8001918:	4805      	ldr	r0, [pc, #20]	; (8001930 <HAL_NVIC_EnableIRQ+0x2c>)
 800191a:	f004 fc88 	bl	800622e <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff ff08 	bl	8001738 <NVIC_EnableIRQ>
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	08007b64 	.word	0x08007b64

08001934 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f7ff ff73 	bl	8001828 <SysTick_Config>
 8001942:	4603      	mov	r3, r0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001958:	f7ff fe8e 	bl	8001678 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e204      	b.n	8001d72 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a97      	ldr	r2, [pc, #604]	; (8001bcc <HAL_DMA_Init+0x280>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d04e      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a96      	ldr	r2, [pc, #600]	; (8001bd0 <HAL_DMA_Init+0x284>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d049      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a94      	ldr	r2, [pc, #592]	; (8001bd4 <HAL_DMA_Init+0x288>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d044      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a93      	ldr	r2, [pc, #588]	; (8001bd8 <HAL_DMA_Init+0x28c>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d03f      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a91      	ldr	r2, [pc, #580]	; (8001bdc <HAL_DMA_Init+0x290>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d03a      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a90      	ldr	r2, [pc, #576]	; (8001be0 <HAL_DMA_Init+0x294>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d035      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a8e      	ldr	r2, [pc, #568]	; (8001be4 <HAL_DMA_Init+0x298>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d030      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a8d      	ldr	r2, [pc, #564]	; (8001be8 <HAL_DMA_Init+0x29c>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d02b      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a8b      	ldr	r2, [pc, #556]	; (8001bec <HAL_DMA_Init+0x2a0>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d026      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a8a      	ldr	r2, [pc, #552]	; (8001bf0 <HAL_DMA_Init+0x2a4>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d021      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a88      	ldr	r2, [pc, #544]	; (8001bf4 <HAL_DMA_Init+0x2a8>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d01c      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a87      	ldr	r2, [pc, #540]	; (8001bf8 <HAL_DMA_Init+0x2ac>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d017      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a85      	ldr	r2, [pc, #532]	; (8001bfc <HAL_DMA_Init+0x2b0>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d012      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a84      	ldr	r2, [pc, #528]	; (8001c00 <HAL_DMA_Init+0x2b4>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d00d      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a82      	ldr	r2, [pc, #520]	; (8001c04 <HAL_DMA_Init+0x2b8>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d008      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a81      	ldr	r2, [pc, #516]	; (8001c08 <HAL_DMA_Init+0x2bc>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d003      	beq.n	8001a10 <HAL_DMA_Init+0xc4>
 8001a08:	21c8      	movs	r1, #200	; 0xc8
 8001a0a:	4880      	ldr	r0, [pc, #512]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001a0c:	f004 fc0f 	bl	800622e <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d026      	beq.n	8001a66 <HAL_DMA_Init+0x11a>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a20:	d021      	beq.n	8001a66 <HAL_DMA_Init+0x11a>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001a2a:	d01c      	beq.n	8001a66 <HAL_DMA_Init+0x11a>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8001a34:	d017      	beq.n	8001a66 <HAL_DMA_Init+0x11a>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001a3e:	d012      	beq.n	8001a66 <HAL_DMA_Init+0x11a>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8001a48:	d00d      	beq.n	8001a66 <HAL_DMA_Init+0x11a>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8001a52:	d008      	beq.n	8001a66 <HAL_DMA_Init+0x11a>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8001a5c:	d003      	beq.n	8001a66 <HAL_DMA_Init+0x11a>
 8001a5e:	21c9      	movs	r1, #201	; 0xc9
 8001a60:	486a      	ldr	r0, [pc, #424]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001a62:	f004 fbe4 	bl	800622e <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d00b      	beq.n	8001a86 <HAL_DMA_Init+0x13a>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	2b40      	cmp	r3, #64	; 0x40
 8001a74:	d007      	beq.n	8001a86 <HAL_DMA_Init+0x13a>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	2b80      	cmp	r3, #128	; 0x80
 8001a7c:	d003      	beq.n	8001a86 <HAL_DMA_Init+0x13a>
 8001a7e:	21ca      	movs	r1, #202	; 0xca
 8001a80:	4862      	ldr	r0, [pc, #392]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001a82:	f004 fbd4 	bl	800622e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a8e:	d007      	beq.n	8001aa0 <HAL_DMA_Init+0x154>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d003      	beq.n	8001aa0 <HAL_DMA_Init+0x154>
 8001a98:	21cb      	movs	r1, #203	; 0xcb
 8001a9a:	485c      	ldr	r0, [pc, #368]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001a9c:	f004 fbc7 	bl	800622e <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	691b      	ldr	r3, [r3, #16]
 8001aa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001aa8:	d007      	beq.n	8001aba <HAL_DMA_Init+0x16e>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d003      	beq.n	8001aba <HAL_DMA_Init+0x16e>
 8001ab2:	21cc      	movs	r1, #204	; 0xcc
 8001ab4:	4855      	ldr	r0, [pc, #340]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001ab6:	f004 fbba 	bl	800622e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	695b      	ldr	r3, [r3, #20]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d00d      	beq.n	8001ade <HAL_DMA_Init+0x192>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001aca:	d008      	beq.n	8001ade <HAL_DMA_Init+0x192>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	695b      	ldr	r3, [r3, #20]
 8001ad0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ad4:	d003      	beq.n	8001ade <HAL_DMA_Init+0x192>
 8001ad6:	21cd      	movs	r1, #205	; 0xcd
 8001ad8:	484c      	ldr	r0, [pc, #304]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001ada:	f004 fba8 	bl	800622e <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d00d      	beq.n	8001b02 <HAL_DMA_Init+0x1b6>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001aee:	d008      	beq.n	8001b02 <HAL_DMA_Init+0x1b6>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001af8:	d003      	beq.n	8001b02 <HAL_DMA_Init+0x1b6>
 8001afa:	21ce      	movs	r1, #206	; 0xce
 8001afc:	4843      	ldr	r0, [pc, #268]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001afe:	f004 fb96 	bl	800622e <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d00c      	beq.n	8001b24 <HAL_DMA_Init+0x1d8>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b12:	d007      	beq.n	8001b24 <HAL_DMA_Init+0x1d8>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	69db      	ldr	r3, [r3, #28]
 8001b18:	2b20      	cmp	r3, #32
 8001b1a:	d003      	beq.n	8001b24 <HAL_DMA_Init+0x1d8>
 8001b1c:	21cf      	movs	r1, #207	; 0xcf
 8001b1e:	483b      	ldr	r0, [pc, #236]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001b20:	f004 fb85 	bl	800622e <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d012      	beq.n	8001b52 <HAL_DMA_Init+0x206>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b34:	d00d      	beq.n	8001b52 <HAL_DMA_Init+0x206>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b3e:	d008      	beq.n	8001b52 <HAL_DMA_Init+0x206>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001b48:	d003      	beq.n	8001b52 <HAL_DMA_Init+0x206>
 8001b4a:	21d0      	movs	r1, #208	; 0xd0
 8001b4c:	482f      	ldr	r0, [pc, #188]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001b4e:	f004 fb6e 	bl	800622e <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d007      	beq.n	8001b6a <HAL_DMA_Init+0x21e>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5e:	2b04      	cmp	r3, #4
 8001b60:	d003      	beq.n	8001b6a <HAL_DMA_Init+0x21e>
 8001b62:	21d1      	movs	r1, #209	; 0xd1
 8001b64:	4829      	ldr	r0, [pc, #164]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001b66:	f004 fb62 	bl	800622e <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d065      	beq.n	8001c3e <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00f      	beq.n	8001b9a <HAL_DMA_Init+0x24e>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d00b      	beq.n	8001b9a <HAL_DMA_Init+0x24e>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d007      	beq.n	8001b9a <HAL_DMA_Init+0x24e>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	d003      	beq.n	8001b9a <HAL_DMA_Init+0x24e>
 8001b92:	21d6      	movs	r1, #214	; 0xd6
 8001b94:	481d      	ldr	r0, [pc, #116]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001b96:	f004 fb4a 	bl	800622e <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d036      	beq.n	8001c10 <HAL_DMA_Init+0x2c4>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001baa:	d031      	beq.n	8001c10 <HAL_DMA_Init+0x2c4>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bb4:	d02c      	beq.n	8001c10 <HAL_DMA_Init+0x2c4>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001bbe:	d027      	beq.n	8001c10 <HAL_DMA_Init+0x2c4>
 8001bc0:	21d7      	movs	r1, #215	; 0xd7
 8001bc2:	4812      	ldr	r0, [pc, #72]	; (8001c0c <HAL_DMA_Init+0x2c0>)
 8001bc4:	f004 fb33 	bl	800622e <assert_failed>
 8001bc8:	e022      	b.n	8001c10 <HAL_DMA_Init+0x2c4>
 8001bca:	bf00      	nop
 8001bcc:	40026010 	.word	0x40026010
 8001bd0:	40026028 	.word	0x40026028
 8001bd4:	40026040 	.word	0x40026040
 8001bd8:	40026058 	.word	0x40026058
 8001bdc:	40026070 	.word	0x40026070
 8001be0:	40026088 	.word	0x40026088
 8001be4:	400260a0 	.word	0x400260a0
 8001be8:	400260b8 	.word	0x400260b8
 8001bec:	40026410 	.word	0x40026410
 8001bf0:	40026428 	.word	0x40026428
 8001bf4:	40026440 	.word	0x40026440
 8001bf8:	40026458 	.word	0x40026458
 8001bfc:	40026470 	.word	0x40026470
 8001c00:	40026488 	.word	0x40026488
 8001c04:	400264a0 	.word	0x400264a0
 8001c08:	400264b8 	.word	0x400264b8
 8001c0c:	08007ba0 	.word	0x08007ba0
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d012      	beq.n	8001c3e <HAL_DMA_Init+0x2f2>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001c20:	d00d      	beq.n	8001c3e <HAL_DMA_Init+0x2f2>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c2a:	d008      	beq.n	8001c3e <HAL_DMA_Init+0x2f2>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c30:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8001c34:	d003      	beq.n	8001c3e <HAL_DMA_Init+0x2f2>
 8001c36:	21d8      	movs	r1, #216	; 0xd8
 8001c38:	4850      	ldr	r0, [pc, #320]	; (8001d7c <HAL_DMA_Init+0x430>)
 8001c3a:	f004 faf8 	bl	800622e <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2202      	movs	r2, #2
 8001c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f022 0201 	bic.w	r2, r2, #1
 8001c5c:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c5e:	e00f      	b.n	8001c80 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c60:	f7ff fd0a 	bl	8001678 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b05      	cmp	r3, #5
 8001c6c:	d908      	bls.n	8001c80 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2220      	movs	r2, #32
 8001c72:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2203      	movs	r2, #3
 8001c78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e078      	b.n	8001d72 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1e8      	bne.n	8001c60 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c96:	697a      	ldr	r2, [r7, #20]
 8001c98:	4b39      	ldr	r3, [pc, #228]	; (8001d80 <HAL_DMA_Init+0x434>)
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a1b      	ldr	r3, [r3, #32]
 8001cca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ccc:	697a      	ldr	r2, [r7, #20]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d107      	bne.n	8001cea <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	697a      	ldr	r2, [r7, #20]
 8001cf0:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	695b      	ldr	r3, [r3, #20]
 8001cf8:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	f023 0307 	bic.w	r3, r3, #7
 8001d00:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d117      	bne.n	8001d44 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d18:	697a      	ldr	r2, [r7, #20]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00e      	beq.n	8001d44 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f000 fab8 	bl	800229c <DMA_CheckFifoParam>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d008      	beq.n	8001d44 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2240      	movs	r2, #64	; 0x40
 8001d36:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001d40:	2301      	movs	r3, #1
 8001d42:	e016      	b.n	8001d72 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	697a      	ldr	r2, [r7, #20]
 8001d4a:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f000 fa6f 	bl	8002230 <DMA_CalcBaseAndBitshift>
 8001d52:	4603      	mov	r3, r0
 8001d54:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d5a:	223f      	movs	r2, #63	; 0x3f
 8001d5c:	409a      	lsls	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3718      	adds	r7, #24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	08007ba0 	.word	0x08007ba0
 8001d80:	f010803f 	.word	0xf010803f

08001d84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
 8001d90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d92:	2300      	movs	r3, #0
 8001d94:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d9a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_DMA_Start_IT+0x26>
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001da8:	d304      	bcc.n	8001db4 <HAL_DMA_Start_IT+0x30>
 8001daa:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8001dae:	482b      	ldr	r0, [pc, #172]	; (8001e5c <HAL_DMA_Start_IT+0xd8>)
 8001db0:	f004 fa3d 	bl	800622e <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d101      	bne.n	8001dc2 <HAL_DMA_Start_IT+0x3e>
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	e048      	b.n	8001e54 <HAL_DMA_Start_IT+0xd0>
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d137      	bne.n	8001e46 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2200      	movs	r2, #0
 8001de2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	68b9      	ldr	r1, [r7, #8]
 8001dea:	68f8      	ldr	r0, [r7, #12]
 8001dec:	f000 f9f2 	bl	80021d4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001df4:	223f      	movs	r2, #63	; 0x3f
 8001df6:	409a      	lsls	r2, r3
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0216 	orr.w	r2, r2, #22
 8001e0a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	695a      	ldr	r2, [r3, #20]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e1a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d007      	beq.n	8001e34 <HAL_DMA_Start_IT+0xb0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f042 0208 	orr.w	r2, r2, #8
 8001e32:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f042 0201 	orr.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	e005      	b.n	8001e52 <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e52:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	08007ba0 	.word	0x08007ba0

08001e60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d004      	beq.n	8001e7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2280      	movs	r2, #128	; 0x80
 8001e78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e00c      	b.n	8001e98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2205      	movs	r2, #5
 8001e82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 0201 	bic.w	r2, r2, #1
 8001e94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001eac:	2300      	movs	r3, #0
 8001eae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001eb0:	4b92      	ldr	r3, [pc, #584]	; (80020fc <HAL_DMA_IRQHandler+0x258>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a92      	ldr	r2, [pc, #584]	; (8002100 <HAL_DMA_IRQHandler+0x25c>)
 8001eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eba:	0a9b      	lsrs	r3, r3, #10
 8001ebc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ece:	2208      	movs	r2, #8
 8001ed0:	409a      	lsls	r2, r3
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d01a      	beq.n	8001f10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d013      	beq.n	8001f10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f022 0204 	bic.w	r2, r2, #4
 8001ef6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001efc:	2208      	movs	r2, #8
 8001efe:	409a      	lsls	r2, r3
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f08:	f043 0201 	orr.w	r2, r3, #1
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f14:	2201      	movs	r2, #1
 8001f16:	409a      	lsls	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d012      	beq.n	8001f46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00b      	beq.n	8001f46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f32:	2201      	movs	r2, #1
 8001f34:	409a      	lsls	r2, r3
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f3e:	f043 0202 	orr.w	r2, r3, #2
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f4a:	2204      	movs	r2, #4
 8001f4c:	409a      	lsls	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4013      	ands	r3, r2
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d012      	beq.n	8001f7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00b      	beq.n	8001f7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f68:	2204      	movs	r2, #4
 8001f6a:	409a      	lsls	r2, r3
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f74:	f043 0204 	orr.w	r2, r3, #4
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f80:	2210      	movs	r2, #16
 8001f82:	409a      	lsls	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4013      	ands	r3, r2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d043      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d03c      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f9e:	2210      	movs	r2, #16
 8001fa0:	409a      	lsls	r2, r3
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d018      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d108      	bne.n	8001fd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d024      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	4798      	blx	r3
 8001fd2:	e01f      	b.n	8002014 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d01b      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	4798      	blx	r3
 8001fe4:	e016      	b.n	8002014 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d107      	bne.n	8002004 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f022 0208 	bic.w	r2, r2, #8
 8002002:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002018:	2220      	movs	r2, #32
 800201a:	409a      	lsls	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	4013      	ands	r3, r2
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 808e 	beq.w	8002142 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0310 	and.w	r3, r3, #16
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 8086 	beq.w	8002142 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203a:	2220      	movs	r2, #32
 800203c:	409a      	lsls	r2, r3
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b05      	cmp	r3, #5
 800204c:	d136      	bne.n	80020bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f022 0216 	bic.w	r2, r2, #22
 800205c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	695a      	ldr	r2, [r3, #20]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800206c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	2b00      	cmp	r3, #0
 8002074:	d103      	bne.n	800207e <HAL_DMA_IRQHandler+0x1da>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800207a:	2b00      	cmp	r3, #0
 800207c:	d007      	beq.n	800208e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 0208 	bic.w	r2, r2, #8
 800208c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002092:	223f      	movs	r2, #63	; 0x3f
 8002094:	409a      	lsls	r2, r3
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2201      	movs	r2, #1
 80020a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d07d      	beq.n	80021ae <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	4798      	blx	r3
        }
        return;
 80020ba:	e078      	b.n	80021ae <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d01c      	beq.n	8002104 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d108      	bne.n	80020ea <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d030      	beq.n	8002142 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	4798      	blx	r3
 80020e8:	e02b      	b.n	8002142 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d027      	beq.n	8002142 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	4798      	blx	r3
 80020fa:	e022      	b.n	8002142 <HAL_DMA_IRQHandler+0x29e>
 80020fc:	20000008 	.word	0x20000008
 8002100:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10f      	bne.n	8002132 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0210 	bic.w	r2, r2, #16
 8002120:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002136:	2b00      	cmp	r3, #0
 8002138:	d003      	beq.n	8002142 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002146:	2b00      	cmp	r3, #0
 8002148:	d032      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	2b00      	cmp	r3, #0
 8002154:	d022      	beq.n	800219c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2205      	movs	r2, #5
 800215a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 0201 	bic.w	r2, r2, #1
 800216c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	3301      	adds	r3, #1
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	429a      	cmp	r2, r3
 8002178:	d307      	bcc.n	800218a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1f2      	bne.n	800216e <HAL_DMA_IRQHandler+0x2ca>
 8002188:	e000      	b.n	800218c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800218a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d005      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	4798      	blx	r3
 80021ac:	e000      	b.n	80021b0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80021ae:	bf00      	nop
    }
  }
}
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop

080021b8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021c6:	b2db      	uxtb	r3, r3
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
 80021e0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021f0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	683a      	ldr	r2, [r7, #0]
 80021f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	2b40      	cmp	r3, #64	; 0x40
 8002200:	d108      	bne.n	8002214 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002212:	e007      	b.n	8002224 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	68ba      	ldr	r2, [r7, #8]
 800221a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	60da      	str	r2, [r3, #12]
}
 8002224:	bf00      	nop
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	b2db      	uxtb	r3, r3
 800223e:	3b10      	subs	r3, #16
 8002240:	4a14      	ldr	r2, [pc, #80]	; (8002294 <DMA_CalcBaseAndBitshift+0x64>)
 8002242:	fba2 2303 	umull	r2, r3, r2, r3
 8002246:	091b      	lsrs	r3, r3, #4
 8002248:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800224a:	4a13      	ldr	r2, [pc, #76]	; (8002298 <DMA_CalcBaseAndBitshift+0x68>)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4413      	add	r3, r2
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	461a      	mov	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b03      	cmp	r3, #3
 800225c:	d909      	bls.n	8002272 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002266:	f023 0303 	bic.w	r3, r3, #3
 800226a:	1d1a      	adds	r2, r3, #4
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	659a      	str	r2, [r3, #88]	; 0x58
 8002270:	e007      	b.n	8002282 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800227a:	f023 0303 	bic.w	r3, r3, #3
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002286:	4618      	mov	r0, r3
 8002288:	3714      	adds	r7, #20
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	aaaaaaab 	.word	0xaaaaaaab
 8002298:	08008784 	.word	0x08008784

0800229c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022a4:	2300      	movs	r3, #0
 80022a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d11f      	bne.n	80022f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	2b03      	cmp	r3, #3
 80022ba:	d855      	bhi.n	8002368 <DMA_CheckFifoParam+0xcc>
 80022bc:	a201      	add	r2, pc, #4	; (adr r2, 80022c4 <DMA_CheckFifoParam+0x28>)
 80022be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c2:	bf00      	nop
 80022c4:	080022d5 	.word	0x080022d5
 80022c8:	080022e7 	.word	0x080022e7
 80022cc:	080022d5 	.word	0x080022d5
 80022d0:	08002369 	.word	0x08002369
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d045      	beq.n	800236c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022e4:	e042      	b.n	800236c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022ee:	d13f      	bne.n	8002370 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022f4:	e03c      	b.n	8002370 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022fe:	d121      	bne.n	8002344 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2b03      	cmp	r3, #3
 8002304:	d836      	bhi.n	8002374 <DMA_CheckFifoParam+0xd8>
 8002306:	a201      	add	r2, pc, #4	; (adr r2, 800230c <DMA_CheckFifoParam+0x70>)
 8002308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800230c:	0800231d 	.word	0x0800231d
 8002310:	08002323 	.word	0x08002323
 8002314:	0800231d 	.word	0x0800231d
 8002318:	08002335 	.word	0x08002335
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	73fb      	strb	r3, [r7, #15]
      break;
 8002320:	e02f      	b.n	8002382 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002326:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d024      	beq.n	8002378 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002332:	e021      	b.n	8002378 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002338:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800233c:	d11e      	bne.n	800237c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002342:	e01b      	b.n	800237c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2b02      	cmp	r3, #2
 8002348:	d902      	bls.n	8002350 <DMA_CheckFifoParam+0xb4>
 800234a:	2b03      	cmp	r3, #3
 800234c:	d003      	beq.n	8002356 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800234e:	e018      	b.n	8002382 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	73fb      	strb	r3, [r7, #15]
      break;
 8002354:	e015      	b.n	8002382 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00e      	beq.n	8002380 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	73fb      	strb	r3, [r7, #15]
      break;
 8002366:	e00b      	b.n	8002380 <DMA_CheckFifoParam+0xe4>
      break;
 8002368:	bf00      	nop
 800236a:	e00a      	b.n	8002382 <DMA_CheckFifoParam+0xe6>
      break;
 800236c:	bf00      	nop
 800236e:	e008      	b.n	8002382 <DMA_CheckFifoParam+0xe6>
      break;
 8002370:	bf00      	nop
 8002372:	e006      	b.n	8002382 <DMA_CheckFifoParam+0xe6>
      break;
 8002374:	bf00      	nop
 8002376:	e004      	b.n	8002382 <DMA_CheckFifoParam+0xe6>
      break;
 8002378:	bf00      	nop
 800237a:	e002      	b.n	8002382 <DMA_CheckFifoParam+0xe6>
      break;   
 800237c:	bf00      	nop
 800237e:	e000      	b.n	8002382 <DMA_CheckFifoParam+0xe6>
      break;
 8002380:	bf00      	nop
    }
  } 
  
  return status; 
 8002382:	7bfb      	ldrb	r3, [r7, #15]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b088      	sub	sp, #32
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800239a:	2300      	movs	r3, #0
 800239c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800239e:	2300      	movs	r3, #0
 80023a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a41      	ldr	r2, [pc, #260]	; (80024b0 <HAL_GPIO_Init+0x120>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d023      	beq.n	80023f6 <HAL_GPIO_Init+0x66>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a40      	ldr	r2, [pc, #256]	; (80024b4 <HAL_GPIO_Init+0x124>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d01f      	beq.n	80023f6 <HAL_GPIO_Init+0x66>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a3f      	ldr	r2, [pc, #252]	; (80024b8 <HAL_GPIO_Init+0x128>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d01b      	beq.n	80023f6 <HAL_GPIO_Init+0x66>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a3e      	ldr	r2, [pc, #248]	; (80024bc <HAL_GPIO_Init+0x12c>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d017      	beq.n	80023f6 <HAL_GPIO_Init+0x66>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a3d      	ldr	r2, [pc, #244]	; (80024c0 <HAL_GPIO_Init+0x130>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d013      	beq.n	80023f6 <HAL_GPIO_Init+0x66>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a3c      	ldr	r2, [pc, #240]	; (80024c4 <HAL_GPIO_Init+0x134>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d00f      	beq.n	80023f6 <HAL_GPIO_Init+0x66>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a3b      	ldr	r2, [pc, #236]	; (80024c8 <HAL_GPIO_Init+0x138>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d00b      	beq.n	80023f6 <HAL_GPIO_Init+0x66>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a3a      	ldr	r2, [pc, #232]	; (80024cc <HAL_GPIO_Init+0x13c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d007      	beq.n	80023f6 <HAL_GPIO_Init+0x66>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a39      	ldr	r2, [pc, #228]	; (80024d0 <HAL_GPIO_Init+0x140>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d003      	beq.n	80023f6 <HAL_GPIO_Init+0x66>
 80023ee:	21c3      	movs	r1, #195	; 0xc3
 80023f0:	4838      	ldr	r0, [pc, #224]	; (80024d4 <HAL_GPIO_Init+0x144>)
 80023f2:	f003 ff1c 	bl	800622e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <HAL_GPIO_Init+0x7c>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	0c1b      	lsrs	r3, r3, #16
 8002406:	041b      	lsls	r3, r3, #16
 8002408:	2b00      	cmp	r3, #0
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0x84>
 800240c:	21c4      	movs	r1, #196	; 0xc4
 800240e:	4831      	ldr	r0, [pc, #196]	; (80024d4 <HAL_GPIO_Init+0x144>)
 8002410:	f003 ff0d 	bl	800622e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d035      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d031      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b11      	cmp	r3, #17
 800242a:	d02d      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	2b02      	cmp	r3, #2
 8002432:	d029      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b12      	cmp	r3, #18
 800243a:	d025      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	4a25      	ldr	r2, [pc, #148]	; (80024d8 <HAL_GPIO_Init+0x148>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d020      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	4a24      	ldr	r2, [pc, #144]	; (80024dc <HAL_GPIO_Init+0x14c>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d01b      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	4a22      	ldr	r2, [pc, #136]	; (80024e0 <HAL_GPIO_Init+0x150>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d016      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	4a21      	ldr	r2, [pc, #132]	; (80024e4 <HAL_GPIO_Init+0x154>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d011      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	4a1f      	ldr	r2, [pc, #124]	; (80024e8 <HAL_GPIO_Init+0x158>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d00c      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	4a1e      	ldr	r2, [pc, #120]	; (80024ec <HAL_GPIO_Init+0x15c>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d007      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	2b03      	cmp	r3, #3
 800247e:	d003      	beq.n	8002488 <HAL_GPIO_Init+0xf8>
 8002480:	21c5      	movs	r1, #197	; 0xc5
 8002482:	4814      	ldr	r0, [pc, #80]	; (80024d4 <HAL_GPIO_Init+0x144>)
 8002484:	f003 fed3 	bl	800622e <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d00b      	beq.n	80024a8 <HAL_GPIO_Init+0x118>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d007      	beq.n	80024a8 <HAL_GPIO_Init+0x118>
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	2b02      	cmp	r3, #2
 800249e:	d003      	beq.n	80024a8 <HAL_GPIO_Init+0x118>
 80024a0:	21c6      	movs	r1, #198	; 0xc6
 80024a2:	480c      	ldr	r0, [pc, #48]	; (80024d4 <HAL_GPIO_Init+0x144>)
 80024a4:	f003 fec3 	bl	800622e <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024a8:	2300      	movs	r3, #0
 80024aa:	61fb      	str	r3, [r7, #28]
 80024ac:	e24f      	b.n	800294e <HAL_GPIO_Init+0x5be>
 80024ae:	bf00      	nop
 80024b0:	40020000 	.word	0x40020000
 80024b4:	40020400 	.word	0x40020400
 80024b8:	40020800 	.word	0x40020800
 80024bc:	40020c00 	.word	0x40020c00
 80024c0:	40021000 	.word	0x40021000
 80024c4:	40021400 	.word	0x40021400
 80024c8:	40021800 	.word	0x40021800
 80024cc:	40021c00 	.word	0x40021c00
 80024d0:	40022000 	.word	0x40022000
 80024d4:	08007bd8 	.word	0x08007bd8
 80024d8:	10110000 	.word	0x10110000
 80024dc:	10210000 	.word	0x10210000
 80024e0:	10310000 	.word	0x10310000
 80024e4:	10120000 	.word	0x10120000
 80024e8:	10220000 	.word	0x10220000
 80024ec:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024f0:	2201      	movs	r2, #1
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	4013      	ands	r3, r2
 8002502:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	429a      	cmp	r2, r3
 800250a:	f040 821d 	bne.w	8002948 <HAL_GPIO_Init+0x5b8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	2b02      	cmp	r3, #2
 8002514:	d004      	beq.n	8002520 <HAL_GPIO_Init+0x190>
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b12      	cmp	r3, #18
 800251c:	f040 80bc 	bne.w	8002698 <HAL_GPIO_Init+0x308>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 8093 	beq.w	8002650 <HAL_GPIO_Init+0x2c0>
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	2b09      	cmp	r3, #9
 8002530:	f000 808e 	beq.w	8002650 <HAL_GPIO_Init+0x2c0>
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	2b00      	cmp	r3, #0
 800253a:	f000 8089 	beq.w	8002650 <HAL_GPIO_Init+0x2c0>
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	2b00      	cmp	r3, #0
 8002544:	f000 8084 	beq.w	8002650 <HAL_GPIO_Init+0x2c0>
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d07f      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	691b      	ldr	r3, [r3, #16]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d07b      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d077      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d073      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	2b02      	cmp	r3, #2
 800256e:	d06f      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	2b02      	cmp	r3, #2
 8002576:	d06b      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d067      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	2b03      	cmp	r3, #3
 8002586:	d063      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	691b      	ldr	r3, [r3, #16]
 800258c:	2b04      	cmp	r3, #4
 800258e:	d05f      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	2b04      	cmp	r3, #4
 8002596:	d05b      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	2b04      	cmp	r3, #4
 800259e:	d057      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	2b05      	cmp	r3, #5
 80025a6:	d053      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	2b05      	cmp	r3, #5
 80025ae:	d04f      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	691b      	ldr	r3, [r3, #16]
 80025b4:	2b09      	cmp	r3, #9
 80025b6:	d04b      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	2b06      	cmp	r3, #6
 80025be:	d047      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	2b09      	cmp	r3, #9
 80025c6:	d043      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	2b07      	cmp	r3, #7
 80025ce:	d03f      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	2b07      	cmp	r3, #7
 80025d6:	d03b      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	2b07      	cmp	r3, #7
 80025de:	d037      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d033      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	2b08      	cmp	r3, #8
 80025ee:	d02f      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d02b      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	2b09      	cmp	r3, #9
 80025fe:	d027      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	691b      	ldr	r3, [r3, #16]
 8002604:	2b09      	cmp	r3, #9
 8002606:	d023      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	2b0a      	cmp	r3, #10
 800260e:	d01f      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	2b0a      	cmp	r3, #10
 8002616:	d01b      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	691b      	ldr	r3, [r3, #16]
 800261c:	2b0b      	cmp	r3, #11
 800261e:	d017      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	2b0c      	cmp	r3, #12
 8002626:	d013      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	2b0c      	cmp	r3, #12
 800262e:	d00f      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	2b0d      	cmp	r3, #13
 8002636:	d00b      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	2b0c      	cmp	r3, #12
 800263e:	d007      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	2b0f      	cmp	r3, #15
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_Init+0x2c0>
 8002648:	21d7      	movs	r1, #215	; 0xd7
 800264a:	4882      	ldr	r0, [pc, #520]	; (8002854 <HAL_GPIO_Init+0x4c4>)
 800264c:	f003 fdef 	bl	800622e <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	08da      	lsrs	r2, r3, #3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3208      	adds	r2, #8
 8002658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800265c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	f003 0307 	and.w	r3, r3, #7
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	220f      	movs	r2, #15
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	43db      	mvns	r3, r3
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	4013      	ands	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4313      	orrs	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	08da      	lsrs	r2, r3, #3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	3208      	adds	r2, #8
 8002692:	69b9      	ldr	r1, [r7, #24]
 8002694:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	2203      	movs	r2, #3
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	4013      	ands	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 0203 	and.w	r2, r3, #3
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d00b      	beq.n	80026ec <HAL_GPIO_Init+0x35c>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d007      	beq.n	80026ec <HAL_GPIO_Init+0x35c>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026e0:	2b11      	cmp	r3, #17
 80026e2:	d003      	beq.n	80026ec <HAL_GPIO_Init+0x35c>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2b12      	cmp	r3, #18
 80026ea:	d144      	bne.n	8002776 <HAL_GPIO_Init+0x3e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00f      	beq.n	8002714 <HAL_GPIO_Init+0x384>
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d00b      	beq.n	8002714 <HAL_GPIO_Init+0x384>
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	2b02      	cmp	r3, #2
 8002702:	d007      	beq.n	8002714 <HAL_GPIO_Init+0x384>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	2b03      	cmp	r3, #3
 800270a:	d003      	beq.n	8002714 <HAL_GPIO_Init+0x384>
 800270c:	21ea      	movs	r1, #234	; 0xea
 800270e:	4851      	ldr	r0, [pc, #324]	; (8002854 <HAL_GPIO_Init+0x4c4>)
 8002710:	f003 fd8d 	bl	800622e <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	2203      	movs	r2, #3
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4013      	ands	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	68da      	ldr	r2, [r3, #12]
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4313      	orrs	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800274a:	2201      	movs	r2, #1
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	091b      	lsrs	r3, r3, #4
 8002760:	f003 0201 	and.w	r2, r3, #1
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	4313      	orrs	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	2203      	movs	r2, #3
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	4013      	ands	r3, r2
 800278c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	4313      	orrs	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f000 80ca 	beq.w	8002948 <HAL_GPIO_Init+0x5b8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b4:	2300      	movs	r3, #0
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	4b27      	ldr	r3, [pc, #156]	; (8002858 <HAL_GPIO_Init+0x4c8>)
 80027ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027bc:	4a26      	ldr	r2, [pc, #152]	; (8002858 <HAL_GPIO_Init+0x4c8>)
 80027be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027c2:	6453      	str	r3, [r2, #68]	; 0x44
 80027c4:	4b24      	ldr	r3, [pc, #144]	; (8002858 <HAL_GPIO_Init+0x4c8>)
 80027c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027d0:	4a22      	ldr	r2, [pc, #136]	; (800285c <HAL_GPIO_Init+0x4cc>)
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	089b      	lsrs	r3, r3, #2
 80027d6:	3302      	adds	r3, #2
 80027d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	f003 0303 	and.w	r3, r3, #3
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	220f      	movs	r2, #15
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	4013      	ands	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a1a      	ldr	r2, [pc, #104]	; (8002860 <HAL_GPIO_Init+0x4d0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d041      	beq.n	8002880 <HAL_GPIO_Init+0x4f0>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a19      	ldr	r2, [pc, #100]	; (8002864 <HAL_GPIO_Init+0x4d4>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d025      	beq.n	8002850 <HAL_GPIO_Init+0x4c0>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a18      	ldr	r2, [pc, #96]	; (8002868 <HAL_GPIO_Init+0x4d8>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d01f      	beq.n	800284c <HAL_GPIO_Init+0x4bc>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a17      	ldr	r2, [pc, #92]	; (800286c <HAL_GPIO_Init+0x4dc>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d019      	beq.n	8002848 <HAL_GPIO_Init+0x4b8>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a16      	ldr	r2, [pc, #88]	; (8002870 <HAL_GPIO_Init+0x4e0>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d013      	beq.n	8002844 <HAL_GPIO_Init+0x4b4>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a15      	ldr	r2, [pc, #84]	; (8002874 <HAL_GPIO_Init+0x4e4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d00d      	beq.n	8002840 <HAL_GPIO_Init+0x4b0>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a14      	ldr	r2, [pc, #80]	; (8002878 <HAL_GPIO_Init+0x4e8>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d007      	beq.n	800283c <HAL_GPIO_Init+0x4ac>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a13      	ldr	r2, [pc, #76]	; (800287c <HAL_GPIO_Init+0x4ec>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d101      	bne.n	8002838 <HAL_GPIO_Init+0x4a8>
 8002834:	2307      	movs	r3, #7
 8002836:	e024      	b.n	8002882 <HAL_GPIO_Init+0x4f2>
 8002838:	2308      	movs	r3, #8
 800283a:	e022      	b.n	8002882 <HAL_GPIO_Init+0x4f2>
 800283c:	2306      	movs	r3, #6
 800283e:	e020      	b.n	8002882 <HAL_GPIO_Init+0x4f2>
 8002840:	2305      	movs	r3, #5
 8002842:	e01e      	b.n	8002882 <HAL_GPIO_Init+0x4f2>
 8002844:	2304      	movs	r3, #4
 8002846:	e01c      	b.n	8002882 <HAL_GPIO_Init+0x4f2>
 8002848:	2303      	movs	r3, #3
 800284a:	e01a      	b.n	8002882 <HAL_GPIO_Init+0x4f2>
 800284c:	2302      	movs	r3, #2
 800284e:	e018      	b.n	8002882 <HAL_GPIO_Init+0x4f2>
 8002850:	2301      	movs	r3, #1
 8002852:	e016      	b.n	8002882 <HAL_GPIO_Init+0x4f2>
 8002854:	08007bd8 	.word	0x08007bd8
 8002858:	40023800 	.word	0x40023800
 800285c:	40013800 	.word	0x40013800
 8002860:	40020000 	.word	0x40020000
 8002864:	40020400 	.word	0x40020400
 8002868:	40020800 	.word	0x40020800
 800286c:	40020c00 	.word	0x40020c00
 8002870:	40021000 	.word	0x40021000
 8002874:	40021400 	.word	0x40021400
 8002878:	40021800 	.word	0x40021800
 800287c:	40021c00 	.word	0x40021c00
 8002880:	2300      	movs	r3, #0
 8002882:	69fa      	ldr	r2, [r7, #28]
 8002884:	f002 0203 	and.w	r2, r2, #3
 8002888:	0092      	lsls	r2, r2, #2
 800288a:	4093      	lsls	r3, r2
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	4313      	orrs	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002892:	4933      	ldr	r1, [pc, #204]	; (8002960 <HAL_GPIO_Init+0x5d0>)
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	089b      	lsrs	r3, r3, #2
 8002898:	3302      	adds	r3, #2
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028a0:	4b30      	ldr	r3, [pc, #192]	; (8002964 <HAL_GPIO_Init+0x5d4>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_GPIO_Init+0x534>
        {
          temp |= iocurrent;
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028c4:	4a27      	ldr	r2, [pc, #156]	; (8002964 <HAL_GPIO_Init+0x5d4>)
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80028ca:	4b26      	ldr	r3, [pc, #152]	; (8002964 <HAL_GPIO_Init+0x5d4>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	43db      	mvns	r3, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4013      	ands	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_GPIO_Init+0x55e>
        {
          temp |= iocurrent;
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028ee:	4a1d      	ldr	r2, [pc, #116]	; (8002964 <HAL_GPIO_Init+0x5d4>)
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028f4:	4b1b      	ldr	r3, [pc, #108]	; (8002964 <HAL_GPIO_Init+0x5d4>)
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	43db      	mvns	r3, r3
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	4013      	ands	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <HAL_GPIO_Init+0x588>
        {
          temp |= iocurrent;
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	4313      	orrs	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002918:	4a12      	ldr	r2, [pc, #72]	; (8002964 <HAL_GPIO_Init+0x5d4>)
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800291e:	4b11      	ldr	r3, [pc, #68]	; (8002964 <HAL_GPIO_Init+0x5d4>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	43db      	mvns	r3, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4013      	ands	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_GPIO_Init+0x5b2>
        {
          temp |= iocurrent;
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002942:	4a08      	ldr	r2, [pc, #32]	; (8002964 <HAL_GPIO_Init+0x5d4>)
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	3301      	adds	r3, #1
 800294c:	61fb      	str	r3, [r7, #28]
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	2b0f      	cmp	r3, #15
 8002952:	f67f adcd 	bls.w	80024f0 <HAL_GPIO_Init+0x160>
      }
    }
  }
}
 8002956:	bf00      	nop
 8002958:	3720      	adds	r7, #32
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	40013800 	.word	0x40013800
 8002964:	40013c00 	.word	0x40013c00

08002968 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	460b      	mov	r3, r1
 8002972:	807b      	strh	r3, [r7, #2]
 8002974:	4613      	mov	r3, r2
 8002976:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002978:	887b      	ldrh	r3, [r7, #2]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d004      	beq.n	8002988 <HAL_GPIO_WritePin+0x20>
 800297e:	887b      	ldrh	r3, [r7, #2]
 8002980:	0c1b      	lsrs	r3, r3, #16
 8002982:	041b      	lsls	r3, r3, #16
 8002984:	2b00      	cmp	r3, #0
 8002986:	d004      	beq.n	8002992 <HAL_GPIO_WritePin+0x2a>
 8002988:	f240 11af 	movw	r1, #431	; 0x1af
 800298c:	480e      	ldr	r0, [pc, #56]	; (80029c8 <HAL_GPIO_WritePin+0x60>)
 800298e:	f003 fc4e 	bl	800622e <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002992:	787b      	ldrb	r3, [r7, #1]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d007      	beq.n	80029a8 <HAL_GPIO_WritePin+0x40>
 8002998:	787b      	ldrb	r3, [r7, #1]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d004      	beq.n	80029a8 <HAL_GPIO_WritePin+0x40>
 800299e:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 80029a2:	4809      	ldr	r0, [pc, #36]	; (80029c8 <HAL_GPIO_WritePin+0x60>)
 80029a4:	f003 fc43 	bl	800622e <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80029a8:	787b      	ldrb	r3, [r7, #1]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ae:	887a      	ldrh	r2, [r7, #2]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029b4:	e003      	b.n	80029be <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029b6:	887b      	ldrh	r3, [r7, #2]
 80029b8:	041a      	lsls	r2, r3, #16
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	619a      	str	r2, [r3, #24]
}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	08007bd8 	.word	0x08007bd8

080029cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e2e0      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b0f      	cmp	r3, #15
 80029e4:	d903      	bls.n	80029ee <HAL_RCC_OscConfig+0x22>
 80029e6:	21f8      	movs	r1, #248	; 0xf8
 80029e8:	48a3      	ldr	r0, [pc, #652]	; (8002c78 <HAL_RCC_OscConfig+0x2ac>)
 80029ea:	f003 fc20 	bl	800622e <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 8088 	beq.w	8002b0c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d00d      	beq.n	8002a20 <HAL_RCC_OscConfig+0x54>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a0c:	d008      	beq.n	8002a20 <HAL_RCC_OscConfig+0x54>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a16:	d003      	beq.n	8002a20 <HAL_RCC_OscConfig+0x54>
 8002a18:	21fd      	movs	r1, #253	; 0xfd
 8002a1a:	4897      	ldr	r0, [pc, #604]	; (8002c78 <HAL_RCC_OscConfig+0x2ac>)
 8002a1c:	f003 fc07 	bl	800622e <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a20:	4b96      	ldr	r3, [pc, #600]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f003 030c 	and.w	r3, r3, #12
 8002a28:	2b04      	cmp	r3, #4
 8002a2a:	d00c      	beq.n	8002a46 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a2c:	4b93      	ldr	r3, [pc, #588]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d112      	bne.n	8002a5e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a38:	4b90      	ldr	r3, [pc, #576]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a44:	d10b      	bne.n	8002a5e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a46:	4b8d      	ldr	r3, [pc, #564]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d05b      	beq.n	8002b0a <HAL_RCC_OscConfig+0x13e>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d157      	bne.n	8002b0a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e2a0      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a66:	d106      	bne.n	8002a76 <HAL_RCC_OscConfig+0xaa>
 8002a68:	4b84      	ldr	r3, [pc, #528]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a83      	ldr	r2, [pc, #524]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a72:	6013      	str	r3, [r2, #0]
 8002a74:	e01d      	b.n	8002ab2 <HAL_RCC_OscConfig+0xe6>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a7e:	d10c      	bne.n	8002a9a <HAL_RCC_OscConfig+0xce>
 8002a80:	4b7e      	ldr	r3, [pc, #504]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a7d      	ldr	r2, [pc, #500]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a8a:	6013      	str	r3, [r2, #0]
 8002a8c:	4b7b      	ldr	r3, [pc, #492]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a7a      	ldr	r2, [pc, #488]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	e00b      	b.n	8002ab2 <HAL_RCC_OscConfig+0xe6>
 8002a9a:	4b78      	ldr	r3, [pc, #480]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a77      	ldr	r2, [pc, #476]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002aa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	4b75      	ldr	r3, [pc, #468]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a74      	ldr	r2, [pc, #464]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002aac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ab0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d013      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aba:	f7fe fddd 	bl	8001678 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ac2:	f7fe fdd9 	bl	8001678 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b64      	cmp	r3, #100	; 0x64
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e265      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad4:	4b69      	ldr	r3, [pc, #420]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0f0      	beq.n	8002ac2 <HAL_RCC_OscConfig+0xf6>
 8002ae0:	e014      	b.n	8002b0c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae2:	f7fe fdc9 	bl	8001678 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002aea:	f7fe fdc5 	bl	8001678 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b64      	cmp	r3, #100	; 0x64
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e251      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002afc:	4b5f      	ldr	r3, [pc, #380]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d1f0      	bne.n	8002aea <HAL_RCC_OscConfig+0x11e>
 8002b08:	e000      	b.n	8002b0c <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b0a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d079      	beq.n	8002c0c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d008      	beq.n	8002b32 <HAL_RCC_OscConfig+0x166>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d004      	beq.n	8002b32 <HAL_RCC_OscConfig+0x166>
 8002b28:	f240 112f 	movw	r1, #303	; 0x12f
 8002b2c:	4852      	ldr	r0, [pc, #328]	; (8002c78 <HAL_RCC_OscConfig+0x2ac>)
 8002b2e:	f003 fb7e 	bl	800622e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	2b1f      	cmp	r3, #31
 8002b38:	d904      	bls.n	8002b44 <HAL_RCC_OscConfig+0x178>
 8002b3a:	f44f 7198 	mov.w	r1, #304	; 0x130
 8002b3e:	484e      	ldr	r0, [pc, #312]	; (8002c78 <HAL_RCC_OscConfig+0x2ac>)
 8002b40:	f003 fb75 	bl	800622e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b44:	4b4d      	ldr	r3, [pc, #308]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f003 030c 	and.w	r3, r3, #12
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00b      	beq.n	8002b68 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b50:	4b4a      	ldr	r3, [pc, #296]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d11c      	bne.n	8002b96 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b5c:	4b47      	ldr	r3, [pc, #284]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d116      	bne.n	8002b96 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b68:	4b44      	ldr	r3, [pc, #272]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_OscConfig+0x1b4>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d001      	beq.n	8002b80 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e20f      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b80:	4b3e      	ldr	r3, [pc, #248]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	493b      	ldr	r1, [pc, #236]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b94:	e03a      	b.n	8002c0c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d020      	beq.n	8002be0 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b9e:	4b38      	ldr	r3, [pc, #224]	; (8002c80 <HAL_RCC_OscConfig+0x2b4>)
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba4:	f7fe fd68 	bl	8001678 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bac:	f7fe fd64 	bl	8001678 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e1f0      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bbe:	4b2f      	ldr	r3, [pc, #188]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d0f0      	beq.n	8002bac <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bca:	4b2c      	ldr	r3, [pc, #176]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	00db      	lsls	r3, r3, #3
 8002bd8:	4928      	ldr	r1, [pc, #160]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	600b      	str	r3, [r1, #0]
 8002bde:	e015      	b.n	8002c0c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002be0:	4b27      	ldr	r3, [pc, #156]	; (8002c80 <HAL_RCC_OscConfig+0x2b4>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be6:	f7fe fd47 	bl	8001678 <HAL_GetTick>
 8002bea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bec:	e008      	b.n	8002c00 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bee:	f7fe fd43 	bl	8001678 <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d901      	bls.n	8002c00 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e1cf      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c00:	4b1e      	ldr	r3, [pc, #120]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d1f0      	bne.n	8002bee <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0308 	and.w	r3, r3, #8
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d046      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d008      	beq.n	8002c32 <HAL_RCC_OscConfig+0x266>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	695b      	ldr	r3, [r3, #20]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d004      	beq.n	8002c32 <HAL_RCC_OscConfig+0x266>
 8002c28:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8002c2c:	4812      	ldr	r0, [pc, #72]	; (8002c78 <HAL_RCC_OscConfig+0x2ac>)
 8002c2e:	f003 fafe 	bl	800622e <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d016      	beq.n	8002c68 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c3a:	4b12      	ldr	r3, [pc, #72]	; (8002c84 <HAL_RCC_OscConfig+0x2b8>)
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c40:	f7fe fd1a 	bl	8001678 <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c48:	f7fe fd16 	bl	8001678 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e1a2      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c5a:	4b08      	ldr	r3, [pc, #32]	; (8002c7c <HAL_RCC_OscConfig+0x2b0>)
 8002c5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f0      	beq.n	8002c48 <HAL_RCC_OscConfig+0x27c>
 8002c66:	e01e      	b.n	8002ca6 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c68:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <HAL_RCC_OscConfig+0x2b8>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c6e:	f7fe fd03 	bl	8001678 <HAL_GetTick>
 8002c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c74:	e011      	b.n	8002c9a <HAL_RCC_OscConfig+0x2ce>
 8002c76:	bf00      	nop
 8002c78:	08007c14 	.word	0x08007c14
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	42470000 	.word	0x42470000
 8002c84:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c88:	f7fe fcf6 	bl	8001678 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e182      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c9a:	4b97      	ldr	r3, [pc, #604]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002c9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0304 	and.w	r3, r3, #4
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	f000 80a8 	beq.w	8002e04 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00c      	beq.n	8002cda <HAL_RCC_OscConfig+0x30e>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d008      	beq.n	8002cda <HAL_RCC_OscConfig+0x30e>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2b05      	cmp	r3, #5
 8002cce:	d004      	beq.n	8002cda <HAL_RCC_OscConfig+0x30e>
 8002cd0:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8002cd4:	4889      	ldr	r0, [pc, #548]	; (8002efc <HAL_RCC_OscConfig+0x530>)
 8002cd6:	f003 faaa 	bl	800622e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cda:	4b87      	ldr	r3, [pc, #540]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d10f      	bne.n	8002d06 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	4b83      	ldr	r3, [pc, #524]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	4a82      	ldr	r2, [pc, #520]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002cf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8002cf6:	4b80      	ldr	r3, [pc, #512]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002d02:	2301      	movs	r3, #1
 8002d04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d06:	4b7e      	ldr	r3, [pc, #504]	; (8002f00 <HAL_RCC_OscConfig+0x534>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d118      	bne.n	8002d44 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d12:	4b7b      	ldr	r3, [pc, #492]	; (8002f00 <HAL_RCC_OscConfig+0x534>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a7a      	ldr	r2, [pc, #488]	; (8002f00 <HAL_RCC_OscConfig+0x534>)
 8002d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d1e:	f7fe fcab 	bl	8001678 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d26:	f7fe fca7 	bl	8001678 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e133      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d38:	4b71      	ldr	r3, [pc, #452]	; (8002f00 <HAL_RCC_OscConfig+0x534>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d106      	bne.n	8002d5a <HAL_RCC_OscConfig+0x38e>
 8002d4c:	4b6a      	ldr	r3, [pc, #424]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d50:	4a69      	ldr	r2, [pc, #420]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	6713      	str	r3, [r2, #112]	; 0x70
 8002d58:	e01c      	b.n	8002d94 <HAL_RCC_OscConfig+0x3c8>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x3b0>
 8002d62:	4b65      	ldr	r3, [pc, #404]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d66:	4a64      	ldr	r2, [pc, #400]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d68:	f043 0304 	orr.w	r3, r3, #4
 8002d6c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d6e:	4b62      	ldr	r3, [pc, #392]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d72:	4a61      	ldr	r2, [pc, #388]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d74:	f043 0301 	orr.w	r3, r3, #1
 8002d78:	6713      	str	r3, [r2, #112]	; 0x70
 8002d7a:	e00b      	b.n	8002d94 <HAL_RCC_OscConfig+0x3c8>
 8002d7c:	4b5e      	ldr	r3, [pc, #376]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d80:	4a5d      	ldr	r2, [pc, #372]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d82:	f023 0301 	bic.w	r3, r3, #1
 8002d86:	6713      	str	r3, [r2, #112]	; 0x70
 8002d88:	4b5b      	ldr	r3, [pc, #364]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8c:	4a5a      	ldr	r2, [pc, #360]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002d8e:	f023 0304 	bic.w	r3, r3, #4
 8002d92:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d015      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d9c:	f7fe fc6c 	bl	8001678 <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da2:	e00a      	b.n	8002dba <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002da4:	f7fe fc68 	bl	8001678 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e0f2      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dba:	4b4f      	ldr	r3, [pc, #316]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0ee      	beq.n	8002da4 <HAL_RCC_OscConfig+0x3d8>
 8002dc6:	e014      	b.n	8002df2 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc8:	f7fe fc56 	bl	8001678 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dce:	e00a      	b.n	8002de6 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dd0:	f7fe fc52 	bl	8001678 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e0dc      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002de6:	4b44      	ldr	r3, [pc, #272]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1ee      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002df2:	7dfb      	ldrb	r3, [r7, #23]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d105      	bne.n	8002e04 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002df8:	4b3f      	ldr	r3, [pc, #252]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	4a3e      	ldr	r2, [pc, #248]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002dfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e02:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00c      	beq.n	8002e26 <HAL_RCC_OscConfig+0x45a>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d008      	beq.n	8002e26 <HAL_RCC_OscConfig+0x45a>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d004      	beq.n	8002e26 <HAL_RCC_OscConfig+0x45a>
 8002e1c:	f240 11df 	movw	r1, #479	; 0x1df
 8002e20:	4836      	ldr	r0, [pc, #216]	; (8002efc <HAL_RCC_OscConfig+0x530>)
 8002e22:	f003 fa04 	bl	800622e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f000 80b7 	beq.w	8002f9e <HAL_RCC_OscConfig+0x5d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e30:	4b31      	ldr	r3, [pc, #196]	; (8002ef8 <HAL_RCC_OscConfig+0x52c>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f003 030c 	and.w	r3, r3, #12
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	f000 80ae 	beq.w	8002f9a <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	f040 8092 	bne.w	8002f6c <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d009      	beq.n	8002e64 <HAL_RCC_OscConfig+0x498>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	69db      	ldr	r3, [r3, #28]
 8002e54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e58:	d004      	beq.n	8002e64 <HAL_RCC_OscConfig+0x498>
 8002e5a:	f44f 71f4 	mov.w	r1, #488	; 0x1e8
 8002e5e:	4827      	ldr	r0, [pc, #156]	; (8002efc <HAL_RCC_OscConfig+0x530>)
 8002e60:	f003 f9e5 	bl	800622e <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	2b3f      	cmp	r3, #63	; 0x3f
 8002e6a:	d904      	bls.n	8002e76 <HAL_RCC_OscConfig+0x4aa>
 8002e6c:	f240 11e9 	movw	r1, #489	; 0x1e9
 8002e70:	4822      	ldr	r0, [pc, #136]	; (8002efc <HAL_RCC_OscConfig+0x530>)
 8002e72:	f003 f9dc 	bl	800622e <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7a:	2b31      	cmp	r3, #49	; 0x31
 8002e7c:	d904      	bls.n	8002e88 <HAL_RCC_OscConfig+0x4bc>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e82:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8002e86:	d904      	bls.n	8002e92 <HAL_RCC_OscConfig+0x4c6>
 8002e88:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
 8002e8c:	481b      	ldr	r0, [pc, #108]	; (8002efc <HAL_RCC_OscConfig+0x530>)
 8002e8e:	f003 f9ce 	bl	800622e <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d010      	beq.n	8002ebc <HAL_RCC_OscConfig+0x4f0>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d00c      	beq.n	8002ebc <HAL_RCC_OscConfig+0x4f0>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea6:	2b06      	cmp	r3, #6
 8002ea8:	d008      	beq.n	8002ebc <HAL_RCC_OscConfig+0x4f0>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d004      	beq.n	8002ebc <HAL_RCC_OscConfig+0x4f0>
 8002eb2:	f240 11eb 	movw	r1, #491	; 0x1eb
 8002eb6:	4811      	ldr	r0, [pc, #68]	; (8002efc <HAL_RCC_OscConfig+0x530>)
 8002eb8:	f003 f9b9 	bl	800622e <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d903      	bls.n	8002ecc <HAL_RCC_OscConfig+0x500>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec8:	2b0f      	cmp	r3, #15
 8002eca:	d904      	bls.n	8002ed6 <HAL_RCC_OscConfig+0x50a>
 8002ecc:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 8002ed0:	480a      	ldr	r0, [pc, #40]	; (8002efc <HAL_RCC_OscConfig+0x530>)
 8002ed2:	f003 f9ac 	bl	800622e <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed6:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <HAL_RCC_OscConfig+0x538>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002edc:	f7fe fbcc 	bl	8001678 <HAL_GetTick>
 8002ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ee2:	e011      	b.n	8002f08 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ee4:	f7fe fbc8 	bl	8001678 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d90a      	bls.n	8002f08 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e054      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
 8002ef6:	bf00      	nop
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	08007c14 	.word	0x08007c14
 8002f00:	40007000 	.word	0x40007000
 8002f04:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f08:	4b27      	ldr	r3, [pc, #156]	; (8002fa8 <HAL_RCC_OscConfig+0x5dc>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1e7      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	69da      	ldr	r2, [r3, #28]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f22:	019b      	lsls	r3, r3, #6
 8002f24:	431a      	orrs	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2a:	085b      	lsrs	r3, r3, #1
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	041b      	lsls	r3, r3, #16
 8002f30:	431a      	orrs	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f36:	061b      	lsls	r3, r3, #24
 8002f38:	491b      	ldr	r1, [pc, #108]	; (8002fa8 <HAL_RCC_OscConfig+0x5dc>)
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f3e:	4b1b      	ldr	r3, [pc, #108]	; (8002fac <HAL_RCC_OscConfig+0x5e0>)
 8002f40:	2201      	movs	r2, #1
 8002f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7fe fb98 	bl	8001678 <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f4c:	f7fe fb94 	bl	8001678 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e020      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f5e:	4b12      	ldr	r3, [pc, #72]	; (8002fa8 <HAL_RCC_OscConfig+0x5dc>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0f0      	beq.n	8002f4c <HAL_RCC_OscConfig+0x580>
 8002f6a:	e018      	b.n	8002f9e <HAL_RCC_OscConfig+0x5d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6c:	4b0f      	ldr	r3, [pc, #60]	; (8002fac <HAL_RCC_OscConfig+0x5e0>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f72:	f7fe fb81 	bl	8001678 <HAL_GetTick>
 8002f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f78:	e008      	b.n	8002f8c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f7a:	f7fe fb7d 	bl	8001678 <HAL_GetTick>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d901      	bls.n	8002f8c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e009      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f8c:	4b06      	ldr	r3, [pc, #24]	; (8002fa8 <HAL_RCC_OscConfig+0x5dc>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1f0      	bne.n	8002f7a <HAL_RCC_OscConfig+0x5ae>
 8002f98:	e001      	b.n	8002f9e <HAL_RCC_OscConfig+0x5d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e000      	b.n	8002fa0 <HAL_RCC_OscConfig+0x5d4>
    }
  }
  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3718      	adds	r7, #24
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	42470060 	.word	0x42470060

08002fb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e172      	b.n	80032aa <HAL_RCC_ClockConfig+0x2fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x24>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b0f      	cmp	r3, #15
 8002fd2:	d904      	bls.n	8002fde <HAL_RCC_ClockConfig+0x2e>
 8002fd4:	f44f 7114 	mov.w	r1, #592	; 0x250
 8002fd8:	487b      	ldr	r0, [pc, #492]	; (80031c8 <HAL_RCC_ClockConfig+0x218>)
 8002fda:	f003 f928 	bl	800622e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d019      	beq.n	8003018 <HAL_RCC_ClockConfig+0x68>
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d016      	beq.n	8003018 <HAL_RCC_ClockConfig+0x68>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d013      	beq.n	8003018 <HAL_RCC_ClockConfig+0x68>
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	d010      	beq.n	8003018 <HAL_RCC_ClockConfig+0x68>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	2b04      	cmp	r3, #4
 8002ffa:	d00d      	beq.n	8003018 <HAL_RCC_ClockConfig+0x68>
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	2b05      	cmp	r3, #5
 8003000:	d00a      	beq.n	8003018 <HAL_RCC_ClockConfig+0x68>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	2b06      	cmp	r3, #6
 8003006:	d007      	beq.n	8003018 <HAL_RCC_ClockConfig+0x68>
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	2b07      	cmp	r3, #7
 800300c:	d004      	beq.n	8003018 <HAL_RCC_ClockConfig+0x68>
 800300e:	f240 2151 	movw	r1, #593	; 0x251
 8003012:	486d      	ldr	r0, [pc, #436]	; (80031c8 <HAL_RCC_ClockConfig+0x218>)
 8003014:	f003 f90b 	bl	800622e <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003018:	4b6c      	ldr	r3, [pc, #432]	; (80031cc <HAL_RCC_ClockConfig+0x21c>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 030f 	and.w	r3, r3, #15
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	429a      	cmp	r2, r3
 8003024:	d90c      	bls.n	8003040 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003026:	4b69      	ldr	r3, [pc, #420]	; (80031cc <HAL_RCC_ClockConfig+0x21c>)
 8003028:	683a      	ldr	r2, [r7, #0]
 800302a:	b2d2      	uxtb	r2, r2
 800302c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800302e:	4b67      	ldr	r3, [pc, #412]	; (80031cc <HAL_RCC_ClockConfig+0x21c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	429a      	cmp	r2, r3
 800303a:	d001      	beq.n	8003040 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e134      	b.n	80032aa <HAL_RCC_ClockConfig+0x2fa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d049      	beq.n	80030e0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003058:	4b5d      	ldr	r3, [pc, #372]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	4a5c      	ldr	r2, [pc, #368]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 800305e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003062:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b00      	cmp	r3, #0
 800306e:	d005      	beq.n	800307c <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003070:	4b57      	ldr	r3, [pc, #348]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	4a56      	ldr	r2, [pc, #344]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 8003076:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800307a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d024      	beq.n	80030ce <HAL_RCC_ClockConfig+0x11e>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	2b80      	cmp	r3, #128	; 0x80
 800308a:	d020      	beq.n	80030ce <HAL_RCC_ClockConfig+0x11e>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2b90      	cmp	r3, #144	; 0x90
 8003092:	d01c      	beq.n	80030ce <HAL_RCC_ClockConfig+0x11e>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	2ba0      	cmp	r3, #160	; 0xa0
 800309a:	d018      	beq.n	80030ce <HAL_RCC_ClockConfig+0x11e>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2bb0      	cmp	r3, #176	; 0xb0
 80030a2:	d014      	beq.n	80030ce <HAL_RCC_ClockConfig+0x11e>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	2bc0      	cmp	r3, #192	; 0xc0
 80030aa:	d010      	beq.n	80030ce <HAL_RCC_ClockConfig+0x11e>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	2bd0      	cmp	r3, #208	; 0xd0
 80030b2:	d00c      	beq.n	80030ce <HAL_RCC_ClockConfig+0x11e>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	2be0      	cmp	r3, #224	; 0xe0
 80030ba:	d008      	beq.n	80030ce <HAL_RCC_ClockConfig+0x11e>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	2bf0      	cmp	r3, #240	; 0xf0
 80030c2:	d004      	beq.n	80030ce <HAL_RCC_ClockConfig+0x11e>
 80030c4:	f44f 711d 	mov.w	r1, #628	; 0x274
 80030c8:	483f      	ldr	r0, [pc, #252]	; (80031c8 <HAL_RCC_ClockConfig+0x218>)
 80030ca:	f003 f8b0 	bl	800622e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030ce:	4b40      	ldr	r3, [pc, #256]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	493d      	ldr	r1, [pc, #244]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d059      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d010      	beq.n	8003116 <HAL_RCC_ClockConfig+0x166>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d00c      	beq.n	8003116 <HAL_RCC_ClockConfig+0x166>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2b02      	cmp	r3, #2
 8003102:	d008      	beq.n	8003116 <HAL_RCC_ClockConfig+0x166>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2b03      	cmp	r3, #3
 800310a:	d004      	beq.n	8003116 <HAL_RCC_ClockConfig+0x166>
 800310c:	f240 217b 	movw	r1, #635	; 0x27b
 8003110:	482d      	ldr	r0, [pc, #180]	; (80031c8 <HAL_RCC_ClockConfig+0x218>)
 8003112:	f003 f88c 	bl	800622e <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	2b01      	cmp	r3, #1
 800311c:	d107      	bne.n	800312e <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800311e:	4b2c      	ldr	r3, [pc, #176]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d119      	bne.n	800315e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e0bd      	b.n	80032aa <HAL_RCC_ClockConfig+0x2fa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	2b02      	cmp	r3, #2
 8003134:	d003      	beq.n	800313e <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800313a:	2b03      	cmp	r3, #3
 800313c:	d107      	bne.n	800314e <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800313e:	4b24      	ldr	r3, [pc, #144]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d109      	bne.n	800315e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e0ad      	b.n	80032aa <HAL_RCC_ClockConfig+0x2fa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800314e:	4b20      	ldr	r3, [pc, #128]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e0a5      	b.n	80032aa <HAL_RCC_ClockConfig+0x2fa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800315e:	4b1c      	ldr	r3, [pc, #112]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f023 0203 	bic.w	r2, r3, #3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	4919      	ldr	r1, [pc, #100]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 800316c:	4313      	orrs	r3, r2
 800316e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003170:	f7fe fa82 	bl	8001678 <HAL_GetTick>
 8003174:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003176:	e00a      	b.n	800318e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003178:	f7fe fa7e 	bl	8001678 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	f241 3288 	movw	r2, #5000	; 0x1388
 8003186:	4293      	cmp	r3, r2
 8003188:	d901      	bls.n	800318e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e08d      	b.n	80032aa <HAL_RCC_ClockConfig+0x2fa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800318e:	4b10      	ldr	r3, [pc, #64]	; (80031d0 <HAL_RCC_ClockConfig+0x220>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 020c 	and.w	r2, r3, #12
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	429a      	cmp	r2, r3
 800319e:	d1eb      	bne.n	8003178 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031a0:	4b0a      	ldr	r3, [pc, #40]	; (80031cc <HAL_RCC_ClockConfig+0x21c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 030f 	and.w	r3, r3, #15
 80031a8:	683a      	ldr	r2, [r7, #0]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d212      	bcs.n	80031d4 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ae:	4b07      	ldr	r3, [pc, #28]	; (80031cc <HAL_RCC_ClockConfig+0x21c>)
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	b2d2      	uxtb	r2, r2
 80031b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b6:	4b05      	ldr	r3, [pc, #20]	; (80031cc <HAL_RCC_ClockConfig+0x21c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d007      	beq.n	80031d4 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e070      	b.n	80032aa <HAL_RCC_ClockConfig+0x2fa>
 80031c8:	08007c14 	.word	0x08007c14
 80031cc:	40023c00 	.word	0x40023c00
 80031d0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d025      	beq.n	800322c <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d018      	beq.n	800321a <HAL_RCC_ClockConfig+0x26a>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031f0:	d013      	beq.n	800321a <HAL_RCC_ClockConfig+0x26a>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80031fa:	d00e      	beq.n	800321a <HAL_RCC_ClockConfig+0x26a>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003204:	d009      	beq.n	800321a <HAL_RCC_ClockConfig+0x26a>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800320e:	d004      	beq.n	800321a <HAL_RCC_ClockConfig+0x26a>
 8003210:	f240 21b9 	movw	r1, #697	; 0x2b9
 8003214:	4827      	ldr	r0, [pc, #156]	; (80032b4 <HAL_RCC_ClockConfig+0x304>)
 8003216:	f003 f80a 	bl	800622e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800321a:	4b27      	ldr	r3, [pc, #156]	; (80032b8 <HAL_RCC_ClockConfig+0x308>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	4924      	ldr	r1, [pc, #144]	; (80032b8 <HAL_RCC_ClockConfig+0x308>)
 8003228:	4313      	orrs	r3, r2
 800322a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0308 	and.w	r3, r3, #8
 8003234:	2b00      	cmp	r3, #0
 8003236:	d026      	beq.n	8003286 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d018      	beq.n	8003272 <HAL_RCC_ClockConfig+0x2c2>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	691b      	ldr	r3, [r3, #16]
 8003244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003248:	d013      	beq.n	8003272 <HAL_RCC_ClockConfig+0x2c2>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003252:	d00e      	beq.n	8003272 <HAL_RCC_ClockConfig+0x2c2>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800325c:	d009      	beq.n	8003272 <HAL_RCC_ClockConfig+0x2c2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8003266:	d004      	beq.n	8003272 <HAL_RCC_ClockConfig+0x2c2>
 8003268:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 800326c:	4811      	ldr	r0, [pc, #68]	; (80032b4 <HAL_RCC_ClockConfig+0x304>)
 800326e:	f002 ffde 	bl	800622e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003272:	4b11      	ldr	r3, [pc, #68]	; (80032b8 <HAL_RCC_ClockConfig+0x308>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	490d      	ldr	r1, [pc, #52]	; (80032b8 <HAL_RCC_ClockConfig+0x308>)
 8003282:	4313      	orrs	r3, r2
 8003284:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003286:	f000 f81d 	bl	80032c4 <HAL_RCC_GetSysClockFreq>
 800328a:	4601      	mov	r1, r0
 800328c:	4b0a      	ldr	r3, [pc, #40]	; (80032b8 <HAL_RCC_ClockConfig+0x308>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	091b      	lsrs	r3, r3, #4
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	4a09      	ldr	r2, [pc, #36]	; (80032bc <HAL_RCC_ClockConfig+0x30c>)
 8003298:	5cd3      	ldrb	r3, [r2, r3]
 800329a:	fa21 f303 	lsr.w	r3, r1, r3
 800329e:	4a08      	ldr	r2, [pc, #32]	; (80032c0 <HAL_RCC_ClockConfig+0x310>)
 80032a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80032a2:	2000      	movs	r0, #0
 80032a4:	f7fe f9a4 	bl	80015f0 <HAL_InitTick>

  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	08007c14 	.word	0x08007c14
 80032b8:	40023800 	.word	0x40023800
 80032bc:	0800878c 	.word	0x0800878c
 80032c0:	20000008 	.word	0x20000008

080032c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80032ca:	2300      	movs	r3, #0
 80032cc:	607b      	str	r3, [r7, #4]
 80032ce:	2300      	movs	r3, #0
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	2300      	movs	r3, #0
 80032d4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032da:	4b63      	ldr	r3, [pc, #396]	; (8003468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 030c 	and.w	r3, r3, #12
 80032e2:	2b04      	cmp	r3, #4
 80032e4:	d007      	beq.n	80032f6 <HAL_RCC_GetSysClockFreq+0x32>
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d008      	beq.n	80032fc <HAL_RCC_GetSysClockFreq+0x38>
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	f040 80b4 	bne.w	8003458 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032f0:	4b5e      	ldr	r3, [pc, #376]	; (800346c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80032f2:	60bb      	str	r3, [r7, #8]
       break;
 80032f4:	e0b3      	b.n	800345e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032f6:	4b5e      	ldr	r3, [pc, #376]	; (8003470 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80032f8:	60bb      	str	r3, [r7, #8]
      break;
 80032fa:	e0b0      	b.n	800345e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032fc:	4b5a      	ldr	r3, [pc, #360]	; (8003468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003304:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003306:	4b58      	ldr	r3, [pc, #352]	; (8003468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d04a      	beq.n	80033a8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003312:	4b55      	ldr	r3, [pc, #340]	; (8003468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	099b      	lsrs	r3, r3, #6
 8003318:	f04f 0400 	mov.w	r4, #0
 800331c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003320:	f04f 0200 	mov.w	r2, #0
 8003324:	ea03 0501 	and.w	r5, r3, r1
 8003328:	ea04 0602 	and.w	r6, r4, r2
 800332c:	4629      	mov	r1, r5
 800332e:	4632      	mov	r2, r6
 8003330:	f04f 0300 	mov.w	r3, #0
 8003334:	f04f 0400 	mov.w	r4, #0
 8003338:	0154      	lsls	r4, r2, #5
 800333a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800333e:	014b      	lsls	r3, r1, #5
 8003340:	4619      	mov	r1, r3
 8003342:	4622      	mov	r2, r4
 8003344:	1b49      	subs	r1, r1, r5
 8003346:	eb62 0206 	sbc.w	r2, r2, r6
 800334a:	f04f 0300 	mov.w	r3, #0
 800334e:	f04f 0400 	mov.w	r4, #0
 8003352:	0194      	lsls	r4, r2, #6
 8003354:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003358:	018b      	lsls	r3, r1, #6
 800335a:	1a5b      	subs	r3, r3, r1
 800335c:	eb64 0402 	sbc.w	r4, r4, r2
 8003360:	f04f 0100 	mov.w	r1, #0
 8003364:	f04f 0200 	mov.w	r2, #0
 8003368:	00e2      	lsls	r2, r4, #3
 800336a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800336e:	00d9      	lsls	r1, r3, #3
 8003370:	460b      	mov	r3, r1
 8003372:	4614      	mov	r4, r2
 8003374:	195b      	adds	r3, r3, r5
 8003376:	eb44 0406 	adc.w	r4, r4, r6
 800337a:	f04f 0100 	mov.w	r1, #0
 800337e:	f04f 0200 	mov.w	r2, #0
 8003382:	0262      	lsls	r2, r4, #9
 8003384:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003388:	0259      	lsls	r1, r3, #9
 800338a:	460b      	mov	r3, r1
 800338c:	4614      	mov	r4, r2
 800338e:	4618      	mov	r0, r3
 8003390:	4621      	mov	r1, r4
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f04f 0400 	mov.w	r4, #0
 8003398:	461a      	mov	r2, r3
 800339a:	4623      	mov	r3, r4
 800339c:	f7fc ff78 	bl	8000290 <__aeabi_uldivmod>
 80033a0:	4603      	mov	r3, r0
 80033a2:	460c      	mov	r4, r1
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	e049      	b.n	800343c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033a8:	4b2f      	ldr	r3, [pc, #188]	; (8003468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	099b      	lsrs	r3, r3, #6
 80033ae:	f04f 0400 	mov.w	r4, #0
 80033b2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80033b6:	f04f 0200 	mov.w	r2, #0
 80033ba:	ea03 0501 	and.w	r5, r3, r1
 80033be:	ea04 0602 	and.w	r6, r4, r2
 80033c2:	4629      	mov	r1, r5
 80033c4:	4632      	mov	r2, r6
 80033c6:	f04f 0300 	mov.w	r3, #0
 80033ca:	f04f 0400 	mov.w	r4, #0
 80033ce:	0154      	lsls	r4, r2, #5
 80033d0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80033d4:	014b      	lsls	r3, r1, #5
 80033d6:	4619      	mov	r1, r3
 80033d8:	4622      	mov	r2, r4
 80033da:	1b49      	subs	r1, r1, r5
 80033dc:	eb62 0206 	sbc.w	r2, r2, r6
 80033e0:	f04f 0300 	mov.w	r3, #0
 80033e4:	f04f 0400 	mov.w	r4, #0
 80033e8:	0194      	lsls	r4, r2, #6
 80033ea:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80033ee:	018b      	lsls	r3, r1, #6
 80033f0:	1a5b      	subs	r3, r3, r1
 80033f2:	eb64 0402 	sbc.w	r4, r4, r2
 80033f6:	f04f 0100 	mov.w	r1, #0
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	00e2      	lsls	r2, r4, #3
 8003400:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003404:	00d9      	lsls	r1, r3, #3
 8003406:	460b      	mov	r3, r1
 8003408:	4614      	mov	r4, r2
 800340a:	195b      	adds	r3, r3, r5
 800340c:	eb44 0406 	adc.w	r4, r4, r6
 8003410:	f04f 0100 	mov.w	r1, #0
 8003414:	f04f 0200 	mov.w	r2, #0
 8003418:	02a2      	lsls	r2, r4, #10
 800341a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800341e:	0299      	lsls	r1, r3, #10
 8003420:	460b      	mov	r3, r1
 8003422:	4614      	mov	r4, r2
 8003424:	4618      	mov	r0, r3
 8003426:	4621      	mov	r1, r4
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f04f 0400 	mov.w	r4, #0
 800342e:	461a      	mov	r2, r3
 8003430:	4623      	mov	r3, r4
 8003432:	f7fc ff2d 	bl	8000290 <__aeabi_uldivmod>
 8003436:	4603      	mov	r3, r0
 8003438:	460c      	mov	r4, r1
 800343a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800343c:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	0c1b      	lsrs	r3, r3, #16
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	3301      	adds	r3, #1
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	fbb2 f3f3 	udiv	r3, r2, r3
 8003454:	60bb      	str	r3, [r7, #8]
      break;
 8003456:	e002      	b.n	800345e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003458:	4b04      	ldr	r3, [pc, #16]	; (800346c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800345a:	60bb      	str	r3, [r7, #8]
      break;
 800345c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800345e:	68bb      	ldr	r3, [r7, #8]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3714      	adds	r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003468:	40023800 	.word	0x40023800
 800346c:	00f42400 	.word	0x00f42400
 8003470:	007a1200 	.word	0x007a1200

08003474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003478:	4b03      	ldr	r3, [pc, #12]	; (8003488 <HAL_RCC_GetHCLKFreq+0x14>)
 800347a:	681b      	ldr	r3, [r3, #0]
}
 800347c:	4618      	mov	r0, r3
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	20000008 	.word	0x20000008

0800348c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003490:	f7ff fff0 	bl	8003474 <HAL_RCC_GetHCLKFreq>
 8003494:	4601      	mov	r1, r0
 8003496:	4b05      	ldr	r3, [pc, #20]	; (80034ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	0a9b      	lsrs	r3, r3, #10
 800349c:	f003 0307 	and.w	r3, r3, #7
 80034a0:	4a03      	ldr	r2, [pc, #12]	; (80034b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034a2:	5cd3      	ldrb	r3, [r2, r3]
 80034a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40023800 	.word	0x40023800
 80034b0:	0800879c 	.word	0x0800879c

080034b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80034b8:	f7ff ffdc 	bl	8003474 <HAL_RCC_GetHCLKFreq>
 80034bc:	4601      	mov	r1, r0
 80034be:	4b05      	ldr	r3, [pc, #20]	; (80034d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	0b5b      	lsrs	r3, r3, #13
 80034c4:	f003 0307 	and.w	r3, r3, #7
 80034c8:	4a03      	ldr	r2, [pc, #12]	; (80034d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034ca:	5cd3      	ldrb	r3, [r2, r3]
 80034cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40023800 	.word	0x40023800
 80034d8:	0800879c 	.word	0x0800879c

080034dc <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d101      	bne.n	80034ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e0b4      	b.n	8003658 <HAL_UART_Init+0x17c>
  }

  /* Check the parameters */
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d031      	beq.n	800355a <HAL_UART_Init+0x7e>
  { 
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a59      	ldr	r2, [pc, #356]	; (8003660 <HAL_UART_Init+0x184>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d013      	beq.n	8003528 <HAL_UART_Init+0x4c>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a57      	ldr	r2, [pc, #348]	; (8003664 <HAL_UART_Init+0x188>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d00e      	beq.n	8003528 <HAL_UART_Init+0x4c>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a56      	ldr	r2, [pc, #344]	; (8003668 <HAL_UART_Init+0x18c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d009      	beq.n	8003528 <HAL_UART_Init+0x4c>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a54      	ldr	r2, [pc, #336]	; (800366c <HAL_UART_Init+0x190>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d004      	beq.n	8003528 <HAL_UART_Init+0x4c>
 800351e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003522:	4853      	ldr	r0, [pc, #332]	; (8003670 <HAL_UART_Init+0x194>)
 8003524:	f002 fe83 	bl	800622e <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d037      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003538:	d032      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003542:	d02d      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800354c:	d028      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 800354e:	f240 1101 	movw	r1, #257	; 0x101
 8003552:	4847      	ldr	r0, [pc, #284]	; (8003670 <HAL_UART_Init+0x194>)
 8003554:	f002 fe6b 	bl	800622e <assert_failed>
 8003558:	e022      	b.n	80035a0 <HAL_UART_Init+0xc4>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a40      	ldr	r2, [pc, #256]	; (8003660 <HAL_UART_Init+0x184>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d01d      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a3e      	ldr	r2, [pc, #248]	; (8003664 <HAL_UART_Init+0x188>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d018      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a3d      	ldr	r2, [pc, #244]	; (8003668 <HAL_UART_Init+0x18c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d013      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a3d      	ldr	r2, [pc, #244]	; (8003674 <HAL_UART_Init+0x198>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d00e      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a3c      	ldr	r2, [pc, #240]	; (8003678 <HAL_UART_Init+0x19c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d009      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a36      	ldr	r2, [pc, #216]	; (800366c <HAL_UART_Init+0x190>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d004      	beq.n	80035a0 <HAL_UART_Init+0xc4>
 8003596:	f240 1105 	movw	r1, #261	; 0x105
 800359a:	4835      	ldr	r0, [pc, #212]	; (8003670 <HAL_UART_Init+0x194>)
 800359c:	f002 fe47 	bl	800622e <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d009      	beq.n	80035bc <HAL_UART_Init+0xe0>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035b0:	d004      	beq.n	80035bc <HAL_UART_Init+0xe0>
 80035b2:	f240 1107 	movw	r1, #263	; 0x107
 80035b6:	482e      	ldr	r0, [pc, #184]	; (8003670 <HAL_UART_Init+0x194>)
 80035b8:	f002 fe39 	bl	800622e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69db      	ldr	r3, [r3, #28]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d009      	beq.n	80035d8 <HAL_UART_Init+0xfc>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	69db      	ldr	r3, [r3, #28]
 80035c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035cc:	d004      	beq.n	80035d8 <HAL_UART_Init+0xfc>
 80035ce:	f44f 7184 	mov.w	r1, #264	; 0x108
 80035d2:	4827      	ldr	r0, [pc, #156]	; (8003670 <HAL_UART_Init+0x194>)
 80035d4:	f002 fe2b 	bl	800622e <assert_failed>
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d106      	bne.n	80035f2 <HAL_UART_Init+0x116>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f002 ffa9 	bl	8006544 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2224      	movs	r2, #36	; 0x24
 80035f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68da      	ldr	r2, [r3, #12]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003608:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 fb76 	bl	8003cfc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	691a      	ldr	r2, [r3, #16]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800361e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	695a      	ldr	r2, [r3, #20]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800362e:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68da      	ldr	r2, [r3, #12]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800363e:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2220      	movs	r2, #32
 800364a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2220      	movs	r2, #32
 8003652:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3708      	adds	r7, #8
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40011000 	.word	0x40011000
 8003664:	40004400 	.word	0x40004400
 8003668:	40004800 	.word	0x40004800
 800366c:	40011400 	.word	0x40011400
 8003670:	08007c4c 	.word	0x08007c4c
 8003674:	40004c00 	.word	0x40004c00
 8003678:	40005000 	.word	0x40005000

0800367c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	4613      	mov	r3, r2
 8003688:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b20      	cmp	r3, #32
 8003694:	d153      	bne.n	800373e <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL ) || (Size == 0))
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d002      	beq.n	80036a2 <HAL_UART_Transmit_DMA+0x26>
 800369c:	88fb      	ldrh	r3, [r7, #6]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e04c      	b.n	8003740 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d101      	bne.n	80036b4 <HAL_UART_Transmit_DMA+0x38>
 80036b0:	2302      	movs	r3, #2
 80036b2:	e045      	b.n	8003740 <HAL_UART_Transmit_DMA+0xc4>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	88fa      	ldrh	r2, [r7, #6]
 80036c6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	88fa      	ldrh	r2, [r7, #6]
 80036cc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2221      	movs	r2, #33	; 0x21
 80036d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e0:	4a19      	ldr	r2, [pc, #100]	; (8003748 <HAL_UART_Transmit_DMA+0xcc>)
 80036e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e8:	4a18      	ldr	r2, [pc, #96]	; (800374c <HAL_UART_Transmit_DMA+0xd0>)
 80036ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f0:	4a17      	ldr	r2, [pc, #92]	; (8003750 <HAL_UART_Transmit_DMA+0xd4>)
 80036f2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f8:	2200      	movs	r2, #0
 80036fa:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
 80036fc:	f107 0308 	add.w	r3, r7, #8
 8003700:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	6819      	ldr	r1, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	3304      	adds	r3, #4
 8003710:	461a      	mov	r2, r3
 8003712:	88fb      	ldrh	r3, [r7, #6]
 8003714:	f7fe fb36 	bl	8001d84 <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003720:	601a      	str	r2, [r3, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	695a      	ldr	r2, [r3, #20]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003738:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 800373a:	2300      	movs	r3, #0
 800373c:	e000      	b.n	8003740 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800373e:	2302      	movs	r3, #2
  }
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	0800399d 	.word	0x0800399d
 800374c:	080039ef 	.word	0x080039ef
 8003750:	08003a0b 	.word	0x08003a0b

08003754 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b088      	sub	sp, #32
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003774:	2300      	movs	r3, #0
 8003776:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003778:	2300      	movs	r3, #0
 800377a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	f003 030f 	and.w	r3, r3, #15
 8003782:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10d      	bne.n	80037a6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	f003 0320 	and.w	r3, r3, #32
 8003790:	2b00      	cmp	r3, #0
 8003792:	d008      	beq.n	80037a6 <HAL_UART_IRQHandler+0x52>
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	f003 0320 	and.w	r3, r3, #32
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 fa33 	bl	8003c0a <UART_Receive_IT>
      return;
 80037a4:	e0cc      	b.n	8003940 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 80ab 	beq.w	8003904 <HAL_UART_IRQHandler+0x1b0>
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d105      	bne.n	80037c4 <HAL_UART_IRQHandler+0x70>
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f000 80a0 	beq.w	8003904 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00a      	beq.n	80037e4 <HAL_UART_IRQHandler+0x90>
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d005      	beq.n	80037e4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037dc:	f043 0201 	orr.w	r2, r3, #1
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00a      	beq.n	8003804 <HAL_UART_IRQHandler+0xb0>
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d005      	beq.n	8003804 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037fc:	f043 0202 	orr.w	r2, r3, #2
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00a      	beq.n	8003824 <HAL_UART_IRQHandler+0xd0>
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800381c:	f043 0204 	orr.w	r2, r3, #4
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	f003 0308 	and.w	r3, r3, #8
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00a      	beq.n	8003844 <HAL_UART_IRQHandler+0xf0>
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d005      	beq.n	8003844 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800383c:	f043 0208 	orr.w	r2, r3, #8
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003848:	2b00      	cmp	r3, #0
 800384a:	d078      	beq.n	800393e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	f003 0320 	and.w	r3, r3, #32
 8003852:	2b00      	cmp	r3, #0
 8003854:	d007      	beq.n	8003866 <HAL_UART_IRQHandler+0x112>
 8003856:	69bb      	ldr	r3, [r7, #24]
 8003858:	f003 0320 	and.w	r3, r3, #32
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 f9d2 	bl	8003c0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003870:	2b00      	cmp	r3, #0
 8003872:	bf14      	ite	ne
 8003874:	2301      	movne	r3, #1
 8003876:	2300      	moveq	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003880:	f003 0308 	and.w	r3, r3, #8
 8003884:	2b00      	cmp	r3, #0
 8003886:	d102      	bne.n	800388e <HAL_UART_IRQHandler+0x13a>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d031      	beq.n	80038f2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 f91b 	bl	8003aca <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d023      	beq.n	80038ea <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695a      	ldr	r2, [r3, #20]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038b0:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d013      	beq.n	80038e2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038be:	4a22      	ldr	r2, [pc, #136]	; (8003948 <HAL_UART_IRQHandler+0x1f4>)
 80038c0:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7fe faca 	bl	8001e60 <HAL_DMA_Abort_IT>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d016      	beq.n	8003900 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80038dc:	4610      	mov	r0, r2
 80038de:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038e0:	e00e      	b.n	8003900 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 f850 	bl	8003988 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038e8:	e00a      	b.n	8003900 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f84c 	bl	8003988 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f0:	e006      	b.n	8003900 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f848 	bl	8003988 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80038fe:	e01e      	b.n	800393e <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003900:	bf00      	nop
    return;
 8003902:	e01c      	b.n	800393e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800390a:	2b00      	cmp	r3, #0
 800390c:	d008      	beq.n	8003920 <HAL_UART_IRQHandler+0x1cc>
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003914:	2b00      	cmp	r3, #0
 8003916:	d003      	beq.n	8003920 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 f908 	bl	8003b2e <UART_Transmit_IT>
    return;
 800391e:	e00f      	b.n	8003940 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00a      	beq.n	8003940 <HAL_UART_IRQHandler+0x1ec>
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003930:	2b00      	cmp	r3, #0
 8003932:	d005      	beq.n	8003940 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 f950 	bl	8003bda <UART_EndTransmit_IT>
    return;
 800393a:	bf00      	nop
 800393c:	e000      	b.n	8003940 <HAL_UART_IRQHandler+0x1ec>
    return;
 800393e:	bf00      	nop
  }
}
 8003940:	3720      	adds	r7, #32
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	08003b07 	.word	0x08003b07

0800394c <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_UART_RxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d113      	bne.n	80039e0 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	695a      	ldr	r2, [r3, #20]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039cc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68da      	ldr	r2, [r3, #12]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039dc:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 80039de:	e002      	b.n	80039e6 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f7ff ffb3 	bl	800394c <HAL_UART_TxCpltCallback>
}
 80039e6:	bf00      	nop
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <UART_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b084      	sub	sp, #16
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fa:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f7ff ffaf 	bl	8003960 <HAL_UART_TxHalfCpltCallback>
}
 8003a02:	bf00      	nop
 8003a04:	3710      	adds	r7, #16
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b084      	sub	sp, #16
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003a12:	2300      	movs	r3, #0
 8003a14:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a1a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	bf14      	ite	ne
 8003a2a:	2301      	movne	r3, #1
 8003a2c:	2300      	moveq	r3, #0
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b21      	cmp	r3, #33	; 0x21
 8003a3c:	d108      	bne.n	8003a50 <UART_DMAError+0x46>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d005      	beq.n	8003a50 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	2200      	movs	r2, #0
 8003a48:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003a4a:	68b8      	ldr	r0, [r7, #8]
 8003a4c:	f000 f827 	bl	8003a9e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	bf14      	ite	ne
 8003a5e:	2301      	movne	r3, #1
 8003a60:	2300      	moveq	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b22      	cmp	r3, #34	; 0x22
 8003a70:	d108      	bne.n	8003a84 <UART_DMAError+0x7a>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d005      	beq.n	8003a84 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003a7e:	68b8      	ldr	r0, [r7, #8]
 8003a80:	f000 f823 	bl	8003aca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a88:	f043 0210 	orr.w	r2, r3, #16
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8003a90:	68b8      	ldr	r0, [r7, #8]
 8003a92:	f7ff ff79 	bl	8003988 <HAL_UART_ErrorCallback>
}
 8003a96:	bf00      	nop
 8003a98:	3710      	adds	r7, #16
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	b083      	sub	sp, #12
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003ab4:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2220      	movs	r2, #32
 8003aba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b083      	sub	sp, #12
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68da      	ldr	r2, [r3, #12]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ae0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695a      	ldr	r2, [r3, #20]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 0201 	bic.w	r2, r2, #1
 8003af0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2220      	movs	r2, #32
 8003af6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b084      	sub	sp, #16
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f7ff ff31 	bl	8003988 <HAL_UART_ErrorCallback>
}
 8003b26:	bf00      	nop
 8003b28:	3710      	adds	r7, #16
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b085      	sub	sp, #20
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b21      	cmp	r3, #33	; 0x21
 8003b40:	d144      	bne.n	8003bcc <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b4a:	d11a      	bne.n	8003b82 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	881b      	ldrh	r3, [r3, #0]
 8003b56:	461a      	mov	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b60:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d105      	bne.n	8003b76 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	1c9a      	adds	r2, r3, #2
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	621a      	str	r2, [r3, #32]
 8003b74:	e00e      	b.n	8003b94 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	1c5a      	adds	r2, r3, #1
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	621a      	str	r2, [r3, #32]
 8003b80:	e008      	b.n	8003b94 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	1c59      	adds	r1, r3, #1
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6211      	str	r1, [r2, #32]
 8003b8c:	781a      	ldrb	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d10f      	bne.n	8003bc8 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	68da      	ldr	r2, [r3, #12]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bb6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bc6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	e000      	b.n	8003bce <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003bcc:	2302      	movs	r3, #2
  }
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3714      	adds	r7, #20
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr

08003bda <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b082      	sub	sp, #8
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68da      	ldr	r2, [r3, #12]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bf0:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7ff fea6 	bl	800394c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b084      	sub	sp, #16
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b22      	cmp	r3, #34	; 0x22
 8003c1c:	d169      	bne.n	8003cf2 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c26:	d123      	bne.n	8003c70 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10e      	bne.n	8003c54 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4c:	1c9a      	adds	r2, r3, #2
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	629a      	str	r2, [r3, #40]	; 0x28
 8003c52:	e029      	b.n	8003ca8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	b29a      	uxth	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c68:	1c5a      	adds	r2, r3, #1
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	629a      	str	r2, [r3, #40]	; 0x28
 8003c6e:	e01b      	b.n	8003ca8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d10a      	bne.n	8003c8e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6858      	ldr	r0, [r3, #4]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c82:	1c59      	adds	r1, r3, #1
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	6291      	str	r1, [r2, #40]	; 0x28
 8003c88:	b2c2      	uxtb	r2, r0
 8003c8a:	701a      	strb	r2, [r3, #0]
 8003c8c:	e00c      	b.n	8003ca8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	b2da      	uxtb	r2, r3
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9a:	1c58      	adds	r0, r3, #1
 8003c9c:	6879      	ldr	r1, [r7, #4]
 8003c9e:	6288      	str	r0, [r1, #40]	; 0x28
 8003ca0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ca4:	b2d2      	uxtb	r2, r2
 8003ca6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d118      	bne.n	8003cee <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003cca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	695a      	ldr	r2, [r3, #20]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0201 	bic.w	r2, r2, #1
 8003cda:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2220      	movs	r2, #32
 8003ce0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f7ff fe45 	bl	8003974 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8003cea:	2300      	movs	r3, #0
 8003cec:	e002      	b.n	8003cf4 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	e000      	b.n	8003cf4 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003cf2:	2302      	movs	r3, #2
  }
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cfc:	b5b0      	push	{r4, r5, r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	4ab0      	ldr	r2, [pc, #704]	; (8003fd0 <UART_SetConfig+0x2d4>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d904      	bls.n	8003d1c <UART_SetConfig+0x20>
 8003d12:	f640 1185 	movw	r1, #2437	; 0x985
 8003d16:	48af      	ldr	r0, [pc, #700]	; (8003fd4 <UART_SetConfig+0x2d8>)
 8003d18:	f002 fa89 	bl	800622e <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d009      	beq.n	8003d38 <UART_SetConfig+0x3c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d2c:	d004      	beq.n	8003d38 <UART_SetConfig+0x3c>
 8003d2e:	f640 1186 	movw	r1, #2438	; 0x986
 8003d32:	48a8      	ldr	r0, [pc, #672]	; (8003fd4 <UART_SetConfig+0x2d8>)
 8003d34:	f002 fa7b 	bl	800622e <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	691b      	ldr	r3, [r3, #16]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00e      	beq.n	8003d5e <UART_SetConfig+0x62>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d48:	d009      	beq.n	8003d5e <UART_SetConfig+0x62>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003d52:	d004      	beq.n	8003d5e <UART_SetConfig+0x62>
 8003d54:	f640 1187 	movw	r1, #2439	; 0x987
 8003d58:	489e      	ldr	r0, [pc, #632]	; (8003fd4 <UART_SetConfig+0x2d8>)
 8003d5a:	f002 fa68 	bl	800622e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	695a      	ldr	r2, [r3, #20]
 8003d62:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8003d66:	4013      	ands	r3, r2
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d103      	bne.n	8003d74 <UART_SetConfig+0x78>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d104      	bne.n	8003d7e <UART_SetConfig+0x82>
 8003d74:	f640 1188 	movw	r1, #2440	; 0x988
 8003d78:	4896      	ldr	r0, [pc, #600]	; (8003fd4 <UART_SetConfig+0x2d8>)
 8003d7a:	f002 fa58 	bl	800622e <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d8c:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	68fa      	ldr	r2, [r7, #12]
 8003d9e:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003dae:	f023 030c 	bic.w	r3, r3, #12
 8003db2:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689a      	ldr	r2, [r3, #8]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	431a      	orrs	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003de6:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e02:	f040 80ef 	bne.w	8003fe4 <UART_SetConfig+0x2e8>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a73      	ldr	r2, [pc, #460]	; (8003fd8 <UART_SetConfig+0x2dc>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d004      	beq.n	8003e1a <UART_SetConfig+0x11e>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a71      	ldr	r2, [pc, #452]	; (8003fdc <UART_SetConfig+0x2e0>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d16c      	bne.n	8003ef4 <UART_SetConfig+0x1f8>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003e1a:	f7ff fb4b 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	4613      	mov	r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	4413      	add	r3, r2
 8003e26:	009a      	lsls	r2, r3, #2
 8003e28:	441a      	add	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	005b      	lsls	r3, r3, #1
 8003e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e34:	4a6a      	ldr	r2, [pc, #424]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003e36:	fba2 2303 	umull	r2, r3, r2, r3
 8003e3a:	095b      	lsrs	r3, r3, #5
 8003e3c:	011c      	lsls	r4, r3, #4
 8003e3e:	f7ff fb39 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8003e42:	4602      	mov	r2, r0
 8003e44:	4613      	mov	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	4413      	add	r3, r2
 8003e4a:	009a      	lsls	r2, r3, #2
 8003e4c:	441a      	add	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	fbb2 f5f3 	udiv	r5, r2, r3
 8003e58:	f7ff fb2c 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	4613      	mov	r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	4413      	add	r3, r2
 8003e64:	009a      	lsls	r2, r3, #2
 8003e66:	441a      	add	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	005b      	lsls	r3, r3, #1
 8003e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e72:	4a5b      	ldr	r2, [pc, #364]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003e74:	fba2 2303 	umull	r2, r3, r2, r3
 8003e78:	095b      	lsrs	r3, r3, #5
 8003e7a:	2264      	movs	r2, #100	; 0x64
 8003e7c:	fb02 f303 	mul.w	r3, r2, r3
 8003e80:	1aeb      	subs	r3, r5, r3
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	3332      	adds	r3, #50	; 0x32
 8003e86:	4a56      	ldr	r2, [pc, #344]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003e88:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8c:	095b      	lsrs	r3, r3, #5
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e94:	441c      	add	r4, r3
 8003e96:	f7ff fb0d 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	4413      	add	r3, r2
 8003ea2:	009a      	lsls	r2, r3, #2
 8003ea4:	441a      	add	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	005b      	lsls	r3, r3, #1
 8003eac:	fbb2 f5f3 	udiv	r5, r2, r3
 8003eb0:	f7ff fb00 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	4413      	add	r3, r2
 8003ebc:	009a      	lsls	r2, r3, #2
 8003ebe:	441a      	add	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eca:	4a45      	ldr	r2, [pc, #276]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed0:	095b      	lsrs	r3, r3, #5
 8003ed2:	2264      	movs	r2, #100	; 0x64
 8003ed4:	fb02 f303 	mul.w	r3, r2, r3
 8003ed8:	1aeb      	subs	r3, r5, r3
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	3332      	adds	r3, #50	; 0x32
 8003ede:	4a40      	ldr	r2, [pc, #256]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee4:	095b      	lsrs	r3, r3, #5
 8003ee6:	f003 0207 	and.w	r2, r3, #7
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4422      	add	r2, r4
 8003ef0:	609a      	str	r2, [r3, #8]
 8003ef2:	e159      	b.n	80041a8 <UART_SetConfig+0x4ac>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003ef4:	f7ff faca 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	4613      	mov	r3, r2
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	4413      	add	r3, r2
 8003f00:	009a      	lsls	r2, r3, #2
 8003f02:	441a      	add	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f0e:	4a34      	ldr	r2, [pc, #208]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003f10:	fba2 2303 	umull	r2, r3, r2, r3
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	011c      	lsls	r4, r3, #4
 8003f18:	f7ff fab8 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	4613      	mov	r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	4413      	add	r3, r2
 8003f24:	009a      	lsls	r2, r3, #2
 8003f26:	441a      	add	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003f32:	f7ff faab 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 8003f36:	4602      	mov	r2, r0
 8003f38:	4613      	mov	r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	4413      	add	r3, r2
 8003f3e:	009a      	lsls	r2, r3, #2
 8003f40:	441a      	add	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f4c:	4a24      	ldr	r2, [pc, #144]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f52:	095b      	lsrs	r3, r3, #5
 8003f54:	2264      	movs	r2, #100	; 0x64
 8003f56:	fb02 f303 	mul.w	r3, r2, r3
 8003f5a:	1aeb      	subs	r3, r5, r3
 8003f5c:	00db      	lsls	r3, r3, #3
 8003f5e:	3332      	adds	r3, #50	; 0x32
 8003f60:	4a1f      	ldr	r2, [pc, #124]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003f62:	fba2 2303 	umull	r2, r3, r2, r3
 8003f66:	095b      	lsrs	r3, r3, #5
 8003f68:	005b      	lsls	r3, r3, #1
 8003f6a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f6e:	441c      	add	r4, r3
 8003f70:	f7ff fa8c 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 8003f74:	4602      	mov	r2, r0
 8003f76:	4613      	mov	r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4413      	add	r3, r2
 8003f7c:	009a      	lsls	r2, r3, #2
 8003f7e:	441a      	add	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	005b      	lsls	r3, r3, #1
 8003f86:	fbb2 f5f3 	udiv	r5, r2, r3
 8003f8a:	f7ff fa7f 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	4613      	mov	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	4413      	add	r3, r2
 8003f96:	009a      	lsls	r2, r3, #2
 8003f98:	441a      	add	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	005b      	lsls	r3, r3, #1
 8003fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa4:	4a0e      	ldr	r2, [pc, #56]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003faa:	095b      	lsrs	r3, r3, #5
 8003fac:	2264      	movs	r2, #100	; 0x64
 8003fae:	fb02 f303 	mul.w	r3, r2, r3
 8003fb2:	1aeb      	subs	r3, r5, r3
 8003fb4:	00db      	lsls	r3, r3, #3
 8003fb6:	3332      	adds	r3, #50	; 0x32
 8003fb8:	4a09      	ldr	r2, [pc, #36]	; (8003fe0 <UART_SetConfig+0x2e4>)
 8003fba:	fba2 2303 	umull	r2, r3, r2, r3
 8003fbe:	095b      	lsrs	r3, r3, #5
 8003fc0:	f003 0207 	and.w	r2, r3, #7
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4422      	add	r2, r4
 8003fca:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003fcc:	e0ec      	b.n	80041a8 <UART_SetConfig+0x4ac>
 8003fce:	bf00      	nop
 8003fd0:	00a037a0 	.word	0x00a037a0
 8003fd4:	08007c4c 	.word	0x08007c4c
 8003fd8:	40011000 	.word	0x40011000
 8003fdc:	40011400 	.word	0x40011400
 8003fe0:	51eb851f 	.word	0x51eb851f
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a71      	ldr	r2, [pc, #452]	; (80041b0 <UART_SetConfig+0x4b4>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d004      	beq.n	8003ff8 <UART_SetConfig+0x2fc>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a70      	ldr	r2, [pc, #448]	; (80041b4 <UART_SetConfig+0x4b8>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d16b      	bne.n	80040d0 <UART_SetConfig+0x3d4>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003ff8:	f7ff fa5c 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	4613      	mov	r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	4413      	add	r3, r2
 8004004:	009a      	lsls	r2, r3, #2
 8004006:	441a      	add	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004012:	4a69      	ldr	r2, [pc, #420]	; (80041b8 <UART_SetConfig+0x4bc>)
 8004014:	fba2 2303 	umull	r2, r3, r2, r3
 8004018:	095b      	lsrs	r3, r3, #5
 800401a:	011c      	lsls	r4, r3, #4
 800401c:	f7ff fa4a 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8004020:	4602      	mov	r2, r0
 8004022:	4613      	mov	r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4413      	add	r3, r2
 8004028:	009a      	lsls	r2, r3, #2
 800402a:	441a      	add	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	fbb2 f5f3 	udiv	r5, r2, r3
 8004036:	f7ff fa3d 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 800403a:	4602      	mov	r2, r0
 800403c:	4613      	mov	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	009a      	lsls	r2, r3, #2
 8004044:	441a      	add	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004050:	4a59      	ldr	r2, [pc, #356]	; (80041b8 <UART_SetConfig+0x4bc>)
 8004052:	fba2 2303 	umull	r2, r3, r2, r3
 8004056:	095b      	lsrs	r3, r3, #5
 8004058:	2264      	movs	r2, #100	; 0x64
 800405a:	fb02 f303 	mul.w	r3, r2, r3
 800405e:	1aeb      	subs	r3, r5, r3
 8004060:	011b      	lsls	r3, r3, #4
 8004062:	3332      	adds	r3, #50	; 0x32
 8004064:	4a54      	ldr	r2, [pc, #336]	; (80041b8 <UART_SetConfig+0x4bc>)
 8004066:	fba2 2303 	umull	r2, r3, r2, r3
 800406a:	095b      	lsrs	r3, r3, #5
 800406c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004070:	441c      	add	r4, r3
 8004072:	f7ff fa1f 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8004076:	4602      	mov	r2, r0
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	009a      	lsls	r2, r3, #2
 8004080:	441a      	add	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	fbb2 f5f3 	udiv	r5, r2, r3
 800408c:	f7ff fa12 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8004090:	4602      	mov	r2, r0
 8004092:	4613      	mov	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4413      	add	r3, r2
 8004098:	009a      	lsls	r2, r3, #2
 800409a:	441a      	add	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a6:	4a44      	ldr	r2, [pc, #272]	; (80041b8 <UART_SetConfig+0x4bc>)
 80040a8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ac:	095b      	lsrs	r3, r3, #5
 80040ae:	2264      	movs	r2, #100	; 0x64
 80040b0:	fb02 f303 	mul.w	r3, r2, r3
 80040b4:	1aeb      	subs	r3, r5, r3
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	3332      	adds	r3, #50	; 0x32
 80040ba:	4a3f      	ldr	r2, [pc, #252]	; (80041b8 <UART_SetConfig+0x4bc>)
 80040bc:	fba2 2303 	umull	r2, r3, r2, r3
 80040c0:	095b      	lsrs	r3, r3, #5
 80040c2:	f003 020f 	and.w	r2, r3, #15
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4422      	add	r2, r4
 80040cc:	609a      	str	r2, [r3, #8]
 80040ce:	e06b      	b.n	80041a8 <UART_SetConfig+0x4ac>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80040d0:	f7ff f9dc 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 80040d4:	4602      	mov	r2, r0
 80040d6:	4613      	mov	r3, r2
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4413      	add	r3, r2
 80040dc:	009a      	lsls	r2, r3, #2
 80040de:	441a      	add	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ea:	4a33      	ldr	r2, [pc, #204]	; (80041b8 <UART_SetConfig+0x4bc>)
 80040ec:	fba2 2303 	umull	r2, r3, r2, r3
 80040f0:	095b      	lsrs	r3, r3, #5
 80040f2:	011c      	lsls	r4, r3, #4
 80040f4:	f7ff f9ca 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 80040f8:	4602      	mov	r2, r0
 80040fa:	4613      	mov	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	4413      	add	r3, r2
 8004100:	009a      	lsls	r2, r3, #2
 8004102:	441a      	add	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	fbb2 f5f3 	udiv	r5, r2, r3
 800410e:	f7ff f9bd 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 8004112:	4602      	mov	r2, r0
 8004114:	4613      	mov	r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	009a      	lsls	r2, r3, #2
 800411c:	441a      	add	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	fbb2 f3f3 	udiv	r3, r2, r3
 8004128:	4a23      	ldr	r2, [pc, #140]	; (80041b8 <UART_SetConfig+0x4bc>)
 800412a:	fba2 2303 	umull	r2, r3, r2, r3
 800412e:	095b      	lsrs	r3, r3, #5
 8004130:	2264      	movs	r2, #100	; 0x64
 8004132:	fb02 f303 	mul.w	r3, r2, r3
 8004136:	1aeb      	subs	r3, r5, r3
 8004138:	011b      	lsls	r3, r3, #4
 800413a:	3332      	adds	r3, #50	; 0x32
 800413c:	4a1e      	ldr	r2, [pc, #120]	; (80041b8 <UART_SetConfig+0x4bc>)
 800413e:	fba2 2303 	umull	r2, r3, r2, r3
 8004142:	095b      	lsrs	r3, r3, #5
 8004144:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004148:	441c      	add	r4, r3
 800414a:	f7ff f99f 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 800414e:	4602      	mov	r2, r0
 8004150:	4613      	mov	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4413      	add	r3, r2
 8004156:	009a      	lsls	r2, r3, #2
 8004158:	441a      	add	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	fbb2 f5f3 	udiv	r5, r2, r3
 8004164:	f7ff f992 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 8004168:	4602      	mov	r2, r0
 800416a:	4613      	mov	r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	4413      	add	r3, r2
 8004170:	009a      	lsls	r2, r3, #2
 8004172:	441a      	add	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	fbb2 f3f3 	udiv	r3, r2, r3
 800417e:	4a0e      	ldr	r2, [pc, #56]	; (80041b8 <UART_SetConfig+0x4bc>)
 8004180:	fba2 2303 	umull	r2, r3, r2, r3
 8004184:	095b      	lsrs	r3, r3, #5
 8004186:	2264      	movs	r2, #100	; 0x64
 8004188:	fb02 f303 	mul.w	r3, r2, r3
 800418c:	1aeb      	subs	r3, r5, r3
 800418e:	011b      	lsls	r3, r3, #4
 8004190:	3332      	adds	r3, #50	; 0x32
 8004192:	4a09      	ldr	r2, [pc, #36]	; (80041b8 <UART_SetConfig+0x4bc>)
 8004194:	fba2 2303 	umull	r2, r3, r2, r3
 8004198:	095b      	lsrs	r3, r3, #5
 800419a:	f003 020f 	and.w	r2, r3, #15
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4422      	add	r2, r4
 80041a4:	609a      	str	r2, [r3, #8]
}
 80041a6:	e7ff      	b.n	80041a8 <UART_SetConfig+0x4ac>
 80041a8:	bf00      	nop
 80041aa:	3710      	adds	r7, #16
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bdb0      	pop	{r4, r5, r7, pc}
 80041b0:	40011000 	.word	0x40011000
 80041b4:	40011400 	.word	0x40011400
 80041b8:	51eb851f 	.word	0x51eb851f

080041bc <get_global_interrupt_mask>:
//_____ M A C R O S ___________________________________________________________________________
//_____ D E F I N I T I O N ___________________________________________________________________
//_____ V A R I A B L E   D E C L A R A T I O N S _____________________________________________
//_____ F U N C T I O N   D E C L A R A T I O N S _____________________________________________
static inline uint32_t get_global_interrupt_mask(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80041c2:	f3ef 8310 	mrs	r3, PRIMASK
 80041c6:	607b      	str	r3, [r7, #4]
  return(result);
 80041c8:	687b      	ldr	r3, [r7, #4]
//	GCC_MEMORY_BARRIER();
	return __get_PRIMASK();
 80041ca:	bf00      	nop
//	GCC_MEMORY_BARRIER();
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <set_global_interrupt_mask>:

static inline void set_global_interrupt_mask(const uint32_t GlobalIntState)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f383 8810 	msr	PRIMASK, r3
//	GCC_MEMORY_BARRIER();
	__set_PRIMASK(GlobalIntState);
//	GCC_MEMORY_BARRIER();
}
 80041ea:	bf00      	nop
 80041ec:	3714      	adds	r7, #20
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <global_interrupt_enable>:


static inline void global_interrupt_enable(void)
{
 80041f6:	b480      	push	{r7}
 80041f8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 80041fa:	b662      	cpsie	i
	//	GCC_MEMORY_BARRIER();
	__enable_irq();
	//	GCC_MEMORY_BARRIER();
}
 80041fc:	bf00      	nop
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr

08004206 <global_interrupt_disable>:

static inline void global_interrupt_disable(void)
{
 8004206:	b480      	push	{r7}
 8004208:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800420a:	b672      	cpsid	i
	//	GCC_MEMORY_BARRIER();
	__disable_irq();
	//	GCC_MEMORY_BARRIER();
}
 800420c:	bf00      	nop
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
	...

08004218 <critical_section_start>:



static inline uint32_t critical_section_start(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b082      	sub	sp, #8
 800421c:	af00      	add	r7, sp, #0
	uint32_t int_state = get_global_interrupt_mask;
 800421e:	4b04      	ldr	r3, [pc, #16]	; (8004230 <critical_section_start+0x18>)
 8004220:	607b      	str	r3, [r7, #4]
	global_interrupt_disable();
 8004222:	f7ff fff0 	bl	8004206 <global_interrupt_disable>
	return int_state;
 8004226:	687b      	ldr	r3, [r7, #4]
}
 8004228:	4618      	mov	r0, r3
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	080041bd 	.word	0x080041bd

08004234 <critical_section_end>:

static inline void critical_section_end(const uint32_t global_int_state)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
	set_global_interrupt_mask(global_int_state);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f7ff ffcb 	bl	80041d8 <set_global_interrupt_mask>
	global_interrupt_enable();
 8004242:	f7ff ffd8 	bl	80041f6 <global_interrupt_enable>
}
 8004246:	bf00      	nop
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
	...

08004250 <is_callbacks_valid>:
	//!Pointer to the memory free function
	static void (*mem_free_fn) (void *ptrmem) = NULL;
#endif
//_____ I N L I N E   F U N C T I O N   D E F I N I T I O N   _________________________________
inline static bool is_callbacks_valid(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
	return ((mem_free_fn != NULL) && (mem_alloc_fn != NULL)) ? true : false;
 8004254:	4b09      	ldr	r3, [pc, #36]	; (800427c <is_callbacks_valid+0x2c>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d005      	beq.n	8004268 <is_callbacks_valid+0x18>
 800425c:	4b08      	ldr	r3, [pc, #32]	; (8004280 <is_callbacks_valid+0x30>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <is_callbacks_valid+0x18>
 8004264:	2301      	movs	r3, #1
 8004266:	e000      	b.n	800426a <is_callbacks_valid+0x1a>
 8004268:	2300      	movs	r3, #0
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	b2db      	uxtb	r3, r3
}
 8004270:	4618      	mov	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	20000148 	.word	0x20000148
 8004280:	20000144 	.word	0x20000144

08004284 <queue_reg_mem_alloc_cb>:
* This function used to register function for alloc memory.
*
* Public function defined in queue.h
*/
void queue_reg_mem_alloc_cb(void* (*custom_malloc)(size_t sizemem))
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
	assert(custom_malloc);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	2378      	movs	r3, #120	; 0x78
 8004290:	4a05      	ldr	r2, [pc, #20]	; (80042a8 <queue_reg_mem_alloc_cb+0x24>)
 8004292:	4906      	ldr	r1, [pc, #24]	; (80042ac <queue_reg_mem_alloc_cb+0x28>)
 8004294:	f7fc fd02 	bl	8000c9c <mock_assert>
#if defined(QUEUE_STATIC_MODE)
	mem_alloc_fn = queue_static_malloc;
#else
	mem_alloc_fn = custom_malloc;
 8004298:	4a05      	ldr	r2, [pc, #20]	; (80042b0 <queue_reg_mem_alloc_cb+0x2c>)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6013      	str	r3, [r2, #0]
#endif
}
 800429e:	bf00      	nop
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	08007c88 	.word	0x08007c88
 80042ac:	08007cd0 	.word	0x08007cd0
 80042b0:	20000144 	.word	0x20000144

080042b4 <queue_reg_mem_free_cb>:
* This function used to register function for free memory.
*
* Public function defined in queue.h
*/
void queue_reg_mem_free_cb(void (*custom_free)(void * ptrmem))
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
	assert(custom_free);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	2387      	movs	r3, #135	; 0x87
 80042c0:	4a05      	ldr	r2, [pc, #20]	; (80042d8 <queue_reg_mem_free_cb+0x24>)
 80042c2:	4906      	ldr	r1, [pc, #24]	; (80042dc <queue_reg_mem_free_cb+0x28>)
 80042c4:	f7fc fcea 	bl	8000c9c <mock_assert>
#if defined(QUEUE_STATIC_MODE)
	mem_free_fn = queue_static_free;
#else
	mem_free_fn = custom_free;
 80042c8:	4a05      	ldr	r2, [pc, #20]	; (80042e0 <queue_reg_mem_free_cb+0x2c>)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6013      	str	r3, [r2, #0]
#endif
}
 80042ce:	bf00      	nop
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	08007c88 	.word	0x08007c88
 80042dc:	08007ce0 	.word	0x08007ce0
 80042e0:	20000148 	.word	0x20000148

080042e4 <queue_create>:
* This function used to create new queue.
*
* Public function defined in queue.h
*/
queue_t* queue_create(size_t capacity, size_t esize)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
	queue_t* queue = NULL;
 80042ee:	2300      	movs	r3, #0
 80042f0:	613b      	str	r3, [r7, #16]

#if defined(QUEUE_STATIC_MODE)
	size_t rawSize = QUEUE_SIZE_IN_BYTES;
#else
	size_t raw_size = capacity * esize;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	683a      	ldr	r2, [r7, #0]
 80042f6:	fb02 f303 	mul.w	r3, r2, r3
 80042fa:	60fb      	str	r3, [r7, #12]
#endif

	if(!is_callbacks_valid()) {
 80042fc:	f7ff ffa8 	bl	8004250 <is_callbacks_valid>
 8004300:	4603      	mov	r3, r0
 8004302:	f083 0301 	eor.w	r3, r3, #1
 8004306:	b2db      	uxtb	r3, r3
 8004308:	2b00      	cmp	r3, #0
 800430a:	d001      	beq.n	8004310 <queue_create+0x2c>
		return false;
 800430c:	2300      	movs	r3, #0
 800430e:	e03a      	b.n	8004386 <queue_create+0xa2>
	}

	queue = mem_alloc_fn(sizeof(*queue));
 8004310:	4b1f      	ldr	r3, [pc, #124]	; (8004390 <queue_create+0xac>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2018      	movs	r0, #24
 8004316:	4798      	blx	r3
 8004318:	6138      	str	r0, [r7, #16]
	if (queue == NULL) {
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d101      	bne.n	8004324 <queue_create+0x40>
		return NULL;
 8004320:	2300      	movs	r3, #0
 8004322:	e030      	b.n	8004386 <queue_create+0xa2>
	}

#if !defined(QUEUE_STATIC_MODE)
	queue->buffer = mem_alloc_fn(raw_size);
 8004324:	4b1a      	ldr	r3, [pc, #104]	; (8004390 <queue_create+0xac>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	4798      	blx	r3
 800432c:	4602      	mov	r2, r0
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	601a      	str	r2, [r3, #0]
	if (queue->buffer == NULL)
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d105      	bne.n	8004346 <queue_create+0x62>
	{
		mem_free_fn((void*)queue);
 800433a:	4b16      	ldr	r3, [pc, #88]	; (8004394 <queue_create+0xb0>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	6938      	ldr	r0, [r7, #16]
 8004340:	4798      	blx	r3
		return NULL;
 8004342:	2300      	movs	r3, #0
 8004344:	e01f      	b.n	8004386 <queue_create+0xa2>
#endif

#if defined(QUEUE_STATIC_MODE)
	queue->capacity = raw_size/esize;
#else
	queue->capacity = capacity;
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	611a      	str	r2, [r3, #16]
#endif
	queue->write = 0;
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	2200      	movs	r2, #0
 8004350:	605a      	str	r2, [r3, #4]
	queue->read = 0;
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	2200      	movs	r2, #0
 8004356:	609a      	str	r2, [r3, #8]
	queue->esize = esize;
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	615a      	str	r2, [r3, #20]
	queue->size = 0;
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	2200      	movs	r2, #0
 8004362:	60da      	str	r2, [r3, #12]

	for(size_t i = 0; i < raw_size; i++) {
 8004364:	2300      	movs	r3, #0
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	e008      	b.n	800437c <queue_create+0x98>
		queue->buffer[i] = 0;
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	4413      	add	r3, r2
 8004372:	2200      	movs	r2, #0
 8004374:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < raw_size; i++) {
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	3301      	adds	r3, #1
 800437a:	617b      	str	r3, [r7, #20]
 800437c:	697a      	ldr	r2, [r7, #20]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	429a      	cmp	r2, r3
 8004382:	d3f2      	bcc.n	800436a <queue_create+0x86>
	}

	return queue;
 8004384:	693b      	ldr	r3, [r7, #16]
}
 8004386:	4618      	mov	r0, r3
 8004388:	3718      	adds	r7, #24
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	20000144 	.word	0x20000144
 8004394:	20000148 	.word	0x20000148

08004398 <queue_delete>:
* This function used to delete queue.
*
* Public function defined in queue.h
*/
void queue_delete(queue_t **queue)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
#if !defined(QUEUE_STATIC_MODE)
	assert(*queue);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4618      	mov	r0, r3
 80043a6:	23c9      	movs	r3, #201	; 0xc9
 80043a8:	4a0b      	ldr	r2, [pc, #44]	; (80043d8 <queue_delete+0x40>)
 80043aa:	490c      	ldr	r1, [pc, #48]	; (80043dc <queue_delete+0x44>)
 80043ac:	f7fc fc76 	bl	8000c9c <mock_assert>

	mem_free_fn((*queue)->buffer);
 80043b0:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <queue_delete+0x48>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	6812      	ldr	r2, [r2, #0]
 80043b8:	6812      	ldr	r2, [r2, #0]
 80043ba:	4610      	mov	r0, r2
 80043bc:	4798      	blx	r3
	mem_free_fn(*queue);
 80043be:	4b08      	ldr	r3, [pc, #32]	; (80043e0 <queue_delete+0x48>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6812      	ldr	r2, [r2, #0]
 80043c6:	4610      	mov	r0, r2
 80043c8:	4798      	blx	r3
	*queue = NULL;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]
#endif
}
 80043d0:	bf00      	nop
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	08007c88 	.word	0x08007c88
 80043dc:	08007cec 	.word	0x08007cec
 80043e0:	20000148 	.word	0x20000148

080043e4 <queue_is_empty>:
* This function used to check the queue for empty.
*
* Public function defined in queue.h
*/
bool queue_is_empty(const queue_t *queue)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
	assert(queue);
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	23d8      	movs	r3, #216	; 0xd8
 80043f0:	4a0b      	ldr	r2, [pc, #44]	; (8004420 <queue_is_empty+0x3c>)
 80043f2:	490c      	ldr	r1, [pc, #48]	; (8004424 <queue_is_empty+0x40>)
 80043f4:	f7fc fc52 	bl	8000c9c <mock_assert>

	bool retval = false;
 80043f8:	2300      	movs	r3, #0
 80043fa:	73fb      	strb	r3, [r7, #15]

	uint32_t irq_state = critical_section_start();
 80043fc:	f7ff ff0c 	bl	8004218 <critical_section_start>
 8004400:	60b8      	str	r0, [r7, #8]

	retval = (queue->size == 0) ? true : false;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	2b00      	cmp	r3, #0
 8004408:	bf0c      	ite	eq
 800440a:	2301      	moveq	r3, #1
 800440c:	2300      	movne	r3, #0
 800440e:	73fb      	strb	r3, [r7, #15]

	critical_section_end(irq_state);
 8004410:	68b8      	ldr	r0, [r7, #8]
 8004412:	f7ff ff0f 	bl	8004234 <critical_section_end>

	return retval;
 8004416:	7bfb      	ldrb	r3, [r7, #15]
}
 8004418:	4618      	mov	r0, r3
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	08007c88 	.word	0x08007c88
 8004424:	08007cf4 	.word	0x08007cf4

08004428 <queue_is_full>:
* This function used to check the queue for full.
*
* Public function defined in queue.h
*/
bool queue_is_full(const queue_t *queue)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
	assert(queue);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	23ec      	movs	r3, #236	; 0xec
 8004434:	4a0c      	ldr	r2, [pc, #48]	; (8004468 <queue_is_full+0x40>)
 8004436:	490d      	ldr	r1, [pc, #52]	; (800446c <queue_is_full+0x44>)
 8004438:	f7fc fc30 	bl	8000c9c <mock_assert>

	bool retval = false;
 800443c:	2300      	movs	r3, #0
 800443e:	73fb      	strb	r3, [r7, #15]

	uint32_t irq_state = critical_section_start();
 8004440:	f7ff feea 	bl	8004218 <critical_section_start>
 8004444:	60b8      	str	r0, [r7, #8]

	retval = (queue->size == queue->capacity) ? true : false;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	429a      	cmp	r2, r3
 8004450:	bf0c      	ite	eq
 8004452:	2301      	moveq	r3, #1
 8004454:	2300      	movne	r3, #0
 8004456:	73fb      	strb	r3, [r7, #15]

	critical_section_end(irq_state);
 8004458:	68b8      	ldr	r0, [r7, #8]
 800445a:	f7ff feeb 	bl	8004234 <critical_section_end>

	return retval;
 800445e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004460:	4618      	mov	r0, r3
 8004462:	3710      	adds	r7, #16
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	08007c88 	.word	0x08007c88
 800446c:	08007cf4 	.word	0x08007cf4

08004470 <queue_size>:
* This function return size of queue.
*
* Public function defined in queue.h
*/
size_t queue_size(const queue_t *queue)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
	assert(queue);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800447e:	4a0a      	ldr	r2, [pc, #40]	; (80044a8 <queue_size+0x38>)
 8004480:	490a      	ldr	r1, [pc, #40]	; (80044ac <queue_size+0x3c>)
 8004482:	f7fc fc0b 	bl	8000c9c <mock_assert>

	size_t _size = 0;
 8004486:	2300      	movs	r3, #0
 8004488:	60fb      	str	r3, [r7, #12]

	uint32_t irq_state = critical_section_start();
 800448a:	f7ff fec5 	bl	8004218 <critical_section_start>
 800448e:	60b8      	str	r0, [r7, #8]

	_size = queue->size;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	60fb      	str	r3, [r7, #12]

	critical_section_end(irq_state);
 8004496:	68b8      	ldr	r0, [r7, #8]
 8004498:	f7ff fecc 	bl	8004234 <critical_section_end>

	return _size;
 800449c:	68fb      	ldr	r3, [r7, #12]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	08007c88 	.word	0x08007c88
 80044ac:	08007cf4 	.word	0x08007cf4

080044b0 <queue_free_space>:
* This function return free size of queue.
*
* Public function defined in queue.h
*/
size_t queue_free_space(const queue_t *queue)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
	assert(queue);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f44f 738a 	mov.w	r3, #276	; 0x114
 80044be:	4a0b      	ldr	r2, [pc, #44]	; (80044ec <queue_free_space+0x3c>)
 80044c0:	490b      	ldr	r1, [pc, #44]	; (80044f0 <queue_free_space+0x40>)
 80044c2:	f7fc fbeb 	bl	8000c9c <mock_assert>

	size_t _size = 0;
 80044c6:	2300      	movs	r3, #0
 80044c8:	60fb      	str	r3, [r7, #12]

	uint32_t irq_state = critical_section_start();
 80044ca:	f7ff fea5 	bl	8004218 <critical_section_start>
 80044ce:	60b8      	str	r0, [r7, #8]

	_size = queue->capacity - queue->size;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	691a      	ldr	r2, [r3, #16]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	60fb      	str	r3, [r7, #12]

	critical_section_end(irq_state);
 80044dc:	68b8      	ldr	r0, [r7, #8]
 80044de:	f7ff fea9 	bl	8004234 <critical_section_end>

	return _size;
 80044e2:	68fb      	ldr	r3, [r7, #12]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	08007c88 	.word	0x08007c88
 80044f0:	08007cf4 	.word	0x08007cf4

080044f4 <queue_enqueue>:
* This function add data into queue.
*
* Public function defined in queue.h
*/
bool queue_enqueue(queue_t *queue, const void *data)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b086      	sub	sp, #24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
	assert(queue);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f44f 7394 	mov.w	r3, #296	; 0x128
 8004504:	4a26      	ldr	r2, [pc, #152]	; (80045a0 <queue_enqueue+0xac>)
 8004506:	4927      	ldr	r1, [pc, #156]	; (80045a4 <queue_enqueue+0xb0>)
 8004508:	f7fc fbc8 	bl	8000c9c <mock_assert>
	assert(data);
 800450c:	6838      	ldr	r0, [r7, #0]
 800450e:	f240 1329 	movw	r3, #297	; 0x129
 8004512:	4a23      	ldr	r2, [pc, #140]	; (80045a0 <queue_enqueue+0xac>)
 8004514:	4924      	ldr	r1, [pc, #144]	; (80045a8 <queue_enqueue+0xb4>)
 8004516:	f7fc fbc1 	bl	8000c9c <mock_assert>

	uint8_t* pData = (uint8_t*)data;
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	613b      	str	r3, [r7, #16]
	size_t raw_size = queue->capacity * queue->esize;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	6952      	ldr	r2, [r2, #20]
 8004526:	fb02 f303 	mul.w	r3, r2, r3
 800452a:	60fb      	str	r3, [r7, #12]

	if(queue_is_full(queue)) {
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f7ff ff7b 	bl	8004428 <queue_is_full>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <queue_enqueue+0x48>
		return false;
 8004538:	2300      	movs	r3, #0
 800453a:	e02d      	b.n	8004598 <queue_enqueue+0xa4>
	}

	uint32_t irq_state = critical_section_start();
 800453c:	f7ff fe6c 	bl	8004218 <critical_section_start>
 8004540:	60b8      	str	r0, [r7, #8]
	queue->size++;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	60da      	str	r2, [r3, #12]
	critical_section_end(irq_state);
 800454c:	68b8      	ldr	r0, [r7, #8]
 800454e:	f7ff fe71 	bl	8004234 <critical_section_end>

	for(size_t i = 0; i < queue->esize; i++)
 8004552:	2300      	movs	r3, #0
 8004554:	617b      	str	r3, [r7, #20]
 8004556:	e019      	b.n	800458c <queue_enqueue+0x98>
	{
		queue->buffer[queue->write] = pData[i];
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	441a      	add	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6819      	ldr	r1, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	440b      	add	r3, r1
 8004568:	7812      	ldrb	r2, [r2, #0]
 800456a:	701a      	strb	r2, [r3, #0]
		queue->write = (queue->write == raw_size - 1ul) ? 0ul: (queue->write + 1ul);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685a      	ldr	r2, [r3, #4]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	3b01      	subs	r3, #1
 8004574:	429a      	cmp	r2, r3
 8004576:	d003      	beq.n	8004580 <queue_enqueue+0x8c>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	3301      	adds	r3, #1
 800457e:	e000      	b.n	8004582 <queue_enqueue+0x8e>
 8004580:	2300      	movs	r3, #0
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	6053      	str	r3, [r2, #4]
	for(size_t i = 0; i < queue->esize; i++)
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	3301      	adds	r3, #1
 800458a:	617b      	str	r3, [r7, #20]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	695b      	ldr	r3, [r3, #20]
 8004590:	697a      	ldr	r2, [r7, #20]
 8004592:	429a      	cmp	r2, r3
 8004594:	d3e0      	bcc.n	8004558 <queue_enqueue+0x64>
	}

	return true;
 8004596:	2301      	movs	r3, #1
}
 8004598:	4618      	mov	r0, r3
 800459a:	3718      	adds	r7, #24
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	08007c88 	.word	0x08007c88
 80045a4:	08007cf4 	.word	0x08007cf4
 80045a8:	08007cfc 	.word	0x08007cfc

080045ac <queue_denqueue>:
* This function used to get data from queue.
*
* Public function defined in queue.h
*/
bool queue_denqueue(queue_t *queue, void *data)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
	assert(queue);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f44f 73a3 	mov.w	r3, #326	; 0x146
 80045bc:	4a26      	ldr	r2, [pc, #152]	; (8004658 <queue_denqueue+0xac>)
 80045be:	4927      	ldr	r1, [pc, #156]	; (800465c <queue_denqueue+0xb0>)
 80045c0:	f7fc fb6c 	bl	8000c9c <mock_assert>
	assert(data);
 80045c4:	6838      	ldr	r0, [r7, #0]
 80045c6:	f240 1347 	movw	r3, #327	; 0x147
 80045ca:	4a23      	ldr	r2, [pc, #140]	; (8004658 <queue_denqueue+0xac>)
 80045cc:	4924      	ldr	r1, [pc, #144]	; (8004660 <queue_denqueue+0xb4>)
 80045ce:	f7fc fb65 	bl	8000c9c <mock_assert>

	uint8_t* pData = (uint8_t*)data;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	613b      	str	r3, [r7, #16]
	size_t raw_size = queue->capacity * queue->esize;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	6952      	ldr	r2, [r2, #20]
 80045de:	fb02 f303 	mul.w	r3, r2, r3
 80045e2:	60fb      	str	r3, [r7, #12]

	if(queue_is_empty(queue)) {
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7ff fefd 	bl	80043e4 <queue_is_empty>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d001      	beq.n	80045f4 <queue_denqueue+0x48>
		return false;
 80045f0:	2300      	movs	r3, #0
 80045f2:	e02d      	b.n	8004650 <queue_denqueue+0xa4>
	}

	uint32_t irq_state = critical_section_start();
 80045f4:	f7ff fe10 	bl	8004218 <critical_section_start>
 80045f8:	60b8      	str	r0, [r7, #8]
	queue->size--;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	1e5a      	subs	r2, r3, #1
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	60da      	str	r2, [r3, #12]
	critical_section_end(irq_state);
 8004604:	68b8      	ldr	r0, [r7, #8]
 8004606:	f7ff fe15 	bl	8004234 <critical_section_end>

	for(size_t i = 0; i < queue->esize; i++)
 800460a:	2300      	movs	r3, #0
 800460c:	617b      	str	r3, [r7, #20]
 800460e:	e019      	b.n	8004644 <queue_denqueue+0x98>
	{
		pData[i] = queue->buffer[queue->read];
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	441a      	add	r2, r3
 800461a:	6939      	ldr	r1, [r7, #16]
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	440b      	add	r3, r1
 8004620:	7812      	ldrb	r2, [r2, #0]
 8004622:	701a      	strb	r2, [r3, #0]
		queue->read = (queue->read == raw_size - 1ul) ? 0ul : (queue->read + 1ul);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689a      	ldr	r2, [r3, #8]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3b01      	subs	r3, #1
 800462c:	429a      	cmp	r2, r3
 800462e:	d003      	beq.n	8004638 <queue_denqueue+0x8c>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	3301      	adds	r3, #1
 8004636:	e000      	b.n	800463a <queue_denqueue+0x8e>
 8004638:	2300      	movs	r3, #0
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6093      	str	r3, [r2, #8]
	for(size_t i = 0; i < queue->esize; i++)
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	3301      	adds	r3, #1
 8004642:	617b      	str	r3, [r7, #20]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	695b      	ldr	r3, [r3, #20]
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	429a      	cmp	r2, r3
 800464c:	d3e0      	bcc.n	8004610 <queue_denqueue+0x64>
	}

	return true;
 800464e:	2301      	movs	r3, #1
}
 8004650:	4618      	mov	r0, r3
 8004652:	3718      	adds	r7, #24
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	08007c88 	.word	0x08007c88
 800465c:	08007cf4 	.word	0x08007cf4
 8004660:	08007cfc 	.word	0x08007cfc

08004664 <queue_peek>:
* This function used to get data from queue without deleting.
*
* Public function defined in queue.h
*/
bool queue_peek(const queue_t *queue, void *data)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b086      	sub	sp, #24
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
	assert(queue);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f44f 73b2 	mov.w	r3, #356	; 0x164
 8004674:	4a19      	ldr	r2, [pc, #100]	; (80046dc <queue_peek+0x78>)
 8004676:	491a      	ldr	r1, [pc, #104]	; (80046e0 <queue_peek+0x7c>)
 8004678:	f7fc fb10 	bl	8000c9c <mock_assert>
	assert(data);
 800467c:	6838      	ldr	r0, [r7, #0]
 800467e:	f240 1365 	movw	r3, #357	; 0x165
 8004682:	4a16      	ldr	r2, [pc, #88]	; (80046dc <queue_peek+0x78>)
 8004684:	4917      	ldr	r1, [pc, #92]	; (80046e4 <queue_peek+0x80>)
 8004686:	f7fc fb09 	bl	8000c9c <mock_assert>

	uint8_t* pData = (uint8_t*)data;
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	60fb      	str	r3, [r7, #12]
	uint8_t* pBuffer = &queue->buffer[queue->read];
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	4413      	add	r3, r2
 8004698:	617b      	str	r3, [r7, #20]

	if(queue_is_empty(queue)) {
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7ff fea2 	bl	80043e4 <queue_is_empty>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <queue_peek+0x46>
		return false;
 80046a6:	2300      	movs	r3, #0
 80046a8:	e013      	b.n	80046d2 <queue_peek+0x6e>
	}

	for(size_t i = 0; i < queue->esize; i++)
 80046aa:	2300      	movs	r3, #0
 80046ac:	613b      	str	r3, [r7, #16]
 80046ae:	e00a      	b.n	80046c6 <queue_peek+0x62>
	{
		pData[i] = *pBuffer++;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	1c5a      	adds	r2, r3, #1
 80046b4:	617a      	str	r2, [r7, #20]
 80046b6:	68f9      	ldr	r1, [r7, #12]
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	440a      	add	r2, r1
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	7013      	strb	r3, [r2, #0]
	for(size_t i = 0; i < queue->esize; i++)
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	3301      	adds	r3, #1
 80046c4:	613b      	str	r3, [r7, #16]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d3ef      	bcc.n	80046b0 <queue_peek+0x4c>
	}

	return true;
 80046d0:	2301      	movs	r3, #1
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3718      	adds	r7, #24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	08007c88 	.word	0x08007c88
 80046e0:	08007cf4 	.word	0x08007cf4
 80046e4:	08007cfc 	.word	0x08007cfc

080046e8 <queue_find>:
* This function search data in the queue.
*
* Public function defined in queue.h
*/
bool queue_find(const queue_t *queue, const void *data, bool (*is_equal)(const void*, const void*))
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
	assert(queue);
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f240 137d 	movw	r3, #381	; 0x17d
 80046fa:	4a1b      	ldr	r2, [pc, #108]	; (8004768 <queue_find+0x80>)
 80046fc:	491b      	ldr	r1, [pc, #108]	; (800476c <queue_find+0x84>)
 80046fe:	f7fc facd 	bl	8000c9c <mock_assert>
	assert(data);
 8004702:	68b8      	ldr	r0, [r7, #8]
 8004704:	f44f 73bf 	mov.w	r3, #382	; 0x17e
 8004708:	4a17      	ldr	r2, [pc, #92]	; (8004768 <queue_find+0x80>)
 800470a:	4919      	ldr	r1, [pc, #100]	; (8004770 <queue_find+0x88>)
 800470c:	f7fc fac6 	bl	8000c9c <mock_assert>
	assert(is_equal);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f240 137f 	movw	r3, #383	; 0x17f
 8004716:	4a14      	ldr	r2, [pc, #80]	; (8004768 <queue_find+0x80>)
 8004718:	4916      	ldr	r1, [pc, #88]	; (8004774 <queue_find+0x8c>)
 800471a:	f7fc fabf 	bl	8000c9c <mock_assert>

	size_t size = queue_size(queue);
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f7ff fea6 	bl	8004470 <queue_size>
 8004724:	6138      	str	r0, [r7, #16]

	for(size_t i = 0; i < size; i++)
 8004726:	2300      	movs	r3, #0
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	e013      	b.n	8004754 <queue_find+0x6c>
	{
		if(is_equal((void*)&queue->buffer[i * queue->esize], data)) {
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	6979      	ldr	r1, [r7, #20]
 8004736:	fb01 f303 	mul.w	r3, r1, r3
 800473a:	441a      	add	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	68b9      	ldr	r1, [r7, #8]
 8004740:	4610      	mov	r0, r2
 8004742:	4798      	blx	r3
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d001      	beq.n	800474e <queue_find+0x66>
			return true;
 800474a:	2301      	movs	r3, #1
 800474c:	e007      	b.n	800475e <queue_find+0x76>
	for(size_t i = 0; i < size; i++)
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	3301      	adds	r3, #1
 8004752:	617b      	str	r3, [r7, #20]
 8004754:	697a      	ldr	r2, [r7, #20]
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	429a      	cmp	r2, r3
 800475a:	d3e7      	bcc.n	800472c <queue_find+0x44>
		}
	}

	return false;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3718      	adds	r7, #24
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	08007c88 	.word	0x08007c88
 800476c:	08007cf4 	.word	0x08007cf4
 8004770:	08007cfc 	.word	0x08007cfc
 8004774:	08007d04 	.word	0x08007d04

08004778 <queue_flush>:
* This function used to reset queue.
*
* Public function defined in queue.h
*/
void queue_flush(queue_t *queue)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
	assert(queue);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f44f 73ca 	mov.w	r3, #404	; 0x194
 8004786:	4a14      	ldr	r2, [pc, #80]	; (80047d8 <queue_flush+0x60>)
 8004788:	4914      	ldr	r1, [pc, #80]	; (80047dc <queue_flush+0x64>)
 800478a:	f7fc fa87 	bl	8000c9c <mock_assert>

	size_t rawSize = queue->capacity * queue->esize;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	691b      	ldr	r3, [r3, #16]
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	6952      	ldr	r2, [r2, #20]
 8004796:	fb02 f303 	mul.w	r3, r2, r3
 800479a:	60bb      	str	r3, [r7, #8]

	queue->write = 0;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	605a      	str	r2, [r3, #4]
	queue->read = 0;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	609a      	str	r2, [r3, #8]
	queue->size = 0;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	60da      	str	r2, [r3, #12]

	for(size_t i = 0; i < rawSize; i++) {
 80047ae:	2300      	movs	r3, #0
 80047b0:	60fb      	str	r3, [r7, #12]
 80047b2:	e008      	b.n	80047c6 <queue_flush+0x4e>
		queue->buffer[i] = 0;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	4413      	add	r3, r2
 80047bc:	2200      	movs	r2, #0
 80047be:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < rawSize; i++) {
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	3301      	adds	r3, #1
 80047c4:	60fb      	str	r3, [r7, #12]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d3f2      	bcc.n	80047b4 <queue_flush+0x3c>
	}
}
 80047ce:	bf00      	nop
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	08007c88 	.word	0x08007c88
 80047dc:	08007cf4 	.word	0x08007cf4

080047e0 <compare_uint8>:
	uint32_t c;
}	template_t;
//_____ I N L I N E   F U N C T I O N   D E F I N I T I O N   _________________________________
//_____ S T A T I   F U N C T I O N   D E F I N I T I O N   __________________________________
static bool compare_uint8(const void* cmp1, const void* cmp2)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b085      	sub	sp, #20
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
	uint8_t* pCmp1 = (uint8_t*)cmp1;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	60fb      	str	r3, [r7, #12]
	uint8_t* pCmp2 = (uint8_t*)cmp2;
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	60bb      	str	r3, [r7, #8]

	if(*pCmp1 != *pCmp2) {
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	781a      	ldrb	r2, [r3, #0]
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d001      	beq.n	8004802 <compare_uint8+0x22>
		return false;
 80047fe:	2300      	movs	r3, #0
 8004800:	e000      	b.n	8004804 <compare_uint8+0x24>
	}

	return true;
 8004802:	2301      	movs	r3, #1
}
 8004804:	4618      	mov	r0, r3
 8004806:	3714      	adds	r7, #20
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <compare_uint16>:

static bool compare_uint16(const void* cmp1, const void* cmp2)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
	uint16_t* pCmp1 = (uint16_t*)cmp1;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	60fb      	str	r3, [r7, #12]
	uint16_t* pCmp2 = (uint16_t*)cmp2;
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	60bb      	str	r3, [r7, #8]

	if(*pCmp1 != *pCmp2) {
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	881a      	ldrh	r2, [r3, #0]
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	881b      	ldrh	r3, [r3, #0]
 800482a:	429a      	cmp	r2, r3
 800482c:	d001      	beq.n	8004832 <compare_uint16+0x22>
		return false;
 800482e:	2300      	movs	r3, #0
 8004830:	e000      	b.n	8004834 <compare_uint16+0x24>
	}

	return true;
 8004832:	2301      	movs	r3, #1
}
 8004834:	4618      	mov	r0, r3
 8004836:	3714      	adds	r7, #20
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <compare_uint32>:

static bool compare_uint32(const void* cmp1, const void* cmp2)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
	uint32_t* pCmp1 = (uint32_t*)cmp1;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	60fb      	str	r3, [r7, #12]
	uint32_t* pCmp2 = (uint32_t*)cmp2;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	60bb      	str	r3, [r7, #8]

	if(*pCmp1 != *pCmp2) {
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	429a      	cmp	r2, r3
 800485c:	d001      	beq.n	8004862 <compare_uint32+0x22>
		return false;
 800485e:	2300      	movs	r3, #0
 8004860:	e000      	b.n	8004864 <compare_uint32+0x24>
	}

	return true;
 8004862:	2301      	movs	r3, #1
}
 8004864:	4618      	mov	r0, r3
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <preparation_uint8>:
	return (i == 3) ? true : false;
}


static void preparation_uint8(void **state)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
	queue_reg_mem_alloc_cb(&malloc);
 8004878:	4808      	ldr	r0, [pc, #32]	; (800489c <preparation_uint8+0x2c>)
 800487a:	f7ff fd03 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 800487e:	4808      	ldr	r0, [pc, #32]	; (80048a0 <preparation_uint8+0x30>)
 8004880:	f7ff fd18 	bl	80042b4 <queue_reg_mem_free_cb>

	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 8004884:	2101      	movs	r1, #1
 8004886:	2020      	movs	r0, #32
 8004888:	f7ff fd2c 	bl	80042e4 <queue_create>
 800488c:	4602      	mov	r2, r0
 800488e:	4b05      	ldr	r3, [pc, #20]	; (80048a4 <preparation_uint8+0x34>)
 8004890:	601a      	str	r2, [r3, #0]
}
 8004892:	bf00      	nop
 8004894:	3708      	adds	r7, #8
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	0800699d 	.word	0x0800699d
 80048a0:	080069ad 	.word	0x080069ad
 80048a4:	2000014c 	.word	0x2000014c

080048a8 <preparation_uint16>:

static void preparation_uint16(void **state)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
	queue_reg_mem_alloc_cb(&malloc);
 80048b0:	4808      	ldr	r0, [pc, #32]	; (80048d4 <preparation_uint16+0x2c>)
 80048b2:	f7ff fce7 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 80048b6:	4808      	ldr	r0, [pc, #32]	; (80048d8 <preparation_uint16+0x30>)
 80048b8:	f7ff fcfc 	bl	80042b4 <queue_reg_mem_free_cb>

	queue = queue_create(QUEUE_SIZE, sizeof(uint16_t));
 80048bc:	2102      	movs	r1, #2
 80048be:	2020      	movs	r0, #32
 80048c0:	f7ff fd10 	bl	80042e4 <queue_create>
 80048c4:	4602      	mov	r2, r0
 80048c6:	4b05      	ldr	r3, [pc, #20]	; (80048dc <preparation_uint16+0x34>)
 80048c8:	601a      	str	r2, [r3, #0]
}
 80048ca:	bf00      	nop
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	0800699d 	.word	0x0800699d
 80048d8:	080069ad 	.word	0x080069ad
 80048dc:	2000014c 	.word	0x2000014c

080048e0 <preparation_uint32>:

static void preparation_uint32(void **state)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
	queue_reg_mem_alloc_cb(&malloc);
 80048e8:	4808      	ldr	r0, [pc, #32]	; (800490c <preparation_uint32+0x2c>)
 80048ea:	f7ff fccb 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 80048ee:	4808      	ldr	r0, [pc, #32]	; (8004910 <preparation_uint32+0x30>)
 80048f0:	f7ff fce0 	bl	80042b4 <queue_reg_mem_free_cb>

	queue = queue_create(QUEUE_SIZE, sizeof(uint32_t));
 80048f4:	2104      	movs	r1, #4
 80048f6:	2020      	movs	r0, #32
 80048f8:	f7ff fcf4 	bl	80042e4 <queue_create>
 80048fc:	4602      	mov	r2, r0
 80048fe:	4b05      	ldr	r3, [pc, #20]	; (8004914 <preparation_uint32+0x34>)
 8004900:	601a      	str	r2, [r3, #0]
}
 8004902:	bf00      	nop
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	0800699d 	.word	0x0800699d
 8004910:	080069ad 	.word	0x080069ad
 8004914:	2000014c 	.word	0x2000014c

08004918 <preparation_struct>:

static void preparation_struct(void **state)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
	queue_reg_mem_alloc_cb(&malloc);
 8004920:	4808      	ldr	r0, [pc, #32]	; (8004944 <preparation_struct+0x2c>)
 8004922:	f7ff fcaf 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 8004926:	4808      	ldr	r0, [pc, #32]	; (8004948 <preparation_struct+0x30>)
 8004928:	f7ff fcc4 	bl	80042b4 <queue_reg_mem_free_cb>

	queue = queue_create(QUEUE_SIZE, sizeof(template_t));
 800492c:	2108      	movs	r1, #8
 800492e:	2020      	movs	r0, #32
 8004930:	f7ff fcd8 	bl	80042e4 <queue_create>
 8004934:	4602      	mov	r2, r0
 8004936:	4b05      	ldr	r3, [pc, #20]	; (800494c <preparation_struct+0x34>)
 8004938:	601a      	str	r2, [r3, #0]
}
 800493a:	bf00      	nop
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	0800699d 	.word	0x0800699d
 8004948:	080069ad 	.word	0x080069ad
 800494c:	2000014c 	.word	0x2000014c

08004950 <destroy>:


static void destroy(void **state)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
	queue_delete(&queue);
 8004958:	4803      	ldr	r0, [pc, #12]	; (8004968 <destroy+0x18>)
 800495a:	f7ff fd1d 	bl	8004398 <queue_delete>
}
 800495e:	bf00      	nop
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	2000014c 	.word	0x2000014c

0800496c <queue_creation_test>:




static void queue_creation_test(void **state)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af02      	add	r7, sp, #8
 8004972:	6078      	str	r0, [r7, #4]
	queue_reg_mem_alloc_cb(&malloc);
 8004974:	4811      	ldr	r0, [pc, #68]	; (80049bc <queue_creation_test+0x50>)
 8004976:	f7ff fc85 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 800497a:	4811      	ldr	r0, [pc, #68]	; (80049c0 <queue_creation_test+0x54>)
 800497c:	f7ff fc9a 	bl	80042b4 <queue_reg_mem_free_cb>

	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 8004980:	2101      	movs	r1, #1
 8004982:	2020      	movs	r0, #32
 8004984:	f7ff fcae 	bl	80042e4 <queue_create>
 8004988:	4602      	mov	r2, r0
 800498a:	4b0e      	ldr	r3, [pc, #56]	; (80049c4 <queue_creation_test+0x58>)
 800498c:	601a      	str	r2, [r3, #0]
	assert_int_not_equal(queue, NULL);
 800498e:	4b0d      	ldr	r3, [pc, #52]	; (80049c4 <queue_creation_test+0x58>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4618      	mov	r0, r3
 8004994:	f04f 0100 	mov.w	r1, #0
 8004998:	239a      	movs	r3, #154	; 0x9a
 800499a:	9301      	str	r3, [sp, #4]
 800499c:	4b0a      	ldr	r3, [pc, #40]	; (80049c8 <queue_creation_test+0x5c>)
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	f04f 0200 	mov.w	r2, #0
 80049a4:	f04f 0300 	mov.w	r3, #0
 80049a8:	f7fc f9d0 	bl	8000d4c <_assert_int_not_equal>

	queue_delete(&queue);
 80049ac:	4805      	ldr	r0, [pc, #20]	; (80049c4 <queue_creation_test+0x58>)
 80049ae:	f7ff fcf3 	bl	8004398 <queue_delete>
}
 80049b2:	bf00      	nop
 80049b4:	3708      	adds	r7, #8
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	0800699d 	.word	0x0800699d
 80049c0:	080069ad 	.word	0x080069ad
 80049c4:	2000014c 	.word	0x2000014c
 80049c8:	08007d10 	.word	0x08007d10

080049cc <queue_setup_cb_fail_test>:

static void queue_setup_cb_fail_test(void **state)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
	expect_assert_failure(queue_reg_mem_alloc_cb(NULL));
 80049d4:	4825      	ldr	r0, [pc, #148]	; (8004a6c <queue_setup_cb_fail_test+0xa0>)
 80049d6:	f7fb fbfb 	bl	80001d0 <setjmp>
 80049da:	4603      	mov	r3, r0
 80049dc:	60fb      	str	r3, [r7, #12]
 80049de:	4b24      	ldr	r3, [pc, #144]	; (8004a70 <queue_setup_cb_fail_test+0xa4>)
 80049e0:	2201      	movs	r2, #1
 80049e2:	601a      	str	r2, [r3, #0]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00a      	beq.n	8004a00 <queue_setup_cb_fail_test+0x34>
 80049ea:	f107 030c 	add.w	r3, r7, #12
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4619      	mov	r1, r3
 80049f2:	4820      	ldr	r0, [pc, #128]	; (8004a74 <queue_setup_cb_fail_test+0xa8>)
 80049f4:	f001 fa40 	bl	8005e78 <debug_warning>
 80049f8:	4b1d      	ldr	r3, [pc, #116]	; (8004a70 <queue_setup_cb_fail_test+0xa4>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	e00d      	b.n	8004a1c <queue_setup_cb_fail_test+0x50>
 8004a00:	2000      	movs	r0, #0
 8004a02:	f7ff fc3f 	bl	8004284 <queue_reg_mem_alloc_cb>
 8004a06:	4b1a      	ldr	r3, [pc, #104]	; (8004a70 <queue_setup_cb_fail_test+0xa4>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	601a      	str	r2, [r3, #0]
 8004a0c:	491a      	ldr	r1, [pc, #104]	; (8004a78 <queue_setup_cb_fail_test+0xac>)
 8004a0e:	481b      	ldr	r0, [pc, #108]	; (8004a7c <queue_setup_cb_fail_test+0xb0>)
 8004a10:	f001 fa5a 	bl	8005ec8 <debug_error>
 8004a14:	21a1      	movs	r1, #161	; 0xa1
 8004a16:	481a      	ldr	r0, [pc, #104]	; (8004a80 <queue_setup_cb_fail_test+0xb4>)
 8004a18:	f7fc fb66 	bl	80010e8 <_fail>
	expect_assert_failure(queue_reg_mem_free_cb(NULL));	
 8004a1c:	4813      	ldr	r0, [pc, #76]	; (8004a6c <queue_setup_cb_fail_test+0xa0>)
 8004a1e:	f7fb fbd7 	bl	80001d0 <setjmp>
 8004a22:	4603      	mov	r3, r0
 8004a24:	60bb      	str	r3, [r7, #8]
 8004a26:	4b12      	ldr	r3, [pc, #72]	; (8004a70 <queue_setup_cb_fail_test+0xa4>)
 8004a28:	2201      	movs	r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00a      	beq.n	8004a48 <queue_setup_cb_fail_test+0x7c>
 8004a32:	f107 0308 	add.w	r3, r7, #8
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4619      	mov	r1, r3
 8004a3a:	480e      	ldr	r0, [pc, #56]	; (8004a74 <queue_setup_cb_fail_test+0xa8>)
 8004a3c:	f001 fa1c 	bl	8005e78 <debug_warning>
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <queue_setup_cb_fail_test+0xa4>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	601a      	str	r2, [r3, #0]
}
 8004a46:	e00d      	b.n	8004a64 <queue_setup_cb_fail_test+0x98>
	expect_assert_failure(queue_reg_mem_free_cb(NULL));	
 8004a48:	2000      	movs	r0, #0
 8004a4a:	f7ff fc33 	bl	80042b4 <queue_reg_mem_free_cb>
 8004a4e:	4b08      	ldr	r3, [pc, #32]	; (8004a70 <queue_setup_cb_fail_test+0xa4>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	601a      	str	r2, [r3, #0]
 8004a54:	490b      	ldr	r1, [pc, #44]	; (8004a84 <queue_setup_cb_fail_test+0xb8>)
 8004a56:	4809      	ldr	r0, [pc, #36]	; (8004a7c <queue_setup_cb_fail_test+0xb0>)
 8004a58:	f001 fa36 	bl	8005ec8 <debug_error>
 8004a5c:	21a2      	movs	r1, #162	; 0xa2
 8004a5e:	4808      	ldr	r0, [pc, #32]	; (8004a80 <queue_setup_cb_fail_test+0xb4>)
 8004a60:	f7fc fb42 	bl	80010e8 <_fail>
}
 8004a64:	bf00      	nop
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	20000270 	.word	0x20000270
 8004a70:	200000ec 	.word	0x200000ec
 8004a74:	08007d60 	.word	0x08007d60
 8004a78:	08007d80 	.word	0x08007d80
 8004a7c:	08007da0 	.word	0x08007da0
 8004a80:	08007d10 	.word	0x08007d10
 8004a84:	08007db8 	.word	0x08007db8

08004a88 <queue_enqueue_fail_test>:

static void queue_enqueue_fail_test(void **state)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b086      	sub	sp, #24
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8004a90:	2300      	movs	r3, #0
 8004a92:	75fb      	strb	r3, [r7, #23]

	expect_assert_failure(queue_enqueue(NULL, &i));
 8004a94:	4828      	ldr	r0, [pc, #160]	; (8004b38 <queue_enqueue_fail_test+0xb0>)
 8004a96:	f7fb fb9b 	bl	80001d0 <setjmp>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	613b      	str	r3, [r7, #16]
 8004a9e:	4b27      	ldr	r3, [pc, #156]	; (8004b3c <queue_enqueue_fail_test+0xb4>)
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00a      	beq.n	8004ac0 <queue_enqueue_fail_test+0x38>
 8004aaa:	f107 0310 	add.w	r3, r7, #16
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	4823      	ldr	r0, [pc, #140]	; (8004b40 <queue_enqueue_fail_test+0xb8>)
 8004ab4:	f001 f9e0 	bl	8005e78 <debug_warning>
 8004ab8:	4b20      	ldr	r3, [pc, #128]	; (8004b3c <queue_enqueue_fail_test+0xb4>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	601a      	str	r2, [r3, #0]
 8004abe:	e010      	b.n	8004ae2 <queue_enqueue_fail_test+0x5a>
 8004ac0:	f107 0317 	add.w	r3, r7, #23
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	2000      	movs	r0, #0
 8004ac8:	f7ff fd14 	bl	80044f4 <queue_enqueue>
 8004acc:	4b1b      	ldr	r3, [pc, #108]	; (8004b3c <queue_enqueue_fail_test+0xb4>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	601a      	str	r2, [r3, #0]
 8004ad2:	491c      	ldr	r1, [pc, #112]	; (8004b44 <queue_enqueue_fail_test+0xbc>)
 8004ad4:	481c      	ldr	r0, [pc, #112]	; (8004b48 <queue_enqueue_fail_test+0xc0>)
 8004ad6:	f001 f9f7 	bl	8005ec8 <debug_error>
 8004ada:	21a9      	movs	r1, #169	; 0xa9
 8004adc:	481b      	ldr	r0, [pc, #108]	; (8004b4c <queue_enqueue_fail_test+0xc4>)
 8004ade:	f7fc fb03 	bl	80010e8 <_fail>
	expect_assert_failure(queue_enqueue(queue, NULL));
 8004ae2:	4815      	ldr	r0, [pc, #84]	; (8004b38 <queue_enqueue_fail_test+0xb0>)
 8004ae4:	f7fb fb74 	bl	80001d0 <setjmp>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	60fb      	str	r3, [r7, #12]
 8004aec:	4b13      	ldr	r3, [pc, #76]	; (8004b3c <queue_enqueue_fail_test+0xb4>)
 8004aee:	2201      	movs	r2, #1
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d00a      	beq.n	8004b0e <queue_enqueue_fail_test+0x86>
 8004af8:	f107 030c 	add.w	r3, r7, #12
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4619      	mov	r1, r3
 8004b00:	480f      	ldr	r0, [pc, #60]	; (8004b40 <queue_enqueue_fail_test+0xb8>)
 8004b02:	f001 f9b9 	bl	8005e78 <debug_warning>
 8004b06:	4b0d      	ldr	r3, [pc, #52]	; (8004b3c <queue_enqueue_fail_test+0xb4>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	601a      	str	r2, [r3, #0]
}
 8004b0c:	e010      	b.n	8004b30 <queue_enqueue_fail_test+0xa8>
	expect_assert_failure(queue_enqueue(queue, NULL));
 8004b0e:	4b10      	ldr	r3, [pc, #64]	; (8004b50 <queue_enqueue_fail_test+0xc8>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2100      	movs	r1, #0
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7ff fced 	bl	80044f4 <queue_enqueue>
 8004b1a:	4b08      	ldr	r3, [pc, #32]	; (8004b3c <queue_enqueue_fail_test+0xb4>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	601a      	str	r2, [r3, #0]
 8004b20:	490c      	ldr	r1, [pc, #48]	; (8004b54 <queue_enqueue_fail_test+0xcc>)
 8004b22:	4809      	ldr	r0, [pc, #36]	; (8004b48 <queue_enqueue_fail_test+0xc0>)
 8004b24:	f001 f9d0 	bl	8005ec8 <debug_error>
 8004b28:	21aa      	movs	r1, #170	; 0xaa
 8004b2a:	4808      	ldr	r0, [pc, #32]	; (8004b4c <queue_enqueue_fail_test+0xc4>)
 8004b2c:	f7fc fadc 	bl	80010e8 <_fail>
}
 8004b30:	bf00      	nop
 8004b32:	3718      	adds	r7, #24
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	20000270 	.word	0x20000270
 8004b3c:	200000ec 	.word	0x200000ec
 8004b40:	08007d60 	.word	0x08007d60
 8004b44:	08007dd4 	.word	0x08007dd4
 8004b48:	08007da0 	.word	0x08007da0
 8004b4c:	08007d10 	.word	0x08007d10
 8004b50:	2000014c 	.word	0x2000014c
 8004b54:	08007dec 	.word	0x08007dec

08004b58 <queue_uint8_enqueue_test>:

static void queue_uint8_enqueue_test(void **state)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af02      	add	r7, sp, #8
 8004b5e:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x55;
 8004b60:	2355      	movs	r3, #85	; 0x55
 8004b62:	73fb      	strb	r3, [r7, #15]
	assert_true(queue_enqueue(queue, &data));
 8004b64:	4b0a      	ldr	r3, [pc, #40]	; (8004b90 <queue_uint8_enqueue_test+0x38>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f107 020f 	add.w	r2, r7, #15
 8004b6c:	4611      	mov	r1, r2
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f7ff fcc0 	bl	80044f4 <queue_enqueue>
 8004b74:	4603      	mov	r3, r0
 8004b76:	b2d8      	uxtb	r0, r3
 8004b78:	f04f 0100 	mov.w	r1, #0
 8004b7c:	23b0      	movs	r3, #176	; 0xb0
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	4b04      	ldr	r3, [pc, #16]	; (8004b94 <queue_uint8_enqueue_test+0x3c>)
 8004b82:	4a05      	ldr	r2, [pc, #20]	; (8004b98 <queue_uint8_enqueue_test+0x40>)
 8004b84:	f7fc f8b0 	bl	8000ce8 <_assert_true>
}
 8004b88:	bf00      	nop
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	2000014c 	.word	0x2000014c
 8004b94:	08007d10 	.word	0x08007d10
 8004b98:	08007e08 	.word	0x08007e08

08004b9c <queue_uint16_enqueue_test>:

static void queue_uint16_enqueue_test(void **state)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b086      	sub	sp, #24
 8004ba0:	af02      	add	r7, sp, #8
 8004ba2:	6078      	str	r0, [r7, #4]
	uint16_t data = 0x5555;
 8004ba4:	f245 5355 	movw	r3, #21845	; 0x5555
 8004ba8:	81fb      	strh	r3, [r7, #14]
	assert_true(queue_enqueue(queue, &data));
 8004baa:	4b0b      	ldr	r3, [pc, #44]	; (8004bd8 <queue_uint16_enqueue_test+0x3c>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f107 020e 	add.w	r2, r7, #14
 8004bb2:	4611      	mov	r1, r2
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f7ff fc9d 	bl	80044f4 <queue_enqueue>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	b2d8      	uxtb	r0, r3
 8004bbe:	f04f 0100 	mov.w	r1, #0
 8004bc2:	23b6      	movs	r3, #182	; 0xb6
 8004bc4:	9300      	str	r3, [sp, #0]
 8004bc6:	4b05      	ldr	r3, [pc, #20]	; (8004bdc <queue_uint16_enqueue_test+0x40>)
 8004bc8:	4a05      	ldr	r2, [pc, #20]	; (8004be0 <queue_uint16_enqueue_test+0x44>)
 8004bca:	f7fc f88d 	bl	8000ce8 <_assert_true>
}
 8004bce:	bf00      	nop
 8004bd0:	3710      	adds	r7, #16
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	2000014c 	.word	0x2000014c
 8004bdc:	08007d10 	.word	0x08007d10
 8004be0:	08007e08 	.word	0x08007e08

08004be4 <queue_uint32_enqueue_test>:

static void queue_uint32_enqueue_test(void **state)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b086      	sub	sp, #24
 8004be8:	af02      	add	r7, sp, #8
 8004bea:	6078      	str	r0, [r7, #4]
	uint32_t data = 0x55555555;
 8004bec:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
 8004bf0:	60fb      	str	r3, [r7, #12]
	assert_true(queue_enqueue(queue, &data));
 8004bf2:	4b0b      	ldr	r3, [pc, #44]	; (8004c20 <queue_uint32_enqueue_test+0x3c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f107 020c 	add.w	r2, r7, #12
 8004bfa:	4611      	mov	r1, r2
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f7ff fc79 	bl	80044f4 <queue_enqueue>
 8004c02:	4603      	mov	r3, r0
 8004c04:	b2d8      	uxtb	r0, r3
 8004c06:	f04f 0100 	mov.w	r1, #0
 8004c0a:	23bc      	movs	r3, #188	; 0xbc
 8004c0c:	9300      	str	r3, [sp, #0]
 8004c0e:	4b05      	ldr	r3, [pc, #20]	; (8004c24 <queue_uint32_enqueue_test+0x40>)
 8004c10:	4a05      	ldr	r2, [pc, #20]	; (8004c28 <queue_uint32_enqueue_test+0x44>)
 8004c12:	f7fc f869 	bl	8000ce8 <_assert_true>
}
 8004c16:	bf00      	nop
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	2000014c 	.word	0x2000014c
 8004c24:	08007d10 	.word	0x08007d10
 8004c28:	08007e08 	.word	0x08007e08

08004c2c <queue_struct_enqueue_test>:


static void queue_struct_enqueue_test(void **state)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b086      	sub	sp, #24
 8004c30:	af02      	add	r7, sp, #8
 8004c32:	6078      	str	r0, [r7, #4]
	template_t data = {.a = 10, .b = 100, .c = 1000};
 8004c34:	4a0e      	ldr	r2, [pc, #56]	; (8004c70 <queue_struct_enqueue_test+0x44>)
 8004c36:	f107 0308 	add.w	r3, r7, #8
 8004c3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c3e:	e883 0003 	stmia.w	r3, {r0, r1}
	assert_true(queue_enqueue(queue, &data));
 8004c42:	4b0c      	ldr	r3, [pc, #48]	; (8004c74 <queue_struct_enqueue_test+0x48>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f107 0208 	add.w	r2, r7, #8
 8004c4a:	4611      	mov	r1, r2
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7ff fc51 	bl	80044f4 <queue_enqueue>
 8004c52:	4603      	mov	r3, r0
 8004c54:	b2d8      	uxtb	r0, r3
 8004c56:	f04f 0100 	mov.w	r1, #0
 8004c5a:	23c3      	movs	r3, #195	; 0xc3
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	4b06      	ldr	r3, [pc, #24]	; (8004c78 <queue_struct_enqueue_test+0x4c>)
 8004c60:	4a06      	ldr	r2, [pc, #24]	; (8004c7c <queue_struct_enqueue_test+0x50>)
 8004c62:	f7fc f841 	bl	8000ce8 <_assert_true>
}
 8004c66:	bf00      	nop
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	08007e24 	.word	0x08007e24
 8004c74:	2000014c 	.word	0x2000014c
 8004c78:	08007d10 	.word	0x08007d10
 8004c7c:	08007e08 	.word	0x08007e08

08004c80 <queue_denqueue_fail_test>:



static void queue_denqueue_fail_test(void **state)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b086      	sub	sp, #24
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	75fb      	strb	r3, [r7, #23]

	expect_assert_failure(queue_denqueue(NULL, &i));
 8004c8c:	4828      	ldr	r0, [pc, #160]	; (8004d30 <queue_denqueue_fail_test+0xb0>)
 8004c8e:	f7fb fa9f 	bl	80001d0 <setjmp>
 8004c92:	4603      	mov	r3, r0
 8004c94:	613b      	str	r3, [r7, #16]
 8004c96:	4b27      	ldr	r3, [pc, #156]	; (8004d34 <queue_denqueue_fail_test+0xb4>)
 8004c98:	2201      	movs	r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00a      	beq.n	8004cb8 <queue_denqueue_fail_test+0x38>
 8004ca2:	f107 0310 	add.w	r3, r7, #16
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4619      	mov	r1, r3
 8004caa:	4823      	ldr	r0, [pc, #140]	; (8004d38 <queue_denqueue_fail_test+0xb8>)
 8004cac:	f001 f8e4 	bl	8005e78 <debug_warning>
 8004cb0:	4b20      	ldr	r3, [pc, #128]	; (8004d34 <queue_denqueue_fail_test+0xb4>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	e010      	b.n	8004cda <queue_denqueue_fail_test+0x5a>
 8004cb8:	f107 0317 	add.w	r3, r7, #23
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	2000      	movs	r0, #0
 8004cc0:	f7ff fc74 	bl	80045ac <queue_denqueue>
 8004cc4:	4b1b      	ldr	r3, [pc, #108]	; (8004d34 <queue_denqueue_fail_test+0xb4>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	491c      	ldr	r1, [pc, #112]	; (8004d3c <queue_denqueue_fail_test+0xbc>)
 8004ccc:	481c      	ldr	r0, [pc, #112]	; (8004d40 <queue_denqueue_fail_test+0xc0>)
 8004cce:	f001 f8fb 	bl	8005ec8 <debug_error>
 8004cd2:	21cc      	movs	r1, #204	; 0xcc
 8004cd4:	481b      	ldr	r0, [pc, #108]	; (8004d44 <queue_denqueue_fail_test+0xc4>)
 8004cd6:	f7fc fa07 	bl	80010e8 <_fail>
	expect_assert_failure(queue_denqueue(queue, NULL));
 8004cda:	4815      	ldr	r0, [pc, #84]	; (8004d30 <queue_denqueue_fail_test+0xb0>)
 8004cdc:	f7fb fa78 	bl	80001d0 <setjmp>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	60fb      	str	r3, [r7, #12]
 8004ce4:	4b13      	ldr	r3, [pc, #76]	; (8004d34 <queue_denqueue_fail_test+0xb4>)
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00a      	beq.n	8004d06 <queue_denqueue_fail_test+0x86>
 8004cf0:	f107 030c 	add.w	r3, r7, #12
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	480f      	ldr	r0, [pc, #60]	; (8004d38 <queue_denqueue_fail_test+0xb8>)
 8004cfa:	f001 f8bd 	bl	8005e78 <debug_warning>
 8004cfe:	4b0d      	ldr	r3, [pc, #52]	; (8004d34 <queue_denqueue_fail_test+0xb4>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	601a      	str	r2, [r3, #0]
}
 8004d04:	e010      	b.n	8004d28 <queue_denqueue_fail_test+0xa8>
	expect_assert_failure(queue_denqueue(queue, NULL));
 8004d06:	4b10      	ldr	r3, [pc, #64]	; (8004d48 <queue_denqueue_fail_test+0xc8>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2100      	movs	r1, #0
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7ff fc4d 	bl	80045ac <queue_denqueue>
 8004d12:	4b08      	ldr	r3, [pc, #32]	; (8004d34 <queue_denqueue_fail_test+0xb4>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	601a      	str	r2, [r3, #0]
 8004d18:	490c      	ldr	r1, [pc, #48]	; (8004d4c <queue_denqueue_fail_test+0xcc>)
 8004d1a:	4809      	ldr	r0, [pc, #36]	; (8004d40 <queue_denqueue_fail_test+0xc0>)
 8004d1c:	f001 f8d4 	bl	8005ec8 <debug_error>
 8004d20:	21cd      	movs	r1, #205	; 0xcd
 8004d22:	4808      	ldr	r0, [pc, #32]	; (8004d44 <queue_denqueue_fail_test+0xc4>)
 8004d24:	f7fc f9e0 	bl	80010e8 <_fail>
}
 8004d28:	bf00      	nop
 8004d2a:	3718      	adds	r7, #24
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	20000270 	.word	0x20000270
 8004d34:	200000ec 	.word	0x200000ec
 8004d38:	08007d60 	.word	0x08007d60
 8004d3c:	08007e2c 	.word	0x08007e2c
 8004d40:	08007da0 	.word	0x08007da0
 8004d44:	08007d10 	.word	0x08007d10
 8004d48:	2000014c 	.word	0x2000014c
 8004d4c:	08007e48 	.word	0x08007e48

08004d50 <queue_uint8_denqueue_test>:

static void queue_uint8_denqueue_test(void **state)
{
 8004d50:	b590      	push	{r4, r7, lr}
 8004d52:	b087      	sub	sp, #28
 8004d54:	af02      	add	r7, sp, #8
 8004d56:	6078      	str	r0, [r7, #4]
	uint8_t expected_data = 0x55;
 8004d58:	2355      	movs	r3, #85	; 0x55
 8004d5a:	73fb      	strb	r3, [r7, #15]
	uint8_t readed_data = 0;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	73bb      	strb	r3, [r7, #14]

	queue_enqueue(queue, &expected_data);
 8004d60:	4b16      	ldr	r3, [pc, #88]	; (8004dbc <queue_uint8_denqueue_test+0x6c>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f107 020f 	add.w	r2, r7, #15
 8004d68:	4611      	mov	r1, r2
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7ff fbc2 	bl	80044f4 <queue_enqueue>
	assert_true(queue_denqueue(queue, &readed_data));
 8004d70:	4b12      	ldr	r3, [pc, #72]	; (8004dbc <queue_uint8_denqueue_test+0x6c>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f107 020e 	add.w	r2, r7, #14
 8004d78:	4611      	mov	r1, r2
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7ff fc16 	bl	80045ac <queue_denqueue>
 8004d80:	4603      	mov	r3, r0
 8004d82:	b2d8      	uxtb	r0, r3
 8004d84:	f04f 0100 	mov.w	r1, #0
 8004d88:	23d6      	movs	r3, #214	; 0xd6
 8004d8a:	9300      	str	r3, [sp, #0]
 8004d8c:	4b0c      	ldr	r3, [pc, #48]	; (8004dc0 <queue_uint8_denqueue_test+0x70>)
 8004d8e:	4a0d      	ldr	r2, [pc, #52]	; (8004dc4 <queue_uint8_denqueue_test+0x74>)
 8004d90:	f7fb ffaa 	bl	8000ce8 <_assert_true>
	assert_int_equal(readed_data, expected_data);
 8004d94:	7bbb      	ldrb	r3, [r7, #14]
 8004d96:	b2d8      	uxtb	r0, r3
 8004d98:	f04f 0100 	mov.w	r1, #0
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	f04f 0400 	mov.w	r4, #0
 8004da4:	22d7      	movs	r2, #215	; 0xd7
 8004da6:	9201      	str	r2, [sp, #4]
 8004da8:	4a05      	ldr	r2, [pc, #20]	; (8004dc0 <queue_uint8_denqueue_test+0x70>)
 8004daa:	9200      	str	r2, [sp, #0]
 8004dac:	461a      	mov	r2, r3
 8004dae:	4623      	mov	r3, r4
 8004db0:	f7fb ffb4 	bl	8000d1c <_assert_int_equal>
}
 8004db4:	bf00      	nop
 8004db6:	3714      	adds	r7, #20
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd90      	pop	{r4, r7, pc}
 8004dbc:	2000014c 	.word	0x2000014c
 8004dc0:	08007d10 	.word	0x08007d10
 8004dc4:	08007e64 	.word	0x08007e64

08004dc8 <queue_uint16_denqueue_test>:

static void queue_uint16_denqueue_test(void **state)
{
 8004dc8:	b590      	push	{r4, r7, lr}
 8004dca:	b087      	sub	sp, #28
 8004dcc:	af02      	add	r7, sp, #8
 8004dce:	6078      	str	r0, [r7, #4]
	uint16_t expected_data = 0x5555;
 8004dd0:	f245 5355 	movw	r3, #21845	; 0x5555
 8004dd4:	81fb      	strh	r3, [r7, #14]
	uint16_t readed_data = 0;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	81bb      	strh	r3, [r7, #12]

	queue_enqueue(queue, &expected_data);
 8004dda:	4b17      	ldr	r3, [pc, #92]	; (8004e38 <queue_uint16_denqueue_test+0x70>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f107 020e 	add.w	r2, r7, #14
 8004de2:	4611      	mov	r1, r2
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7ff fb85 	bl	80044f4 <queue_enqueue>
	assert_true(queue_denqueue(queue, &readed_data));
 8004dea:	4b13      	ldr	r3, [pc, #76]	; (8004e38 <queue_uint16_denqueue_test+0x70>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f107 020c 	add.w	r2, r7, #12
 8004df2:	4611      	mov	r1, r2
 8004df4:	4618      	mov	r0, r3
 8004df6:	f7ff fbd9 	bl	80045ac <queue_denqueue>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	b2d8      	uxtb	r0, r3
 8004dfe:	f04f 0100 	mov.w	r1, #0
 8004e02:	23e0      	movs	r3, #224	; 0xe0
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	4b0d      	ldr	r3, [pc, #52]	; (8004e3c <queue_uint16_denqueue_test+0x74>)
 8004e08:	4a0d      	ldr	r2, [pc, #52]	; (8004e40 <queue_uint16_denqueue_test+0x78>)
 8004e0a:	f7fb ff6d 	bl	8000ce8 <_assert_true>
	assert_int_equal(readed_data, expected_data);
 8004e0e:	89bb      	ldrh	r3, [r7, #12]
 8004e10:	b298      	uxth	r0, r3
 8004e12:	f04f 0100 	mov.w	r1, #0
 8004e16:	89fb      	ldrh	r3, [r7, #14]
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	f04f 0400 	mov.w	r4, #0
 8004e1e:	22e1      	movs	r2, #225	; 0xe1
 8004e20:	9201      	str	r2, [sp, #4]
 8004e22:	4a06      	ldr	r2, [pc, #24]	; (8004e3c <queue_uint16_denqueue_test+0x74>)
 8004e24:	9200      	str	r2, [sp, #0]
 8004e26:	461a      	mov	r2, r3
 8004e28:	4623      	mov	r3, r4
 8004e2a:	f7fb ff77 	bl	8000d1c <_assert_int_equal>
}
 8004e2e:	bf00      	nop
 8004e30:	3714      	adds	r7, #20
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd90      	pop	{r4, r7, pc}
 8004e36:	bf00      	nop
 8004e38:	2000014c 	.word	0x2000014c
 8004e3c:	08007d10 	.word	0x08007d10
 8004e40:	08007e64 	.word	0x08007e64

08004e44 <queue_uint32_denqueue_test>:

static void queue_uint32_denqueue_test(void **state)
{
 8004e44:	b590      	push	{r4, r7, lr}
 8004e46:	b087      	sub	sp, #28
 8004e48:	af02      	add	r7, sp, #8
 8004e4a:	6078      	str	r0, [r7, #4]
	uint32_t expected_data = 0x55555555;
 8004e4c:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
 8004e50:	60fb      	str	r3, [r7, #12]
	uint32_t readed_data = 0;
 8004e52:	2300      	movs	r3, #0
 8004e54:	60bb      	str	r3, [r7, #8]

	queue_enqueue(queue, &expected_data);
 8004e56:	4b16      	ldr	r3, [pc, #88]	; (8004eb0 <queue_uint32_denqueue_test+0x6c>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f107 020c 	add.w	r2, r7, #12
 8004e5e:	4611      	mov	r1, r2
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff fb47 	bl	80044f4 <queue_enqueue>
	assert_true(queue_denqueue(queue, &readed_data));
 8004e66:	4b12      	ldr	r3, [pc, #72]	; (8004eb0 <queue_uint32_denqueue_test+0x6c>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f107 0208 	add.w	r2, r7, #8
 8004e6e:	4611      	mov	r1, r2
 8004e70:	4618      	mov	r0, r3
 8004e72:	f7ff fb9b 	bl	80045ac <queue_denqueue>
 8004e76:	4603      	mov	r3, r0
 8004e78:	b2d8      	uxtb	r0, r3
 8004e7a:	f04f 0100 	mov.w	r1, #0
 8004e7e:	23ea      	movs	r3, #234	; 0xea
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	4b0c      	ldr	r3, [pc, #48]	; (8004eb4 <queue_uint32_denqueue_test+0x70>)
 8004e84:	4a0c      	ldr	r2, [pc, #48]	; (8004eb8 <queue_uint32_denqueue_test+0x74>)
 8004e86:	f7fb ff2f 	bl	8000ce8 <_assert_true>
	assert_int_equal(readed_data, expected_data);
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f04f 0100 	mov.w	r1, #0
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f04f 0400 	mov.w	r4, #0
 8004e98:	22eb      	movs	r2, #235	; 0xeb
 8004e9a:	9201      	str	r2, [sp, #4]
 8004e9c:	4a05      	ldr	r2, [pc, #20]	; (8004eb4 <queue_uint32_denqueue_test+0x70>)
 8004e9e:	9200      	str	r2, [sp, #0]
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	4623      	mov	r3, r4
 8004ea4:	f7fb ff3a 	bl	8000d1c <_assert_int_equal>
}
 8004ea8:	bf00      	nop
 8004eaa:	3714      	adds	r7, #20
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd90      	pop	{r4, r7, pc}
 8004eb0:	2000014c 	.word	0x2000014c
 8004eb4:	08007d10 	.word	0x08007d10
 8004eb8:	08007e64 	.word	0x08007e64

08004ebc <queue_struct_denqueue_test>:


static void queue_struct_denqueue_test(void **state)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b088      	sub	sp, #32
 8004ec0:	af02      	add	r7, sp, #8
 8004ec2:	6078      	str	r0, [r7, #4]
	template_t expected_data = {.a = 10, .b = 100, .c = 1000};
 8004ec4:	4a19      	ldr	r2, [pc, #100]	; (8004f2c <queue_struct_denqueue_test+0x70>)
 8004ec6:	f107 0310 	add.w	r3, r7, #16
 8004eca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004ece:	e883 0003 	stmia.w	r3, {r0, r1}
	template_t readed_data = {0};
 8004ed2:	f107 0308 	add.w	r3, r7, #8
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	605a      	str	r2, [r3, #4]

	queue_enqueue(queue, &expected_data);
 8004edc:	4b14      	ldr	r3, [pc, #80]	; (8004f30 <queue_struct_denqueue_test+0x74>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f107 0210 	add.w	r2, r7, #16
 8004ee4:	4611      	mov	r1, r2
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f7ff fb04 	bl	80044f4 <queue_enqueue>
	assert_true(queue_denqueue(queue, &readed_data));
 8004eec:	4b10      	ldr	r3, [pc, #64]	; (8004f30 <queue_struct_denqueue_test+0x74>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f107 0208 	add.w	r2, r7, #8
 8004ef4:	4611      	mov	r1, r2
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7ff fb58 	bl	80045ac <queue_denqueue>
 8004efc:	4603      	mov	r3, r0
 8004efe:	b2d8      	uxtb	r0, r3
 8004f00:	f04f 0100 	mov.w	r1, #0
 8004f04:	23f5      	movs	r3, #245	; 0xf5
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	4b0a      	ldr	r3, [pc, #40]	; (8004f34 <queue_struct_denqueue_test+0x78>)
 8004f0a:	4a0b      	ldr	r2, [pc, #44]	; (8004f38 <queue_struct_denqueue_test+0x7c>)
 8004f0c:	f7fb feec 	bl	8000ce8 <_assert_true>
	assert_memory_equal(&expected_data, &readed_data, sizeof(template_t));
 8004f10:	f107 0108 	add.w	r1, r7, #8
 8004f14:	f107 0010 	add.w	r0, r7, #16
 8004f18:	23f6      	movs	r3, #246	; 0xf6
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	4b05      	ldr	r3, [pc, #20]	; (8004f34 <queue_struct_denqueue_test+0x78>)
 8004f1e:	2208      	movs	r2, #8
 8004f20:	f7fb ff2c 	bl	8000d7c <_assert_memory_equal>
}
 8004f24:	bf00      	nop
 8004f26:	3718      	adds	r7, #24
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	08007e24 	.word	0x08007e24
 8004f30:	2000014c 	.word	0x2000014c
 8004f34:	08007d10 	.word	0x08007d10
 8004f38:	08007e64 	.word	0x08007e64

08004f3c <queue_low_border_test>:


static void queue_low_border_test(void **state)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b086      	sub	sp, #24
 8004f40:	af02      	add	r7, sp, #8
 8004f42:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 8004f44:	2300      	movs	r3, #0
 8004f46:	73fb      	strb	r3, [r7, #15]

	queue_reg_mem_alloc_cb(&malloc);
 8004f48:	4814      	ldr	r0, [pc, #80]	; (8004f9c <queue_low_border_test+0x60>)
 8004f4a:	f7ff f99b 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 8004f4e:	4814      	ldr	r0, [pc, #80]	; (8004fa0 <queue_low_border_test+0x64>)
 8004f50:	f7ff f9b0 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 8004f54:	2101      	movs	r1, #1
 8004f56:	2020      	movs	r0, #32
 8004f58:	f7ff f9c4 	bl	80042e4 <queue_create>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	4b11      	ldr	r3, [pc, #68]	; (8004fa4 <queue_low_border_test+0x68>)
 8004f60:	601a      	str	r2, [r3, #0]
	assert_false(queue_denqueue(queue, &data));
 8004f62:	4b10      	ldr	r3, [pc, #64]	; (8004fa4 <queue_low_border_test+0x68>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f107 020f 	add.w	r2, r7, #15
 8004f6a:	4611      	mov	r1, r2
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f7ff fb1d 	bl	80045ac <queue_denqueue>
 8004f72:	4603      	mov	r3, r0
 8004f74:	f083 0301 	eor.w	r3, r3, #1
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	b2d8      	uxtb	r0, r3
 8004f7c:	f04f 0100 	mov.w	r1, #0
 8004f80:	f240 1301 	movw	r3, #257	; 0x101
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	4b08      	ldr	r3, [pc, #32]	; (8004fa8 <queue_low_border_test+0x6c>)
 8004f88:	4a08      	ldr	r2, [pc, #32]	; (8004fac <queue_low_border_test+0x70>)
 8004f8a:	f7fb fead 	bl	8000ce8 <_assert_true>
	queue_delete(&queue);
 8004f8e:	4805      	ldr	r0, [pc, #20]	; (8004fa4 <queue_low_border_test+0x68>)
 8004f90:	f7ff fa02 	bl	8004398 <queue_delete>
}
 8004f94:	bf00      	nop
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	0800699d 	.word	0x0800699d
 8004fa0:	080069ad 	.word	0x080069ad
 8004fa4:	2000014c 	.word	0x2000014c
 8004fa8:	08007d10 	.word	0x08007d10
 8004fac:	08007e88 	.word	0x08007e88

08004fb0 <queue_high_border_test>:

static void queue_high_border_test(void **state)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af02      	add	r7, sp, #8
 8004fb6:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	73fb      	strb	r3, [r7, #15]

	queue_reg_mem_alloc_cb(&malloc);
 8004fbc:	481d      	ldr	r0, [pc, #116]	; (8005034 <queue_high_border_test+0x84>)
 8004fbe:	f7ff f961 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 8004fc2:	481d      	ldr	r0, [pc, #116]	; (8005038 <queue_high_border_test+0x88>)
 8004fc4:	f7ff f976 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 8004fc8:	2101      	movs	r1, #1
 8004fca:	2020      	movs	r0, #32
 8004fcc:	f7ff f98a 	bl	80042e4 <queue_create>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	4b1a      	ldr	r3, [pc, #104]	; (800503c <queue_high_border_test+0x8c>)
 8004fd4:	601a      	str	r2, [r3, #0]

	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	73bb      	strb	r3, [r7, #14]
 8004fda:	e00b      	b.n	8004ff4 <queue_high_border_test+0x44>
	{
		queue_enqueue(queue, &i);
 8004fdc:	4b17      	ldr	r3, [pc, #92]	; (800503c <queue_high_border_test+0x8c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f107 020e 	add.w	r2, r7, #14
 8004fe4:	4611      	mov	r1, r2
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7ff fa84 	bl	80044f4 <queue_enqueue>
	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 8004fec:	7bbb      	ldrb	r3, [r7, #14]
 8004fee:	3301      	adds	r3, #1
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	73bb      	strb	r3, [r7, #14]
 8004ff4:	7bbb      	ldrb	r3, [r7, #14]
 8004ff6:	2b1f      	cmp	r3, #31
 8004ff8:	d9f0      	bls.n	8004fdc <queue_high_border_test+0x2c>
	}

	assert_false(queue_enqueue(queue, &data));
 8004ffa:	4b10      	ldr	r3, [pc, #64]	; (800503c <queue_high_border_test+0x8c>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f107 020f 	add.w	r2, r7, #15
 8005002:	4611      	mov	r1, r2
 8005004:	4618      	mov	r0, r3
 8005006:	f7ff fa75 	bl	80044f4 <queue_enqueue>
 800500a:	4603      	mov	r3, r0
 800500c:	f083 0301 	eor.w	r3, r3, #1
 8005010:	b2db      	uxtb	r3, r3
 8005012:	b2d8      	uxtb	r0, r3
 8005014:	f04f 0100 	mov.w	r1, #0
 8005018:	f44f 7389 	mov.w	r3, #274	; 0x112
 800501c:	9300      	str	r3, [sp, #0]
 800501e:	4b08      	ldr	r3, [pc, #32]	; (8005040 <queue_high_border_test+0x90>)
 8005020:	4a08      	ldr	r2, [pc, #32]	; (8005044 <queue_high_border_test+0x94>)
 8005022:	f7fb fe61 	bl	8000ce8 <_assert_true>
	queue_delete(&queue);
 8005026:	4805      	ldr	r0, [pc, #20]	; (800503c <queue_high_border_test+0x8c>)
 8005028:	f7ff f9b6 	bl	8004398 <queue_delete>
}
 800502c:	bf00      	nop
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	0800699d 	.word	0x0800699d
 8005038:	080069ad 	.word	0x080069ad
 800503c:	2000014c 	.word	0x2000014c
 8005040:	08007d10 	.word	0x08007d10
 8005044:	08007e08 	.word	0x08007e08

08005048 <queue_empty_test>:


static void queue_empty_test(void **state)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af02      	add	r7, sp, #8
 800504e:	6078      	str	r0, [r7, #4]
	queue_reg_mem_alloc_cb(&malloc);
 8005050:	4811      	ldr	r0, [pc, #68]	; (8005098 <queue_empty_test+0x50>)
 8005052:	f7ff f917 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 8005056:	4811      	ldr	r0, [pc, #68]	; (800509c <queue_empty_test+0x54>)
 8005058:	f7ff f92c 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 800505c:	2101      	movs	r1, #1
 800505e:	2020      	movs	r0, #32
 8005060:	f7ff f940 	bl	80042e4 <queue_create>
 8005064:	4602      	mov	r2, r0
 8005066:	4b0e      	ldr	r3, [pc, #56]	; (80050a0 <queue_empty_test+0x58>)
 8005068:	601a      	str	r2, [r3, #0]
	assert_true(queue_is_empty(queue));
 800506a:	4b0d      	ldr	r3, [pc, #52]	; (80050a0 <queue_empty_test+0x58>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4618      	mov	r0, r3
 8005070:	f7ff f9b8 	bl	80043e4 <queue_is_empty>
 8005074:	4603      	mov	r3, r0
 8005076:	b2d8      	uxtb	r0, r3
 8005078:	f04f 0100 	mov.w	r1, #0
 800507c:	f44f 738e 	mov.w	r3, #284	; 0x11c
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	4b08      	ldr	r3, [pc, #32]	; (80050a4 <queue_empty_test+0x5c>)
 8005084:	4a08      	ldr	r2, [pc, #32]	; (80050a8 <queue_empty_test+0x60>)
 8005086:	f7fb fe2f 	bl	8000ce8 <_assert_true>
	queue_delete(&queue);
 800508a:	4805      	ldr	r0, [pc, #20]	; (80050a0 <queue_empty_test+0x58>)
 800508c:	f7ff f984 	bl	8004398 <queue_delete>
}
 8005090:	bf00      	nop
 8005092:	3708      	adds	r7, #8
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	0800699d 	.word	0x0800699d
 800509c:	080069ad 	.word	0x080069ad
 80050a0:	2000014c 	.word	0x2000014c
 80050a4:	08007d10 	.word	0x08007d10
 80050a8:	08007ea8 	.word	0x08007ea8

080050ac <queue_full_test>:

static void queue_full_test(void **state)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	6078      	str	r0, [r7, #4]
	queue_reg_mem_alloc_cb(&malloc);
 80050b4:	481a      	ldr	r0, [pc, #104]	; (8005120 <queue_full_test+0x74>)
 80050b6:	f7ff f8e5 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 80050ba:	481a      	ldr	r0, [pc, #104]	; (8005124 <queue_full_test+0x78>)
 80050bc:	f7ff f8fa 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 80050c0:	2101      	movs	r1, #1
 80050c2:	2020      	movs	r0, #32
 80050c4:	f7ff f90e 	bl	80042e4 <queue_create>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4b17      	ldr	r3, [pc, #92]	; (8005128 <queue_full_test+0x7c>)
 80050cc:	601a      	str	r2, [r3, #0]

	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 80050ce:	2300      	movs	r3, #0
 80050d0:	73fb      	strb	r3, [r7, #15]
 80050d2:	e00b      	b.n	80050ec <queue_full_test+0x40>
	{
		queue_enqueue(queue, &i);
 80050d4:	4b14      	ldr	r3, [pc, #80]	; (8005128 <queue_full_test+0x7c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f107 020f 	add.w	r2, r7, #15
 80050dc:	4611      	mov	r1, r2
 80050de:	4618      	mov	r0, r3
 80050e0:	f7ff fa08 	bl	80044f4 <queue_enqueue>
	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 80050e4:	7bfb      	ldrb	r3, [r7, #15]
 80050e6:	3301      	adds	r3, #1
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	73fb      	strb	r3, [r7, #15]
 80050ec:	7bfb      	ldrb	r3, [r7, #15]
 80050ee:	2b1f      	cmp	r3, #31
 80050f0:	d9f0      	bls.n	80050d4 <queue_full_test+0x28>
	}

	assert_true(queue_is_full(queue));
 80050f2:	4b0d      	ldr	r3, [pc, #52]	; (8005128 <queue_full_test+0x7c>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7ff f996 	bl	8004428 <queue_is_full>
 80050fc:	4603      	mov	r3, r0
 80050fe:	b2d8      	uxtb	r0, r3
 8005100:	f04f 0100 	mov.w	r1, #0
 8005104:	f240 132b 	movw	r3, #299	; 0x12b
 8005108:	9300      	str	r3, [sp, #0]
 800510a:	4b08      	ldr	r3, [pc, #32]	; (800512c <queue_full_test+0x80>)
 800510c:	4a08      	ldr	r2, [pc, #32]	; (8005130 <queue_full_test+0x84>)
 800510e:	f7fb fdeb 	bl	8000ce8 <_assert_true>
	queue_delete(&queue);
 8005112:	4805      	ldr	r0, [pc, #20]	; (8005128 <queue_full_test+0x7c>)
 8005114:	f7ff f940 	bl	8004398 <queue_delete>
}
 8005118:	bf00      	nop
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	0800699d 	.word	0x0800699d
 8005124:	080069ad 	.word	0x080069ad
 8005128:	2000014c 	.word	0x2000014c
 800512c:	08007d10 	.word	0x08007d10
 8005130:	08007ec0 	.word	0x08007ec0

08005134 <queue_size_test>:


static void queue_size_test(void **state)
{
 8005134:	b590      	push	{r4, r7, lr}
 8005136:	b087      	sub	sp, #28
 8005138:	af02      	add	r7, sp, #8
 800513a:	6078      	str	r0, [r7, #4]
	size_t size = 0;
 800513c:	2300      	movs	r3, #0
 800513e:	60fb      	str	r3, [r7, #12]

	queue_reg_mem_alloc_cb(&malloc);
 8005140:	481e      	ldr	r0, [pc, #120]	; (80051bc <queue_size_test+0x88>)
 8005142:	f7ff f89f 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 8005146:	481e      	ldr	r0, [pc, #120]	; (80051c0 <queue_size_test+0x8c>)
 8005148:	f7ff f8b4 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 800514c:	2101      	movs	r1, #1
 800514e:	2020      	movs	r0, #32
 8005150:	f7ff f8c8 	bl	80042e4 <queue_create>
 8005154:	4602      	mov	r2, r0
 8005156:	4b1b      	ldr	r3, [pc, #108]	; (80051c4 <queue_size_test+0x90>)
 8005158:	601a      	str	r2, [r3, #0]

	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 800515a:	2300      	movs	r3, #0
 800515c:	72fb      	strb	r3, [r7, #11]
 800515e:	e022      	b.n	80051a6 <queue_size_test+0x72>
	{
		size = queue_size(queue);
 8005160:	4b18      	ldr	r3, [pc, #96]	; (80051c4 <queue_size_test+0x90>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4618      	mov	r0, r3
 8005166:	f7ff f983 	bl	8004470 <queue_size>
 800516a:	60f8      	str	r0, [r7, #12]
		assert_int_equal(size, i);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	4618      	mov	r0, r3
 8005170:	f04f 0100 	mov.w	r1, #0
 8005174:	7afb      	ldrb	r3, [r7, #11]
 8005176:	b2db      	uxtb	r3, r3
 8005178:	f04f 0400 	mov.w	r4, #0
 800517c:	f240 123b 	movw	r2, #315	; 0x13b
 8005180:	9201      	str	r2, [sp, #4]
 8005182:	4a11      	ldr	r2, [pc, #68]	; (80051c8 <queue_size_test+0x94>)
 8005184:	9200      	str	r2, [sp, #0]
 8005186:	461a      	mov	r2, r3
 8005188:	4623      	mov	r3, r4
 800518a:	f7fb fdc7 	bl	8000d1c <_assert_int_equal>
		queue_enqueue(queue, &i);
 800518e:	4b0d      	ldr	r3, [pc, #52]	; (80051c4 <queue_size_test+0x90>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f107 020b 	add.w	r2, r7, #11
 8005196:	4611      	mov	r1, r2
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff f9ab 	bl	80044f4 <queue_enqueue>
	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 800519e:	7afb      	ldrb	r3, [r7, #11]
 80051a0:	3301      	adds	r3, #1
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	72fb      	strb	r3, [r7, #11]
 80051a6:	7afb      	ldrb	r3, [r7, #11]
 80051a8:	2b1f      	cmp	r3, #31
 80051aa:	d9d9      	bls.n	8005160 <queue_size_test+0x2c>
	}

	queue_delete(&queue);
 80051ac:	4805      	ldr	r0, [pc, #20]	; (80051c4 <queue_size_test+0x90>)
 80051ae:	f7ff f8f3 	bl	8004398 <queue_delete>
}
 80051b2:	bf00      	nop
 80051b4:	3714      	adds	r7, #20
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd90      	pop	{r4, r7, pc}
 80051ba:	bf00      	nop
 80051bc:	0800699d 	.word	0x0800699d
 80051c0:	080069ad 	.word	0x080069ad
 80051c4:	2000014c 	.word	0x2000014c
 80051c8:	08007d10 	.word	0x08007d10

080051cc <queue_size_uint16_test>:


static void queue_size_uint16_test(void **state)
{
 80051cc:	b590      	push	{r4, r7, lr}
 80051ce:	b089      	sub	sp, #36	; 0x24
 80051d0:	af02      	add	r7, sp, #8
 80051d2:	6078      	str	r0, [r7, #4]
	size_t size = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	617b      	str	r3, [r7, #20]
	size_t cap = 0;
 80051d8:	2300      	movs	r3, #0
 80051da:	613b      	str	r3, [r7, #16]

	queue_reg_mem_alloc_cb(&malloc);
 80051dc:	4822      	ldr	r0, [pc, #136]	; (8005268 <queue_size_uint16_test+0x9c>)
 80051de:	f7ff f851 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 80051e2:	4822      	ldr	r0, [pc, #136]	; (800526c <queue_size_uint16_test+0xa0>)
 80051e4:	f7ff f866 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint16_t));
 80051e8:	2102      	movs	r1, #2
 80051ea:	2020      	movs	r0, #32
 80051ec:	f7ff f87a 	bl	80042e4 <queue_create>
 80051f0:	4602      	mov	r2, r0
 80051f2:	4b1f      	ldr	r3, [pc, #124]	; (8005270 <queue_size_uint16_test+0xa4>)
 80051f4:	601a      	str	r2, [r3, #0]
	cap = queue_free_space(queue);
 80051f6:	4b1e      	ldr	r3, [pc, #120]	; (8005270 <queue_size_uint16_test+0xa4>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4618      	mov	r0, r3
 80051fc:	f7ff f958 	bl	80044b0 <queue_free_space>
 8005200:	6138      	str	r0, [r7, #16]

	for(uint16_t i = 0; i < cap; i++)
 8005202:	2300      	movs	r3, #0
 8005204:	81fb      	strh	r3, [r7, #14]
 8005206:	e022      	b.n	800524e <queue_size_uint16_test+0x82>
	{
		size = queue_size(queue);
 8005208:	4b19      	ldr	r3, [pc, #100]	; (8005270 <queue_size_uint16_test+0xa4>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4618      	mov	r0, r3
 800520e:	f7ff f92f 	bl	8004470 <queue_size>
 8005212:	6178      	str	r0, [r7, #20]
		assert_int_equal(size, i);
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	4618      	mov	r0, r3
 8005218:	f04f 0100 	mov.w	r1, #0
 800521c:	89fb      	ldrh	r3, [r7, #14]
 800521e:	b29b      	uxth	r3, r3
 8005220:	f04f 0400 	mov.w	r4, #0
 8005224:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8005228:	9201      	str	r2, [sp, #4]
 800522a:	4a12      	ldr	r2, [pc, #72]	; (8005274 <queue_size_uint16_test+0xa8>)
 800522c:	9200      	str	r2, [sp, #0]
 800522e:	461a      	mov	r2, r3
 8005230:	4623      	mov	r3, r4
 8005232:	f7fb fd73 	bl	8000d1c <_assert_int_equal>
		queue_enqueue(queue, &i);
 8005236:	4b0e      	ldr	r3, [pc, #56]	; (8005270 <queue_size_uint16_test+0xa4>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f107 020e 	add.w	r2, r7, #14
 800523e:	4611      	mov	r1, r2
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff f957 	bl	80044f4 <queue_enqueue>
	for(uint16_t i = 0; i < cap; i++)
 8005246:	89fb      	ldrh	r3, [r7, #14]
 8005248:	3301      	adds	r3, #1
 800524a:	b29b      	uxth	r3, r3
 800524c:	81fb      	strh	r3, [r7, #14]
 800524e:	89fb      	ldrh	r3, [r7, #14]
 8005250:	461a      	mov	r2, r3
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4293      	cmp	r3, r2
 8005256:	d8d7      	bhi.n	8005208 <queue_size_uint16_test+0x3c>
	}

	queue_delete(&queue);
 8005258:	4805      	ldr	r0, [pc, #20]	; (8005270 <queue_size_uint16_test+0xa4>)
 800525a:	f7ff f89d 	bl	8004398 <queue_delete>
}
 800525e:	bf00      	nop
 8005260:	371c      	adds	r7, #28
 8005262:	46bd      	mov	sp, r7
 8005264:	bd90      	pop	{r4, r7, pc}
 8005266:	bf00      	nop
 8005268:	0800699d 	.word	0x0800699d
 800526c:	080069ad 	.word	0x080069ad
 8005270:	2000014c 	.word	0x2000014c
 8005274:	08007d10 	.word	0x08007d10

08005278 <queue_free_space_test>:


static void queue_free_space_test(void **state)
{
 8005278:	b590      	push	{r4, r7, lr}
 800527a:	b089      	sub	sp, #36	; 0x24
 800527c:	af02      	add	r7, sp, #8
 800527e:	6078      	str	r0, [r7, #4]
	size_t size = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	613b      	str	r3, [r7, #16]
	size_t fspace = QUEUE_SIZE;
 8005284:	2320      	movs	r3, #32
 8005286:	617b      	str	r3, [r7, #20]

	queue_reg_mem_alloc_cb(&malloc);
 8005288:	481f      	ldr	r0, [pc, #124]	; (8005308 <queue_free_space_test+0x90>)
 800528a:	f7fe fffb 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 800528e:	481f      	ldr	r0, [pc, #124]	; (800530c <queue_free_space_test+0x94>)
 8005290:	f7ff f810 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 8005294:	2101      	movs	r1, #1
 8005296:	2020      	movs	r0, #32
 8005298:	f7ff f824 	bl	80042e4 <queue_create>
 800529c:	4602      	mov	r2, r0
 800529e:	4b1c      	ldr	r3, [pc, #112]	; (8005310 <queue_free_space_test+0x98>)
 80052a0:	601a      	str	r2, [r3, #0]

	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 80052a2:	2300      	movs	r3, #0
 80052a4:	73fb      	strb	r3, [r7, #15]
 80052a6:	e024      	b.n	80052f2 <queue_free_space_test+0x7a>
	{
		size = queue_free_space(queue);
 80052a8:	4b19      	ldr	r3, [pc, #100]	; (8005310 <queue_free_space_test+0x98>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7ff f8ff 	bl	80044b0 <queue_free_space>
 80052b2:	6138      	str	r0, [r7, #16]
		assert_int_equal(size, fspace);
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f04f 0100 	mov.w	r1, #0
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	f04f 0400 	mov.w	r4, #0
 80052c2:	f44f 72b2 	mov.w	r2, #356	; 0x164
 80052c6:	9201      	str	r2, [sp, #4]
 80052c8:	4a12      	ldr	r2, [pc, #72]	; (8005314 <queue_free_space_test+0x9c>)
 80052ca:	9200      	str	r2, [sp, #0]
 80052cc:	461a      	mov	r2, r3
 80052ce:	4623      	mov	r3, r4
 80052d0:	f7fb fd24 	bl	8000d1c <_assert_int_equal>
		queue_enqueue(queue, &i);
 80052d4:	4b0e      	ldr	r3, [pc, #56]	; (8005310 <queue_free_space_test+0x98>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f107 020f 	add.w	r2, r7, #15
 80052dc:	4611      	mov	r1, r2
 80052de:	4618      	mov	r0, r3
 80052e0:	f7ff f908 	bl	80044f4 <queue_enqueue>
		fspace--;
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	3b01      	subs	r3, #1
 80052e8:	617b      	str	r3, [r7, #20]
	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 80052ea:	7bfb      	ldrb	r3, [r7, #15]
 80052ec:	3301      	adds	r3, #1
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	73fb      	strb	r3, [r7, #15]
 80052f2:	7bfb      	ldrb	r3, [r7, #15]
 80052f4:	2b1f      	cmp	r3, #31
 80052f6:	d9d7      	bls.n	80052a8 <queue_free_space_test+0x30>
	}

	queue_delete(&queue);
 80052f8:	4805      	ldr	r0, [pc, #20]	; (8005310 <queue_free_space_test+0x98>)
 80052fa:	f7ff f84d 	bl	8004398 <queue_delete>
}
 80052fe:	bf00      	nop
 8005300:	371c      	adds	r7, #28
 8005302:	46bd      	mov	sp, r7
 8005304:	bd90      	pop	{r4, r7, pc}
 8005306:	bf00      	nop
 8005308:	0800699d 	.word	0x0800699d
 800530c:	080069ad 	.word	0x080069ad
 8005310:	2000014c 	.word	0x2000014c
 8005314:	08007d10 	.word	0x08007d10

08005318 <queue_peek_test>:



static void queue_peek_test(void **state)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b090      	sub	sp, #64	; 0x40
 800531c:	af02      	add	r7, sp, #8
 800531e:	6078      	str	r0, [r7, #4]
	size_t size = 0;
 8005320:	2300      	movs	r3, #0
 8005322:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t tmpData = 0;
 8005324:	2300      	movs	r3, #0
 8005326:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t data[QUEUE_SIZE];

	queue_reg_mem_alloc_cb(&malloc);
 800532a:	4852      	ldr	r0, [pc, #328]	; (8005474 <queue_peek_test+0x15c>)
 800532c:	f7fe ffaa 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 8005330:	4851      	ldr	r0, [pc, #324]	; (8005478 <queue_peek_test+0x160>)
 8005332:	f7fe ffbf 	bl	80042b4 <queue_reg_mem_free_cb>

	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 8005336:	2101      	movs	r1, #1
 8005338:	2020      	movs	r0, #32
 800533a:	f7fe ffd3 	bl	80042e4 <queue_create>
 800533e:	4602      	mov	r2, r0
 8005340:	4b4e      	ldr	r3, [pc, #312]	; (800547c <queue_peek_test+0x164>)
 8005342:	601a      	str	r2, [r3, #0]
	assert_int_not_equal(queue, NULL);
 8005344:	4b4d      	ldr	r3, [pc, #308]	; (800547c <queue_peek_test+0x164>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4618      	mov	r0, r3
 800534a:	f04f 0100 	mov.w	r1, #0
 800534e:	f44f 73bc 	mov.w	r3, #376	; 0x178
 8005352:	9301      	str	r3, [sp, #4]
 8005354:	4b4a      	ldr	r3, [pc, #296]	; (8005480 <queue_peek_test+0x168>)
 8005356:	9300      	str	r3, [sp, #0]
 8005358:	f04f 0200 	mov.w	r2, #0
 800535c:	f04f 0300 	mov.w	r3, #0
 8005360:	f7fb fcf4 	bl	8000d4c <_assert_int_not_equal>

	size = queue_free_space(queue);
 8005364:	4b45      	ldr	r3, [pc, #276]	; (800547c <queue_peek_test+0x164>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4618      	mov	r0, r3
 800536a:	f7ff f8a1 	bl	80044b0 <queue_free_space>
 800536e:	62f8      	str	r0, [r7, #44]	; 0x2c

	for(size_t i = 0; i < size; i++) {
 8005370:	2300      	movs	r3, #0
 8005372:	637b      	str	r3, [r7, #52]	; 0x34
 8005374:	e00a      	b.n	800538c <queue_peek_test+0x74>
		data[i] = i;
 8005376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005378:	b2d9      	uxtb	r1, r3
 800537a:	f107 0208 	add.w	r2, r7, #8
 800537e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005380:	4413      	add	r3, r2
 8005382:	460a      	mov	r2, r1
 8005384:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < size; i++) {
 8005386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005388:	3301      	adds	r3, #1
 800538a:	637b      	str	r3, [r7, #52]	; 0x34
 800538c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800538e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005390:	429a      	cmp	r2, r3
 8005392:	d3f0      	bcc.n	8005376 <queue_peek_test+0x5e>
	}

	for(size_t i = 0; i < size; i++) {
 8005394:	2300      	movs	r3, #0
 8005396:	633b      	str	r3, [r7, #48]	; 0x30
 8005398:	e016      	b.n	80053c8 <queue_peek_test+0xb0>
		assert_true(queue_enqueue(queue, &data[i]));
 800539a:	4b38      	ldr	r3, [pc, #224]	; (800547c <queue_peek_test+0x164>)
 800539c:	6818      	ldr	r0, [r3, #0]
 800539e:	f107 0208 	add.w	r2, r7, #8
 80053a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a4:	4413      	add	r3, r2
 80053a6:	4619      	mov	r1, r3
 80053a8:	f7ff f8a4 	bl	80044f4 <queue_enqueue>
 80053ac:	4603      	mov	r3, r0
 80053ae:	b2d8      	uxtb	r0, r3
 80053b0:	f04f 0100 	mov.w	r1, #0
 80053b4:	f240 1381 	movw	r3, #385	; 0x181
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	4b31      	ldr	r3, [pc, #196]	; (8005480 <queue_peek_test+0x168>)
 80053bc:	4a31      	ldr	r2, [pc, #196]	; (8005484 <queue_peek_test+0x16c>)
 80053be:	f7fb fc93 	bl	8000ce8 <_assert_true>
	for(size_t i = 0; i < size; i++) {
 80053c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c4:	3301      	adds	r3, #1
 80053c6:	633b      	str	r3, [r7, #48]	; 0x30
 80053c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d3e4      	bcc.n	800539a <queue_peek_test+0x82>
	}

	assert_true(queue_peek(queue, &tmpData));
 80053d0:	4b2a      	ldr	r3, [pc, #168]	; (800547c <queue_peek_test+0x164>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f107 022b 	add.w	r2, r7, #43	; 0x2b
 80053d8:	4611      	mov	r1, r2
 80053da:	4618      	mov	r0, r3
 80053dc:	f7ff f942 	bl	8004664 <queue_peek>
 80053e0:	4603      	mov	r3, r0
 80053e2:	b2d8      	uxtb	r0, r3
 80053e4:	f04f 0100 	mov.w	r1, #0
 80053e8:	f44f 73c2 	mov.w	r3, #388	; 0x184
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	4b24      	ldr	r3, [pc, #144]	; (8005480 <queue_peek_test+0x168>)
 80053f0:	4a25      	ldr	r2, [pc, #148]	; (8005488 <queue_peek_test+0x170>)
 80053f2:	f7fb fc79 	bl	8000ce8 <_assert_true>
	assert_int_equal(queue_size(queue), QUEUE_SIZE);
 80053f6:	4b21      	ldr	r3, [pc, #132]	; (800547c <queue_peek_test+0x164>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4618      	mov	r0, r3
 80053fc:	f7ff f838 	bl	8004470 <queue_size>
 8005400:	4603      	mov	r3, r0
 8005402:	4618      	mov	r0, r3
 8005404:	f04f 0100 	mov.w	r1, #0
 8005408:	f240 1385 	movw	r3, #389	; 0x185
 800540c:	9301      	str	r3, [sp, #4]
 800540e:	4b1c      	ldr	r3, [pc, #112]	; (8005480 <queue_peek_test+0x168>)
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	f04f 0220 	mov.w	r2, #32
 8005416:	f04f 0300 	mov.w	r3, #0
 800541a:	f7fb fc7f 	bl	8000d1c <_assert_int_equal>

	assert_true(queue_peek(queue, &tmpData));
 800541e:	4b17      	ldr	r3, [pc, #92]	; (800547c <queue_peek_test+0x164>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f107 022b 	add.w	r2, r7, #43	; 0x2b
 8005426:	4611      	mov	r1, r2
 8005428:	4618      	mov	r0, r3
 800542a:	f7ff f91b 	bl	8004664 <queue_peek>
 800542e:	4603      	mov	r3, r0
 8005430:	b2d8      	uxtb	r0, r3
 8005432:	f04f 0100 	mov.w	r1, #0
 8005436:	f240 1387 	movw	r3, #391	; 0x187
 800543a:	9300      	str	r3, [sp, #0]
 800543c:	4b10      	ldr	r3, [pc, #64]	; (8005480 <queue_peek_test+0x168>)
 800543e:	4a12      	ldr	r2, [pc, #72]	; (8005488 <queue_peek_test+0x170>)
 8005440:	f7fb fc52 	bl	8000ce8 <_assert_true>
	assert_int_equal(queue_size(queue), QUEUE_SIZE);
 8005444:	4b0d      	ldr	r3, [pc, #52]	; (800547c <queue_peek_test+0x164>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4618      	mov	r0, r3
 800544a:	f7ff f811 	bl	8004470 <queue_size>
 800544e:	4603      	mov	r3, r0
 8005450:	4618      	mov	r0, r3
 8005452:	f04f 0100 	mov.w	r1, #0
 8005456:	f44f 73c4 	mov.w	r3, #392	; 0x188
 800545a:	9301      	str	r3, [sp, #4]
 800545c:	4b08      	ldr	r3, [pc, #32]	; (8005480 <queue_peek_test+0x168>)
 800545e:	9300      	str	r3, [sp, #0]
 8005460:	f04f 0220 	mov.w	r2, #32
 8005464:	f04f 0300 	mov.w	r3, #0
 8005468:	f7fb fc58 	bl	8000d1c <_assert_int_equal>
}
 800546c:	bf00      	nop
 800546e:	3738      	adds	r7, #56	; 0x38
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}
 8005474:	0800699d 	.word	0x0800699d
 8005478:	080069ad 	.word	0x080069ad
 800547c:	2000014c 	.word	0x2000014c
 8005480:	08007d10 	.word	0x08007d10
 8005484:	08007ed8 	.word	0x08007ed8
 8005488:	08007ef8 	.word	0x08007ef8

0800548c <queue_uint8_find_test>:


static void queue_uint8_find_test(void **state)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b086      	sub	sp, #24
 8005490:	af02      	add	r7, sp, #8
 8005492:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 8005494:	2300      	movs	r3, #0
 8005496:	73fb      	strb	r3, [r7, #15]

	queue_reg_mem_alloc_cb(&malloc);
 8005498:	4826      	ldr	r0, [pc, #152]	; (8005534 <queue_uint8_find_test+0xa8>)
 800549a:	f7fe fef3 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 800549e:	4826      	ldr	r0, [pc, #152]	; (8005538 <queue_uint8_find_test+0xac>)
 80054a0:	f7fe ff08 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 80054a4:	2101      	movs	r1, #1
 80054a6:	2020      	movs	r0, #32
 80054a8:	f7fe ff1c 	bl	80042e4 <queue_create>
 80054ac:	4602      	mov	r2, r0
 80054ae:	4b23      	ldr	r3, [pc, #140]	; (800553c <queue_uint8_find_test+0xb0>)
 80054b0:	601a      	str	r2, [r3, #0]

	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 80054b2:	2300      	movs	r3, #0
 80054b4:	73bb      	strb	r3, [r7, #14]
 80054b6:	e00b      	b.n	80054d0 <queue_uint8_find_test+0x44>
	{
		queue_enqueue(queue, &i);
 80054b8:	4b20      	ldr	r3, [pc, #128]	; (800553c <queue_uint8_find_test+0xb0>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f107 020e 	add.w	r2, r7, #14
 80054c0:	4611      	mov	r1, r2
 80054c2:	4618      	mov	r0, r3
 80054c4:	f7ff f816 	bl	80044f4 <queue_enqueue>
	for(uint8_t i = 0; i < QUEUE_SIZE; i++)
 80054c8:	7bbb      	ldrb	r3, [r7, #14]
 80054ca:	3301      	adds	r3, #1
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	73bb      	strb	r3, [r7, #14]
 80054d0:	7bbb      	ldrb	r3, [r7, #14]
 80054d2:	2b1f      	cmp	r3, #31
 80054d4:	d9f0      	bls.n	80054b8 <queue_uint8_find_test+0x2c>
	}

	assert_true(queue_find(queue, &data, compare_uint8));
 80054d6:	4b19      	ldr	r3, [pc, #100]	; (800553c <queue_uint8_find_test+0xb0>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f107 010f 	add.w	r1, r7, #15
 80054de:	4a18      	ldr	r2, [pc, #96]	; (8005540 <queue_uint8_find_test+0xb4>)
 80054e0:	4618      	mov	r0, r3
 80054e2:	f7ff f901 	bl	80046e8 <queue_find>
 80054e6:	4603      	mov	r3, r0
 80054e8:	b2d8      	uxtb	r0, r3
 80054ea:	f04f 0100 	mov.w	r1, #0
 80054ee:	f240 1399 	movw	r3, #409	; 0x199
 80054f2:	9300      	str	r3, [sp, #0]
 80054f4:	4b13      	ldr	r3, [pc, #76]	; (8005544 <queue_uint8_find_test+0xb8>)
 80054f6:	4a14      	ldr	r2, [pc, #80]	; (8005548 <queue_uint8_find_test+0xbc>)
 80054f8:	f7fb fbf6 	bl	8000ce8 <_assert_true>

	data = QUEUE_SIZE - 1;
 80054fc:	231f      	movs	r3, #31
 80054fe:	73fb      	strb	r3, [r7, #15]
	assert_true(queue_find(queue, &data, compare_uint8));
 8005500:	4b0e      	ldr	r3, [pc, #56]	; (800553c <queue_uint8_find_test+0xb0>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f107 010f 	add.w	r1, r7, #15
 8005508:	4a0d      	ldr	r2, [pc, #52]	; (8005540 <queue_uint8_find_test+0xb4>)
 800550a:	4618      	mov	r0, r3
 800550c:	f7ff f8ec 	bl	80046e8 <queue_find>
 8005510:	4603      	mov	r3, r0
 8005512:	b2d8      	uxtb	r0, r3
 8005514:	f04f 0100 	mov.w	r1, #0
 8005518:	f44f 73ce 	mov.w	r3, #412	; 0x19c
 800551c:	9300      	str	r3, [sp, #0]
 800551e:	4b09      	ldr	r3, [pc, #36]	; (8005544 <queue_uint8_find_test+0xb8>)
 8005520:	4a09      	ldr	r2, [pc, #36]	; (8005548 <queue_uint8_find_test+0xbc>)
 8005522:	f7fb fbe1 	bl	8000ce8 <_assert_true>

	queue_delete(&queue);
 8005526:	4805      	ldr	r0, [pc, #20]	; (800553c <queue_uint8_find_test+0xb0>)
 8005528:	f7fe ff36 	bl	8004398 <queue_delete>
}
 800552c:	bf00      	nop
 800552e:	3710      	adds	r7, #16
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	0800699d 	.word	0x0800699d
 8005538:	080069ad 	.word	0x080069ad
 800553c:	2000014c 	.word	0x2000014c
 8005540:	080047e1 	.word	0x080047e1
 8005544:	08007d10 	.word	0x08007d10
 8005548:	08007f14 	.word	0x08007f14

0800554c <queue_uint16_find_test>:

static void queue_uint16_find_test(void **state)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b088      	sub	sp, #32
 8005550:	af02      	add	r7, sp, #8
 8005552:	6078      	str	r0, [r7, #4]
	uint16_t data = 0;
 8005554:	2300      	movs	r3, #0
 8005556:	81fb      	strh	r3, [r7, #14]
	size_t size = 0;
 8005558:	2300      	movs	r3, #0
 800555a:	617b      	str	r3, [r7, #20]
	size_t fsize = 0;
 800555c:	2300      	movs	r3, #0
 800555e:	613b      	str	r3, [r7, #16]

	queue_reg_mem_alloc_cb(&malloc);
 8005560:	482f      	ldr	r0, [pc, #188]	; (8005620 <queue_uint16_find_test+0xd4>)
 8005562:	f7fe fe8f 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 8005566:	482f      	ldr	r0, [pc, #188]	; (8005624 <queue_uint16_find_test+0xd8>)
 8005568:	f7fe fea4 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint16_t));
 800556c:	2102      	movs	r1, #2
 800556e:	2020      	movs	r0, #32
 8005570:	f7fe feb8 	bl	80042e4 <queue_create>
 8005574:	4602      	mov	r2, r0
 8005576:	4b2c      	ldr	r3, [pc, #176]	; (8005628 <queue_uint16_find_test+0xdc>)
 8005578:	601a      	str	r2, [r3, #0]

	fsize = queue_free_space(queue);
 800557a:	4b2b      	ldr	r3, [pc, #172]	; (8005628 <queue_uint16_find_test+0xdc>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4618      	mov	r0, r3
 8005580:	f7fe ff96 	bl	80044b0 <queue_free_space>
 8005584:	6138      	str	r0, [r7, #16]

	for(uint16_t i = 0; i < fsize; i++)
 8005586:	2300      	movs	r3, #0
 8005588:	81bb      	strh	r3, [r7, #12]
 800558a:	e00b      	b.n	80055a4 <queue_uint16_find_test+0x58>
	{
		queue_enqueue(queue, &i);
 800558c:	4b26      	ldr	r3, [pc, #152]	; (8005628 <queue_uint16_find_test+0xdc>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f107 020c 	add.w	r2, r7, #12
 8005594:	4611      	mov	r1, r2
 8005596:	4618      	mov	r0, r3
 8005598:	f7fe ffac 	bl	80044f4 <queue_enqueue>
	for(uint16_t i = 0; i < fsize; i++)
 800559c:	89bb      	ldrh	r3, [r7, #12]
 800559e:	3301      	adds	r3, #1
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	81bb      	strh	r3, [r7, #12]
 80055a4:	89bb      	ldrh	r3, [r7, #12]
 80055a6:	461a      	mov	r2, r3
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d8ee      	bhi.n	800558c <queue_uint16_find_test+0x40>
	}

	size = queue_size(queue);
 80055ae:	4b1e      	ldr	r3, [pc, #120]	; (8005628 <queue_uint16_find_test+0xdc>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7fe ff5c 	bl	8004470 <queue_size>
 80055b8:	6178      	str	r0, [r7, #20]

	assert_true(queue_find(queue, &data, compare_uint16));
 80055ba:	4b1b      	ldr	r3, [pc, #108]	; (8005628 <queue_uint16_find_test+0xdc>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f107 010e 	add.w	r1, r7, #14
 80055c2:	4a1a      	ldr	r2, [pc, #104]	; (800562c <queue_uint16_find_test+0xe0>)
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff f88f 	bl	80046e8 <queue_find>
 80055ca:	4603      	mov	r3, r0
 80055cc:	b2d8      	uxtb	r0, r3
 80055ce:	f04f 0100 	mov.w	r1, #0
 80055d2:	f44f 73da 	mov.w	r3, #436	; 0x1b4
 80055d6:	9300      	str	r3, [sp, #0]
 80055d8:	4b15      	ldr	r3, [pc, #84]	; (8005630 <queue_uint16_find_test+0xe4>)
 80055da:	4a16      	ldr	r2, [pc, #88]	; (8005634 <queue_uint16_find_test+0xe8>)
 80055dc:	f7fb fb84 	bl	8000ce8 <_assert_true>

	data = size - 1;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	81fb      	strh	r3, [r7, #14]
	assert_true(queue_find(queue, &data, compare_uint16));
 80055ea:	4b0f      	ldr	r3, [pc, #60]	; (8005628 <queue_uint16_find_test+0xdc>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f107 010e 	add.w	r1, r7, #14
 80055f2:	4a0e      	ldr	r2, [pc, #56]	; (800562c <queue_uint16_find_test+0xe0>)
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7ff f877 	bl	80046e8 <queue_find>
 80055fa:	4603      	mov	r3, r0
 80055fc:	b2d8      	uxtb	r0, r3
 80055fe:	f04f 0100 	mov.w	r1, #0
 8005602:	f240 13b7 	movw	r3, #439	; 0x1b7
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	4b09      	ldr	r3, [pc, #36]	; (8005630 <queue_uint16_find_test+0xe4>)
 800560a:	4a0a      	ldr	r2, [pc, #40]	; (8005634 <queue_uint16_find_test+0xe8>)
 800560c:	f7fb fb6c 	bl	8000ce8 <_assert_true>

	queue_delete(&queue);
 8005610:	4805      	ldr	r0, [pc, #20]	; (8005628 <queue_uint16_find_test+0xdc>)
 8005612:	f7fe fec1 	bl	8004398 <queue_delete>
}
 8005616:	bf00      	nop
 8005618:	3718      	adds	r7, #24
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	0800699d 	.word	0x0800699d
 8005624:	080069ad 	.word	0x080069ad
 8005628:	2000014c 	.word	0x2000014c
 800562c:	08004811 	.word	0x08004811
 8005630:	08007d10 	.word	0x08007d10
 8005634:	08007f3c 	.word	0x08007f3c

08005638 <queue_uint32_find_test>:

static void queue_uint32_find_test(void **state)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b088      	sub	sp, #32
 800563c:	af02      	add	r7, sp, #8
 800563e:	6078      	str	r0, [r7, #4]
	uint32_t data = 0;
 8005640:	2300      	movs	r3, #0
 8005642:	613b      	str	r3, [r7, #16]
	size_t size = 0;
 8005644:	2300      	movs	r3, #0
 8005646:	617b      	str	r3, [r7, #20]

	queue_reg_mem_alloc_cb(&malloc);
 8005648:	482a      	ldr	r0, [pc, #168]	; (80056f4 <queue_uint32_find_test+0xbc>)
 800564a:	f7fe fe1b 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 800564e:	482a      	ldr	r0, [pc, #168]	; (80056f8 <queue_uint32_find_test+0xc0>)
 8005650:	f7fe fe30 	bl	80042b4 <queue_reg_mem_free_cb>
	queue = queue_create(QUEUE_SIZE, sizeof(uint32_t));
 8005654:	2104      	movs	r1, #4
 8005656:	2020      	movs	r0, #32
 8005658:	f7fe fe44 	bl	80042e4 <queue_create>
 800565c:	4602      	mov	r2, r0
 800565e:	4b27      	ldr	r3, [pc, #156]	; (80056fc <queue_uint32_find_test+0xc4>)
 8005660:	601a      	str	r2, [r3, #0]

	size = queue_free_space(queue);
 8005662:	4b26      	ldr	r3, [pc, #152]	; (80056fc <queue_uint32_find_test+0xc4>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4618      	mov	r0, r3
 8005668:	f7fe ff22 	bl	80044b0 <queue_free_space>
 800566c:	6178      	str	r0, [r7, #20]
	for(uint32_t i = 0; i < size; i++)
 800566e:	2300      	movs	r3, #0
 8005670:	60fb      	str	r3, [r7, #12]
 8005672:	e00a      	b.n	800568a <queue_uint32_find_test+0x52>
	{
		queue_enqueue(queue, &i);
 8005674:	4b21      	ldr	r3, [pc, #132]	; (80056fc <queue_uint32_find_test+0xc4>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f107 020c 	add.w	r2, r7, #12
 800567c:	4611      	mov	r1, r2
 800567e:	4618      	mov	r0, r3
 8005680:	f7fe ff38 	bl	80044f4 <queue_enqueue>
	for(uint32_t i = 0; i < size; i++)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	3301      	adds	r3, #1
 8005688:	60fb      	str	r3, [r7, #12]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	429a      	cmp	r2, r3
 8005690:	d8f0      	bhi.n	8005674 <queue_uint32_find_test+0x3c>
	}

	assert_true(queue_find(queue, &data, compare_uint32));
 8005692:	4b1a      	ldr	r3, [pc, #104]	; (80056fc <queue_uint32_find_test+0xc4>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f107 0110 	add.w	r1, r7, #16
 800569a:	4a19      	ldr	r2, [pc, #100]	; (8005700 <queue_uint32_find_test+0xc8>)
 800569c:	4618      	mov	r0, r3
 800569e:	f7ff f823 	bl	80046e8 <queue_find>
 80056a2:	4603      	mov	r3, r0
 80056a4:	b2d8      	uxtb	r0, r3
 80056a6:	f04f 0100 	mov.w	r1, #0
 80056aa:	f240 13cb 	movw	r3, #459	; 0x1cb
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	4b14      	ldr	r3, [pc, #80]	; (8005704 <queue_uint32_find_test+0xcc>)
 80056b2:	4a15      	ldr	r2, [pc, #84]	; (8005708 <queue_uint32_find_test+0xd0>)
 80056b4:	f7fb fb18 	bl	8000ce8 <_assert_true>

	data = size - 1;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	3b01      	subs	r3, #1
 80056bc:	613b      	str	r3, [r7, #16]
	assert_true(queue_find(queue, &data, compare_uint32));
 80056be:	4b0f      	ldr	r3, [pc, #60]	; (80056fc <queue_uint32_find_test+0xc4>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f107 0110 	add.w	r1, r7, #16
 80056c6:	4a0e      	ldr	r2, [pc, #56]	; (8005700 <queue_uint32_find_test+0xc8>)
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7ff f80d 	bl	80046e8 <queue_find>
 80056ce:	4603      	mov	r3, r0
 80056d0:	b2d8      	uxtb	r0, r3
 80056d2:	f04f 0100 	mov.w	r1, #0
 80056d6:	f44f 73e7 	mov.w	r3, #462	; 0x1ce
 80056da:	9300      	str	r3, [sp, #0]
 80056dc:	4b09      	ldr	r3, [pc, #36]	; (8005704 <queue_uint32_find_test+0xcc>)
 80056de:	4a0a      	ldr	r2, [pc, #40]	; (8005708 <queue_uint32_find_test+0xd0>)
 80056e0:	f7fb fb02 	bl	8000ce8 <_assert_true>

	queue_delete(&queue);
 80056e4:	4805      	ldr	r0, [pc, #20]	; (80056fc <queue_uint32_find_test+0xc4>)
 80056e6:	f7fe fe57 	bl	8004398 <queue_delete>
}
 80056ea:	bf00      	nop
 80056ec:	3718      	adds	r7, #24
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	0800699d 	.word	0x0800699d
 80056f8:	080069ad 	.word	0x080069ad
 80056fc:	2000014c 	.word	0x2000014c
 8005700:	08004841 	.word	0x08004841
 8005704:	08007d10 	.word	0x08007d10
 8005708:	08007f68 	.word	0x08007f68

0800570c <queue_flush_test>:



static void queue_flush_test(void **state)
{
 800570c:	b590      	push	{r4, r7, lr}
 800570e:	b091      	sub	sp, #68	; 0x44
 8005710:	af02      	add	r7, sp, #8
 8005712:	6078      	str	r0, [r7, #4]
	size_t size = 0;
 8005714:	2300      	movs	r3, #0
 8005716:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t tmpData = 0;
 8005718:	2300      	movs	r3, #0
 800571a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t data[QUEUE_SIZE];

	queue_reg_mem_alloc_cb(&malloc);
 800571e:	484d      	ldr	r0, [pc, #308]	; (8005854 <queue_flush_test+0x148>)
 8005720:	f7fe fdb0 	bl	8004284 <queue_reg_mem_alloc_cb>
	queue_reg_mem_free_cb(&free);
 8005724:	484c      	ldr	r0, [pc, #304]	; (8005858 <queue_flush_test+0x14c>)
 8005726:	f7fe fdc5 	bl	80042b4 <queue_reg_mem_free_cb>

	queue = queue_create(QUEUE_SIZE, sizeof(uint8_t));
 800572a:	2101      	movs	r1, #1
 800572c:	2020      	movs	r0, #32
 800572e:	f7fe fdd9 	bl	80042e4 <queue_create>
 8005732:	4602      	mov	r2, r0
 8005734:	4b49      	ldr	r3, [pc, #292]	; (800585c <queue_flush_test+0x150>)
 8005736:	601a      	str	r2, [r3, #0]
	assert_int_not_equal(queue, NULL);
 8005738:	4b48      	ldr	r3, [pc, #288]	; (800585c <queue_flush_test+0x150>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4618      	mov	r0, r3
 800573e:	f04f 0100 	mov.w	r1, #0
 8005742:	f240 13df 	movw	r3, #479	; 0x1df
 8005746:	9301      	str	r3, [sp, #4]
 8005748:	4b45      	ldr	r3, [pc, #276]	; (8005860 <queue_flush_test+0x154>)
 800574a:	9300      	str	r3, [sp, #0]
 800574c:	f04f 0200 	mov.w	r2, #0
 8005750:	f04f 0300 	mov.w	r3, #0
 8005754:	f7fb fafa 	bl	8000d4c <_assert_int_not_equal>

	size = queue_free_space(queue);
 8005758:	4b40      	ldr	r3, [pc, #256]	; (800585c <queue_flush_test+0x150>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4618      	mov	r0, r3
 800575e:	f7fe fea7 	bl	80044b0 <queue_free_space>
 8005762:	62f8      	str	r0, [r7, #44]	; 0x2c

	for(size_t i = 0; i < size; i++) {
 8005764:	2300      	movs	r3, #0
 8005766:	637b      	str	r3, [r7, #52]	; 0x34
 8005768:	e00a      	b.n	8005780 <queue_flush_test+0x74>
		data[i] = i;
 800576a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800576c:	b2d9      	uxtb	r1, r3
 800576e:	f107 0208 	add.w	r2, r7, #8
 8005772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005774:	4413      	add	r3, r2
 8005776:	460a      	mov	r2, r1
 8005778:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < size; i++) {
 800577a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800577c:	3301      	adds	r3, #1
 800577e:	637b      	str	r3, [r7, #52]	; 0x34
 8005780:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005784:	429a      	cmp	r2, r3
 8005786:	d3f0      	bcc.n	800576a <queue_flush_test+0x5e>
	}

	for(size_t i = 0; i < size; i++) {
 8005788:	2300      	movs	r3, #0
 800578a:	633b      	str	r3, [r7, #48]	; 0x30
 800578c:	e016      	b.n	80057bc <queue_flush_test+0xb0>
		assert_true(queue_enqueue(queue, &data[i]));
 800578e:	4b33      	ldr	r3, [pc, #204]	; (800585c <queue_flush_test+0x150>)
 8005790:	6818      	ldr	r0, [r3, #0]
 8005792:	f107 0208 	add.w	r2, r7, #8
 8005796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005798:	4413      	add	r3, r2
 800579a:	4619      	mov	r1, r3
 800579c:	f7fe feaa 	bl	80044f4 <queue_enqueue>
 80057a0:	4603      	mov	r3, r0
 80057a2:	b2d8      	uxtb	r0, r3
 80057a4:	f04f 0100 	mov.w	r1, #0
 80057a8:	f44f 73f4 	mov.w	r3, #488	; 0x1e8
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	4b2c      	ldr	r3, [pc, #176]	; (8005860 <queue_flush_test+0x154>)
 80057b0:	4a2c      	ldr	r2, [pc, #176]	; (8005864 <queue_flush_test+0x158>)
 80057b2:	f7fb fa99 	bl	8000ce8 <_assert_true>
	for(size_t i = 0; i < size; i++) {
 80057b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b8:	3301      	adds	r3, #1
 80057ba:	633b      	str	r3, [r7, #48]	; 0x30
 80057bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d3e4      	bcc.n	800578e <queue_flush_test+0x82>
	}

	assert_int_equal(queue_size(queue), size);
 80057c4:	4b25      	ldr	r3, [pc, #148]	; (800585c <queue_flush_test+0x150>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f7fe fe51 	bl	8004470 <queue_size>
 80057ce:	4603      	mov	r3, r0
 80057d0:	4618      	mov	r0, r3
 80057d2:	f04f 0100 	mov.w	r1, #0
 80057d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057d8:	f04f 0400 	mov.w	r4, #0
 80057dc:	f240 12eb 	movw	r2, #491	; 0x1eb
 80057e0:	9201      	str	r2, [sp, #4]
 80057e2:	4a1f      	ldr	r2, [pc, #124]	; (8005860 <queue_flush_test+0x154>)
 80057e4:	9200      	str	r2, [sp, #0]
 80057e6:	461a      	mov	r2, r3
 80057e8:	4623      	mov	r3, r4
 80057ea:	f7fb fa97 	bl	8000d1c <_assert_int_equal>

	queue_flush(queue);
 80057ee:	4b1b      	ldr	r3, [pc, #108]	; (800585c <queue_flush_test+0x150>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7fe ffc0 	bl	8004778 <queue_flush>
	assert_int_equal(queue_size(queue), 0);
 80057f8:	4b18      	ldr	r3, [pc, #96]	; (800585c <queue_flush_test+0x150>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4618      	mov	r0, r3
 80057fe:	f7fe fe37 	bl	8004470 <queue_size>
 8005802:	4603      	mov	r3, r0
 8005804:	4618      	mov	r0, r3
 8005806:	f04f 0100 	mov.w	r1, #0
 800580a:	f44f 73f7 	mov.w	r3, #494	; 0x1ee
 800580e:	9301      	str	r3, [sp, #4]
 8005810:	4b13      	ldr	r3, [pc, #76]	; (8005860 <queue_flush_test+0x154>)
 8005812:	9300      	str	r3, [sp, #0]
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	f7fb fa7e 	bl	8000d1c <_assert_int_equal>

	assert_false(queue_denqueue(queue, &tmpData));
 8005820:	4b0e      	ldr	r3, [pc, #56]	; (800585c <queue_flush_test+0x150>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f107 022b 	add.w	r2, r7, #43	; 0x2b
 8005828:	4611      	mov	r1, r2
 800582a:	4618      	mov	r0, r3
 800582c:	f7fe febe 	bl	80045ac <queue_denqueue>
 8005830:	4603      	mov	r3, r0
 8005832:	f083 0301 	eor.w	r3, r3, #1
 8005836:	b2db      	uxtb	r3, r3
 8005838:	b2d8      	uxtb	r0, r3
 800583a:	f04f 0100 	mov.w	r1, #0
 800583e:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	4b06      	ldr	r3, [pc, #24]	; (8005860 <queue_flush_test+0x154>)
 8005846:	4a08      	ldr	r2, [pc, #32]	; (8005868 <queue_flush_test+0x15c>)
 8005848:	f7fb fa4e 	bl	8000ce8 <_assert_true>
}
 800584c:	bf00      	nop
 800584e:	373c      	adds	r7, #60	; 0x3c
 8005850:	46bd      	mov	sp, r7
 8005852:	bd90      	pop	{r4, r7, pc}
 8005854:	0800699d 	.word	0x0800699d
 8005858:	080069ad 	.word	0x080069ad
 800585c:	2000014c 	.word	0x2000014c
 8005860:	08007d10 	.word	0x08007d10
 8005864:	08007ed8 	.word	0x08007ed8
 8005868:	08007f94 	.word	0x08007f94

0800586c <queue_test>:
//_____ F U N C T I O N   D E F I N I T I O N   _______________________________________________
void queue_test(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8005872:	af00      	add	r7, sp, #0
  const UnitTest tests[] =
 8005874:	463b      	mov	r3, r7
 8005876:	4a09      	ldr	r2, [pc, #36]	; (800589c <queue_test+0x30>)
 8005878:	4618      	mov	r0, r3
 800587a:	4611      	mov	r1, r2
 800587c:	f44f 7304 	mov.w	r3, #528	; 0x210
 8005880:	461a      	mov	r2, r3
 8005882:	f001 f89b 	bl	80069bc <memcpy>
		  unit_test(queue_uint8_find_test),
		  unit_test(queue_uint16_find_test),
		  unit_test(queue_uint32_find_test),
  };

  run_tests(tests);
 8005886:	463b      	mov	r3, r7
 8005888:	212c      	movs	r1, #44	; 0x2c
 800588a:	4618      	mov	r0, r3
 800588c:	f7fb fd4c 	bl	8001328 <_run_tests>
}
 8005890:	bf00      	nop
 8005892:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	0800850c 	.word	0x0800850c

080058a0 <xvprintf>:
			xprintf("%5s", "abc");			"  abc"
			xprintf("%c", 'a');				"a"
			xprintf("%f", 10.0);            <xprintf lacks floating point support. Use regular printf.>
*/
/*static*/ void xvprintf(const char* fmt, va_list arp)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b092      	sub	sp, #72	; 0x48
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
	unsigned long vs;
#endif


	for (;;) {
		c = *fmt++;																	/* Get a format character */
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	1c5a      	adds	r2, r3, #1
 80058ae:	607a      	str	r2, [r7, #4]
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		if (!c) break;																/* End of format? */
 80058b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 818b 	beq.w	8005bd6 <xvprintf+0x336>
		if (c != '%') {																/* Pass it through if not a % sequense */
 80058c0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80058c4:	2b25      	cmp	r3, #37	; 0x25
 80058c6:	d005      	beq.n	80058d4 <xvprintf+0x34>
			xputc(c); continue;
 80058c8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80058cc:	4618      	mov	r0, r3
 80058ce:	f000 f989 	bl	8005be4 <xputc>
 80058d2:	e17f      	b.n	8005bd4 <xvprintf+0x334>
		}
		f = 0;																		/* Clear flags */
 80058d4:	2300      	movs	r3, #0
 80058d6:	637b      	str	r3, [r7, #52]	; 0x34
		c = *fmt++;																	/* Get first char of the sequense */
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	1c5a      	adds	r2, r3, #1
 80058dc:	607a      	str	r2, [r7, #4]
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		if (c == '0') {																/* Flag: left '0' padded */
 80058e4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80058e8:	2b30      	cmp	r3, #48	; 0x30
 80058ea:	d108      	bne.n	80058fe <xvprintf+0x5e>
			f = 1; c = *fmt++;
 80058ec:	2301      	movs	r3, #1
 80058ee:	637b      	str	r3, [r7, #52]	; 0x34
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	1c5a      	adds	r2, r3, #1
 80058f4:	607a      	str	r2, [r7, #4]
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058fc:	e00b      	b.n	8005916 <xvprintf+0x76>
		} else {
			if (c == '-') {															/* Flag: left justified */
 80058fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005902:	2b2d      	cmp	r3, #45	; 0x2d
 8005904:	d107      	bne.n	8005916 <xvprintf+0x76>
				f = 2; c = *fmt++;
 8005906:	2302      	movs	r3, #2
 8005908:	637b      	str	r3, [r7, #52]	; 0x34
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	1c5a      	adds	r2, r3, #1
 800590e:	607a      	str	r2, [r7, #4]
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			}
		}
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++) {								/* Minimum width */
 8005916:	2300      	movs	r3, #0
 8005918:	63bb      	str	r3, [r7, #56]	; 0x38
 800591a:	e010      	b.n	800593e <xvprintf+0x9e>
			w = w * 10 + c - '0';
 800591c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800591e:	4613      	mov	r3, r2
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	4413      	add	r3, r2
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	461a      	mov	r2, r3
 8005928:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800592c:	4413      	add	r3, r2
 800592e:	3b30      	subs	r3, #48	; 0x30
 8005930:	63bb      	str	r3, [r7, #56]	; 0x38
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++) {								/* Minimum width */
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	607a      	str	r2, [r7, #4]
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800593e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005942:	2b2f      	cmp	r3, #47	; 0x2f
 8005944:	d903      	bls.n	800594e <xvprintf+0xae>
 8005946:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800594a:	2b39      	cmp	r3, #57	; 0x39
 800594c:	d9e6      	bls.n	800591c <xvprintf+0x7c>
		}
		if (c == 'l' || c == 'L') {													/* Prefix: Size is long */
 800594e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005952:	2b6c      	cmp	r3, #108	; 0x6c
 8005954:	d003      	beq.n	800595e <xvprintf+0xbe>
 8005956:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800595a:	2b4c      	cmp	r3, #76	; 0x4c
 800595c:	d109      	bne.n	8005972 <xvprintf+0xd2>
			f |= 4; c = *fmt++;
 800595e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005960:	f043 0304 	orr.w	r3, r3, #4
 8005964:	637b      	str	r3, [r7, #52]	; 0x34
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	1c5a      	adds	r2, r3, #1
 800596a:	607a      	str	r2, [r7, #4]
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			if (c == 'l' || c == 'L') {												/* Prefix: Size is long long */
				f |= 8; c = *fmt++;
			}
#endif
		}
		if (!c) break;																/* End of format? */
 8005972:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005976:	2b00      	cmp	r3, #0
 8005978:	f000 812f 	beq.w	8005bda <xvprintf+0x33a>
		d = c;
 800597c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005980:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		if (d >= 'a') d -= 0x20;
 8005984:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8005988:	2b60      	cmp	r3, #96	; 0x60
 800598a:	d904      	bls.n	8005996 <xvprintf+0xf6>
 800598c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8005990:	3b20      	subs	r3, #32
 8005992:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		switch (d) {																/* Type is... */
 8005996:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800599a:	3b42      	subs	r3, #66	; 0x42
 800599c:	2b16      	cmp	r3, #22
 800599e:	d874      	bhi.n	8005a8a <xvprintf+0x1ea>
 80059a0:	a201      	add	r2, pc, #4	; (adr r2, 80059a8 <xvprintf+0x108>)
 80059a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059a6:	bf00      	nop
 80059a8:	08005a73 	.word	0x08005a73
 80059ac:	08005a61 	.word	0x08005a61
 80059b0:	08005a7f 	.word	0x08005a7f
 80059b4:	08005a8b 	.word	0x08005a8b
 80059b8:	08005a8b 	.word	0x08005a8b
 80059bc:	08005a8b 	.word	0x08005a8b
 80059c0:	08005a8b 	.word	0x08005a8b
 80059c4:	08005a8b 	.word	0x08005a8b
 80059c8:	08005a8b 	.word	0x08005a8b
 80059cc:	08005a8b 	.word	0x08005a8b
 80059d0:	08005a8b 	.word	0x08005a8b
 80059d4:	08005a8b 	.word	0x08005a8b
 80059d8:	08005a8b 	.word	0x08005a8b
 80059dc:	08005a79 	.word	0x08005a79
 80059e0:	08005a8b 	.word	0x08005a8b
 80059e4:	08005a8b 	.word	0x08005a8b
 80059e8:	08005a8b 	.word	0x08005a8b
 80059ec:	08005a05 	.word	0x08005a05
 80059f0:	08005a8b 	.word	0x08005a8b
 80059f4:	08005a7f 	.word	0x08005a7f
 80059f8:	08005a8b 	.word	0x08005a8b
 80059fc:	08005a8b 	.word	0x08005a8b
 8005a00:	08005a85 	.word	0x08005a85
		case 'S' :																	/* String */
			p = va_arg(arp, char*);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	1d1a      	adds	r2, r3, #4
 8005a08:	603a      	str	r2, [r7, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	627b      	str	r3, [r7, #36]	; 0x24
			for (j = 0; p[j]; j++) ;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a12:	e002      	b.n	8005a1a <xvprintf+0x17a>
 8005a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a16:	3301      	adds	r3, #1
 8005a18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a1e:	4413      	add	r3, r2
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1f6      	bne.n	8005a14 <xvprintf+0x174>
			while (!(f & 2) && j++ < w) xputc(' ');
 8005a26:	e002      	b.n	8005a2e <xvprintf+0x18e>
 8005a28:	2020      	movs	r0, #32
 8005a2a:	f000 f8db 	bl	8005be4 <xputc>
 8005a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a30:	f003 0302 	and.w	r3, r3, #2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d105      	bne.n	8005a44 <xvprintf+0x1a4>
 8005a38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a3a:	1c5a      	adds	r2, r3, #1
 8005a3c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005a3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d8f1      	bhi.n	8005a28 <xvprintf+0x188>
			xputs(p);
 8005a44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005a46:	f000 f8ef 	bl	8005c28 <xputs>
			while (j++ < w) xputc(' ');
 8005a4a:	e002      	b.n	8005a52 <xvprintf+0x1b2>
 8005a4c:	2020      	movs	r0, #32
 8005a4e:	f000 f8c9 	bl	8005be4 <xputc>
 8005a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a54:	1c5a      	adds	r2, r3, #1
 8005a56:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005a58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d8f6      	bhi.n	8005a4c <xvprintf+0x1ac>
			continue;
 8005a5e:	e0b9      	b.n	8005bd4 <xvprintf+0x334>
		case 'C' :																	/* Character */
			xputc((char)va_arg(arp, int)); continue;
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	1d1a      	adds	r2, r3, #4
 8005a64:	603a      	str	r2, [r7, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f000 f8ba 	bl	8005be4 <xputc>
 8005a70:	e0b0      	b.n	8005bd4 <xvprintf+0x334>
		case 'B' :																	/* Binary */
			r = 2; break;
 8005a72:	2302      	movs	r3, #2
 8005a74:	647b      	str	r3, [r7, #68]	; 0x44
 8005a76:	e00e      	b.n	8005a96 <xvprintf+0x1f6>
		case 'O' :																	/* Octal */
			r = 8; break;
 8005a78:	2308      	movs	r3, #8
 8005a7a:	647b      	str	r3, [r7, #68]	; 0x44
 8005a7c:	e00b      	b.n	8005a96 <xvprintf+0x1f6>
		case 'D' :																	/* Signed decimal */
		case 'U' :																	/* Unsigned decimal */
			r = 10; break;
 8005a7e:	230a      	movs	r3, #10
 8005a80:	647b      	str	r3, [r7, #68]	; 0x44
 8005a82:	e008      	b.n	8005a96 <xvprintf+0x1f6>
		case 'X' :																	/* Hexdecimal */
			r = 16; break;
 8005a84:	2310      	movs	r3, #16
 8005a86:	647b      	str	r3, [r7, #68]	; 0x44
 8005a88:	e005      	b.n	8005a96 <xvprintf+0x1f6>
		default:																	/* Unknown type (passthrough) */
			xputc(c); continue;
 8005a8a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f000 f8a8 	bl	8005be4 <xputc>
 8005a94:	e09e      	b.n	8005bd4 <xvprintf+0x334>
			} else {																/* int/short/char argument */
				v = (d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int);
			}
		}
#else
		if (f & 4) {																/* long argument? */
 8005a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d005      	beq.n	8005aac <xvprintf+0x20c>
			v = va_arg(arp, long);
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	1d1a      	adds	r2, r3, #4
 8005aa4:	603a      	str	r2, [r7, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005aaa:	e00d      	b.n	8005ac8 <xvprintf+0x228>
		} else {																	/* int/short/char argument */
			v = (d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int);
 8005aac:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8005ab0:	2b44      	cmp	r3, #68	; 0x44
 8005ab2:	d104      	bne.n	8005abe <xvprintf+0x21e>
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	1d1a      	adds	r2, r3, #4
 8005ab8:	603a      	str	r2, [r7, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	e003      	b.n	8005ac6 <xvprintf+0x226>
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	1d1a      	adds	r2, r3, #4
 8005ac2:	603a      	str	r2, [r7, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
#endif
		if (d == 'D' && v < 0) {													/* Negative value? */
 8005ac8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8005acc:	2b44      	cmp	r3, #68	; 0x44
 8005ace:	d109      	bne.n	8005ae4 <xvprintf+0x244>
 8005ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	da06      	bge.n	8005ae4 <xvprintf+0x244>
			v = 0 - v; f |= 16;
 8005ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad8:	425b      	negs	r3, r3
 8005ada:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ade:	f043 0310 	orr.w	r3, r3, #16
 8005ae2:	637b      	str	r3, [r7, #52]	; 0x34
		}
		i = 0; vs = v;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	643b      	str	r3, [r7, #64]	; 0x40
 8005ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aea:	62bb      	str	r3, [r7, #40]	; 0x28
		do {
			d = (char)(vs % r); vs /= r;
 8005aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005af0:	fbb3 f2f2 	udiv	r2, r3, r2
 8005af4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005af6:	fb01 f202 	mul.w	r2, r1, r2
 8005afa:	1a9b      	subs	r3, r3, r2
 8005afc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005b00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b08:	62bb      	str	r3, [r7, #40]	; 0x28
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8005b0a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8005b0e:	2b09      	cmp	r3, #9
 8005b10:	d90b      	bls.n	8005b2a <xvprintf+0x28a>
 8005b12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005b16:	2b78      	cmp	r3, #120	; 0x78
 8005b18:	d101      	bne.n	8005b1e <xvprintf+0x27e>
 8005b1a:	2227      	movs	r2, #39	; 0x27
 8005b1c:	e000      	b.n	8005b20 <xvprintf+0x280>
 8005b1e:	2207      	movs	r2, #7
 8005b20:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8005b24:	4413      	add	r3, r2
 8005b26:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
			s[i++] = d + '0';
 8005b2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b2c:	1c5a      	adds	r2, r3, #1
 8005b2e:	643a      	str	r2, [r7, #64]	; 0x40
 8005b30:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 8005b34:	3230      	adds	r2, #48	; 0x30
 8005b36:	b2d2      	uxtb	r2, r2
 8005b38:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005b3c:	440b      	add	r3, r1
 8005b3e:	f803 2c3c 	strb.w	r2, [r3, #-60]
		} while (vs != 0 && i < sizeof s);
 8005b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d002      	beq.n	8005b4e <xvprintf+0x2ae>
 8005b48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b4a:	2b17      	cmp	r3, #23
 8005b4c:	d9ce      	bls.n	8005aec <xvprintf+0x24c>
		if (f & 16) s[i++] = '-';
 8005b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b50:	f003 0310 	and.w	r3, r3, #16
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d008      	beq.n	8005b6a <xvprintf+0x2ca>
 8005b58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b5a:	1c5a      	adds	r2, r3, #1
 8005b5c:	643a      	str	r2, [r7, #64]	; 0x40
 8005b5e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005b62:	4413      	add	r3, r2
 8005b64:	222d      	movs	r2, #45	; 0x2d
 8005b66:	f803 2c3c 	strb.w	r2, [r3, #-60]
		j = i; d = (f & 1) ? '0' : ' ';
 8005b6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b70:	f003 0301 	and.w	r3, r3, #1
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d001      	beq.n	8005b7c <xvprintf+0x2dc>
 8005b78:	2330      	movs	r3, #48	; 0x30
 8005b7a:	e000      	b.n	8005b7e <xvprintf+0x2de>
 8005b7c:	2320      	movs	r3, #32
 8005b7e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		while (!(f & 2) && j++ < w) xputc(d);
 8005b82:	e004      	b.n	8005b8e <xvprintf+0x2ee>
 8005b84:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f000 f82b 	bl	8005be4 <xputc>
 8005b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d105      	bne.n	8005ba4 <xvprintf+0x304>
 8005b98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005b9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d8ef      	bhi.n	8005b84 <xvprintf+0x2e4>
		do xputc(s[--i]); while (i != 0);
 8005ba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	643b      	str	r3, [r7, #64]	; 0x40
 8005baa:	f107 020c 	add.w	r2, r7, #12
 8005bae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bb0:	4413      	add	r3, r2
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f000 f815 	bl	8005be4 <xputc>
 8005bba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1f1      	bne.n	8005ba4 <xvprintf+0x304>
		while (j++ < w) xputc(' ');
 8005bc0:	e002      	b.n	8005bc8 <xvprintf+0x328>
 8005bc2:	2020      	movs	r0, #32
 8005bc4:	f000 f80e 	bl	8005be4 <xputc>
 8005bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bca:	1c5a      	adds	r2, r3, #1
 8005bcc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005bce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d8f6      	bhi.n	8005bc2 <xvprintf+0x322>
		c = *fmt++;																	/* Get a format character */
 8005bd4:	e669      	b.n	80058aa <xvprintf+0xa>
		if (!c) break;																/* End of format? */
 8005bd6:	bf00      	nop
 8005bd8:	e000      	b.n	8005bdc <xvprintf+0x33c>
		if (!c) break;																/* End of format? */
 8005bda:	bf00      	nop
	}
}
 8005bdc:	bf00      	nop
 8005bde:	3748      	adds	r7, #72	; 0x48
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <xputc>:
* @param  	c[in] - character.
*
* @return 	none.
*/
void xputc(char c)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b082      	sub	sp, #8
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	4603      	mov	r3, r0
 8005bec:	71fb      	strb	r3, [r7, #7]
	//if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */

	if (outptr) {																	/* Destination is memory */
 8005bee:	4b0c      	ldr	r3, [pc, #48]	; (8005c20 <xputc+0x3c>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d007      	beq.n	8005c06 <xputc+0x22>
		*outptr++ = (unsigned char)c;
 8005bf6:	4b0a      	ldr	r3, [pc, #40]	; (8005c20 <xputc+0x3c>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	1c5a      	adds	r2, r3, #1
 8005bfc:	4908      	ldr	r1, [pc, #32]	; (8005c20 <xputc+0x3c>)
 8005bfe:	600a      	str	r2, [r1, #0]
 8005c00:	79fa      	ldrb	r2, [r7, #7]
 8005c02:	701a      	strb	r2, [r3, #0]
		return;
 8005c04:	e008      	b.n	8005c18 <xputc+0x34>
	}
	if (xfunc_out) {																/* Destination is device */
 8005c06:	4b07      	ldr	r3, [pc, #28]	; (8005c24 <xputc+0x40>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d004      	beq.n	8005c18 <xputc+0x34>
		xfunc_out((unsigned char)c);
 8005c0e:	4b05      	ldr	r3, [pc, #20]	; (8005c24 <xputc+0x40>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	79fa      	ldrb	r2, [r7, #7]
 8005c14:	4610      	mov	r0, r2
 8005c16:	4798      	blx	r3
	}
}
 8005c18:	3708      	adds	r7, #8
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20000150 	.word	0x20000150
 8005c24:	200002d4 	.word	0x200002d4

08005c28 <xputs>:
* @param  	str[in] - Pointer to the string.
*
* @return 	none.
*/
void xputs(const char* str)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b082      	sub	sp, #8
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
	while (*str) {
 8005c30:	e006      	b.n	8005c40 <xputs+0x18>
		xputc(*str++);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	1c5a      	adds	r2, r3, #1
 8005c36:	607a      	str	r2, [r7, #4]
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7ff ffd2 	bl	8005be4 <xputc>
	while (*str) {
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1f4      	bne.n	8005c32 <xputs+0xa>
	}
}
 8005c48:	bf00      	nop
 8005c4a:	3708      	adds	r7, #8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <xprintf>:
* @param  	...[in] - Optional arguments.
*
* @return 	none.
*/
void xprintf(const char* fmt, ...)
{
 8005c50:	b40f      	push	{r0, r1, r2, r3}
 8005c52:	b580      	push	{r7, lr}
 8005c54:	b082      	sub	sp, #8
 8005c56:	af00      	add	r7, sp, #0
	va_list arp;

	va_start(arp, fmt);
 8005c58:	f107 0314 	add.w	r3, r7, #20
 8005c5c:	607b      	str	r3, [r7, #4]
	xvprintf(fmt, arp);
 8005c5e:	6879      	ldr	r1, [r7, #4]
 8005c60:	6938      	ldr	r0, [r7, #16]
 8005c62:	f7ff fe1d 	bl	80058a0 <xvprintf>
	va_end(arp);
}
 8005c66:	bf00      	nop
 8005c68:	3708      	adds	r7, #8
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c70:	b004      	add	sp, #16
 8005c72:	4770      	bx	lr

08005c74 <debug_buffer_enqueue>:
 @param  	c[in] - value for saving.

* @return 	true/false.
*/
inline static bool debug_buffer_enqueue(unsigned char c)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	71fb      	strb	r3, [r7, #7]
	if(debugBuffer.quantity == DEBUG_BUFFER_SIZE) {
 8005c7e:	4b14      	ldr	r3, [pc, #80]	; (8005cd0 <debug_buffer_enqueue+0x5c>)
 8005c80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c84:	2b7f      	cmp	r3, #127	; 0x7f
 8005c86:	d101      	bne.n	8005c8c <debug_buffer_enqueue+0x18>
		return false;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	e01b      	b.n	8005cc4 <debug_buffer_enqueue+0x50>
	}

	debugBuffer.data[debugBuffer.write] = c;
 8005c8c:	4b10      	ldr	r3, [pc, #64]	; (8005cd0 <debug_buffer_enqueue+0x5c>)
 8005c8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c92:	490f      	ldr	r1, [pc, #60]	; (8005cd0 <debug_buffer_enqueue+0x5c>)
 8005c94:	79fa      	ldrb	r2, [r7, #7]
 8005c96:	54ca      	strb	r2, [r1, r3]
	debugBuffer.quantity++;
 8005c98:	4b0d      	ldr	r3, [pc, #52]	; (8005cd0 <debug_buffer_enqueue+0x5c>)
 8005c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	4a0b      	ldr	r2, [pc, #44]	; (8005cd0 <debug_buffer_enqueue+0x5c>)
 8005ca2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	debugBuffer.write = (debugBuffer.write == DEBUG_BUFFER_SIZE - 1u) ? 0ul: (debugBuffer.write + 1u);
 8005ca6:	4b0a      	ldr	r3, [pc, #40]	; (8005cd0 <debug_buffer_enqueue+0x5c>)
 8005ca8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cac:	2b7e      	cmp	r3, #126	; 0x7e
 8005cae:	d004      	beq.n	8005cba <debug_buffer_enqueue+0x46>
 8005cb0:	4b07      	ldr	r3, [pc, #28]	; (8005cd0 <debug_buffer_enqueue+0x5c>)
 8005cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	e000      	b.n	8005cbc <debug_buffer_enqueue+0x48>
 8005cba:	2300      	movs	r3, #0
 8005cbc:	4a04      	ldr	r2, [pc, #16]	; (8005cd0 <debug_buffer_enqueue+0x5c>)
 8005cbe:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	return true;
 8005cc2:	2301      	movs	r3, #1
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr
 8005cd0:	20000154 	.word	0x20000154

08005cd4 <debug_buffer_denqueue>:
 @param  	*c[out] - pointer to the variable in which need to be return value.

* @return 	true/false.
*/
inline static bool debug_buffer_denqueue(unsigned char *c)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
	if(debugBuffer.quantity == 0ul) {
 8005cdc:	4b14      	ldr	r3, [pc, #80]	; (8005d30 <debug_buffer_denqueue+0x5c>)
 8005cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <debug_buffer_denqueue+0x16>
		return false;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	e01c      	b.n	8005d24 <debug_buffer_denqueue+0x50>
	}

	(*c) = debugBuffer.data[debugBuffer.read];
 8005cea:	4b11      	ldr	r3, [pc, #68]	; (8005d30 <debug_buffer_denqueue+0x5c>)
 8005cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cf0:	4a0f      	ldr	r2, [pc, #60]	; (8005d30 <debug_buffer_denqueue+0x5c>)
 8005cf2:	5cd2      	ldrb	r2, [r2, r3]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	701a      	strb	r2, [r3, #0]
	debugBuffer.quantity--;
 8005cf8:	4b0d      	ldr	r3, [pc, #52]	; (8005d30 <debug_buffer_denqueue+0x5c>)
 8005cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	4a0b      	ldr	r2, [pc, #44]	; (8005d30 <debug_buffer_denqueue+0x5c>)
 8005d02:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	debugBuffer.read = (debugBuffer.read == DEBUG_BUFFER_SIZE - 1ul) ? 0ul : (debugBuffer.read + 1ul);
 8005d06:	4b0a      	ldr	r3, [pc, #40]	; (8005d30 <debug_buffer_denqueue+0x5c>)
 8005d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d0c:	2b7e      	cmp	r3, #126	; 0x7e
 8005d0e:	d004      	beq.n	8005d1a <debug_buffer_denqueue+0x46>
 8005d10:	4b07      	ldr	r3, [pc, #28]	; (8005d30 <debug_buffer_denqueue+0x5c>)
 8005d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d16:	3301      	adds	r3, #1
 8005d18:	e000      	b.n	8005d1c <debug_buffer_denqueue+0x48>
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	4a04      	ldr	r2, [pc, #16]	; (8005d30 <debug_buffer_denqueue+0x5c>)
 8005d1e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	return true;
 8005d22:	2301      	movs	r3, #1
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	370c      	adds	r7, #12
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr
 8005d30:	20000154 	.word	0x20000154

08005d34 <debug_transmit>:
 @param  	none.

* @return 	none.
*/
inline static void debug_transmit(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
	size_t nbm = 0;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	603b      	str	r3, [r7, #0]

	nbm = debugBuffer.quantity;
 8005d3e:	4b17      	ldr	r3, [pc, #92]	; (8005d9c <debug_transmit+0x68>)
 8005d40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d44:	603b      	str	r3, [r7, #0]

	for(size_t i = 0; i < nbm; i++) {
 8005d46:	2300      	movs	r3, #0
 8005d48:	607b      	str	r3, [r7, #4]
 8005d4a:	e008      	b.n	8005d5e <debug_transmit+0x2a>
		debug_buffer_denqueue(&dbgOutput[i]);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a14      	ldr	r2, [pc, #80]	; (8005da0 <debug_transmit+0x6c>)
 8005d50:	4413      	add	r3, r2
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7ff ffbe 	bl	8005cd4 <debug_buffer_denqueue>
	for(size_t i = 0; i < nbm; i++) {
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	3301      	adds	r3, #1
 8005d5c:	607b      	str	r3, [r7, #4]
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d3f2      	bcc.n	8005d4c <debug_transmit+0x18>
	}

	HAL_UART_Transmit_DMA(&huart2, dbgOutput, nbm);
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	490c      	ldr	r1, [pc, #48]	; (8005da0 <debug_transmit+0x6c>)
 8005d6e:	480d      	ldr	r0, [pc, #52]	; (8005da4 <debug_transmit+0x70>)
 8005d70:	f7fd fc84 	bl	800367c <HAL_UART_Transmit_DMA>
	while(HAL_DMA_GetState(&hdma_usart2_tx) != HAL_DMA_STATE_READY) {};
 8005d74:	bf00      	nop
 8005d76:	480c      	ldr	r0, [pc, #48]	; (8005da8 <debug_transmit+0x74>)
 8005d78:	f7fc fa1e 	bl	80021b8 <HAL_DMA_GetState>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d1f9      	bne.n	8005d76 <debug_transmit+0x42>
	while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) != true) {};
 8005d82:	bf00      	nop
 8005d84:	4b07      	ldr	r3, [pc, #28]	; (8005da4 <debug_transmit+0x70>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d8e:	2b80      	cmp	r3, #128	; 0x80
 8005d90:	d1f8      	bne.n	8005d84 <debug_transmit+0x50>
}
 8005d92:	bf00      	nop
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	20000154 	.word	0x20000154
 8005da0:	200001e0 	.word	0x200001e0
 8005da4:	20000538 	.word	0x20000538
 8005da8:	20000498 	.word	0x20000498

08005dac <test_char>:
//_____ S T A T I   F U N C T I O N   D E F I N I T I O N   __________________
static inline bool test_char(const unsigned char c)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	4603      	mov	r3, r0
 8005db4:	71fb      	strb	r3, [r7, #7]
	return (c < 0x7f) ? true : false;
 8005db6:	79fb      	ldrb	r3, [r7, #7]
 8005db8:	2b7e      	cmp	r3, #126	; 0x7e
 8005dba:	bf94      	ite	ls
 8005dbc:	2301      	movls	r3, #1
 8005dbe:	2300      	movhi	r3, #0
 8005dc0:	b2db      	uxtb	r3, r3
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	370c      	adds	r7, #12
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr

08005dce <xdev_std_out>:

static void xdev_std_out(unsigned char c)
{
 8005dce:	b580      	push	{r7, lr}
 8005dd0:	b082      	sub	sp, #8
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	71fb      	strb	r3, [r7, #7]
	if(test_char(c))
 8005dd8:	79fb      	ldrb	r3, [r7, #7]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7ff ffe6 	bl	8005dac <test_char>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d008      	beq.n	8005df8 <xdev_std_out+0x2a>
	{
		debug_buffer_enqueue(c);
 8005de6:	79fb      	ldrb	r3, [r7, #7]
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7ff ff43 	bl	8005c74 <debug_buffer_enqueue>
		if(c == '\n') {
 8005dee:	79fb      	ldrb	r3, [r7, #7]
 8005df0:	2b0a      	cmp	r3, #10
 8005df2:	d101      	bne.n	8005df8 <xdev_std_out+0x2a>
			debug_transmit();
 8005df4:	f7ff ff9e 	bl	8005d34 <debug_transmit>
		}
	}

}
 8005df8:	bf00      	nop
 8005dfa:	3708      	adds	r7, #8
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <dbg_port_init>:
* @param  	none.
*
* @return 	none.
*/
void dbg_port_init(void)
{
 8005e00:	b480      	push	{r7}
 8005e02:	af00      	add	r7, sp, #0
	xdev_out(xdev_std_out);
 8005e04:	4b03      	ldr	r3, [pc, #12]	; (8005e14 <dbg_port_init+0x14>)
 8005e06:	4a04      	ldr	r2, [pc, #16]	; (8005e18 <dbg_port_init+0x18>)
 8005e08:	601a      	str	r2, [r3, #0]
}
 8005e0a:	bf00      	nop
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr
 8005e14:	200002d4 	.word	0x200002d4
 8005e18:	08005dcf 	.word	0x08005dcf

08005e1c <debug_init>:
* @param  	none.
*
* @return 	none.
*/
void debug_init(void)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	af00      	add	r7, sp, #0
	dbg_on = true;
 8005e20:	4b04      	ldr	r3, [pc, #16]	; (8005e34 <debug_init+0x18>)
 8005e22:	2201      	movs	r2, #1
 8005e24:	701a      	strb	r2, [r3, #0]
	debug_level = DBG_FULL;
 8005e26:	4b04      	ldr	r3, [pc, #16]	; (8005e38 <debug_init+0x1c>)
 8005e28:	2200      	movs	r2, #0
 8005e2a:	701a      	strb	r2, [r3, #0]
	dbg_port_init();
 8005e2c:	f7ff ffe8 	bl	8005e00 <dbg_port_init>
}
 8005e30:	bf00      	nop
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	2000025f 	.word	0x2000025f
 8005e38:	20000260 	.word	0x20000260

08005e3c <debug_info>:
* @param  	fmt[in] - debuging string.
*
* @return 	none.
*/
void debug_info(const char* fmt, ...)
{
 8005e3c:	b40f      	push	{r0, r1, r2, r3}
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b082      	sub	sp, #8
 8005e42:	af00      	add	r7, sp, #0
	va_list arp;

	if(dbg_on)
 8005e44:	4b0a      	ldr	r3, [pc, #40]	; (8005e70 <debug_info+0x34>)
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00a      	beq.n	8005e62 <debug_info+0x26>
	{
		if(debug_level <= DBG_INFO)
 8005e4c:	4b09      	ldr	r3, [pc, #36]	; (8005e74 <debug_info+0x38>)
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d806      	bhi.n	8005e62 <debug_info+0x26>
		{
			va_start(arp, fmt);
 8005e54:	f107 0314 	add.w	r3, r7, #20
 8005e58:	607b      	str	r3, [r7, #4]
			xvprintf(fmt, arp);
 8005e5a:	6879      	ldr	r1, [r7, #4]
 8005e5c:	6938      	ldr	r0, [r7, #16]
 8005e5e:	f7ff fd1f 	bl	80058a0 <xvprintf>
			va_end(arp);
		}
	}
}
 8005e62:	bf00      	nop
 8005e64:	3708      	adds	r7, #8
 8005e66:	46bd      	mov	sp, r7
 8005e68:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e6c:	b004      	add	sp, #16
 8005e6e:	4770      	bx	lr
 8005e70:	2000025f 	.word	0x2000025f
 8005e74:	20000260 	.word	0x20000260

08005e78 <debug_warning>:
* @param  	fmt[in] - debuging string.
*
* @return 	none.
*/
void debug_warning(const char* fmt, ...)
{
 8005e78:	b40f      	push	{r0, r1, r2, r3}
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b082      	sub	sp, #8
 8005e7e:	af00      	add	r7, sp, #0
	va_list arp;

	if(dbg_on)
 8005e80:	4b0d      	ldr	r3, [pc, #52]	; (8005eb8 <debug_warning+0x40>)
 8005e82:	781b      	ldrb	r3, [r3, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d010      	beq.n	8005eaa <debug_warning+0x32>
	{
		if(debug_level <= DBG_WARNING)
 8005e88:	4b0c      	ldr	r3, [pc, #48]	; (8005ebc <debug_warning+0x44>)
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d80c      	bhi.n	8005eaa <debug_warning+0x32>
		{
			xprintf("\033[33m");
 8005e90:	480b      	ldr	r0, [pc, #44]	; (8005ec0 <debug_warning+0x48>)
 8005e92:	f7ff fedd 	bl	8005c50 <xprintf>
			va_start(arp, fmt);
 8005e96:	f107 0314 	add.w	r3, r7, #20
 8005e9a:	607b      	str	r3, [r7, #4]
			xvprintf(fmt, arp);
 8005e9c:	6879      	ldr	r1, [r7, #4]
 8005e9e:	6938      	ldr	r0, [r7, #16]
 8005ea0:	f7ff fcfe 	bl	80058a0 <xvprintf>
			va_end(arp);
			xprintf("\033[0m");
 8005ea4:	4807      	ldr	r0, [pc, #28]	; (8005ec4 <debug_warning+0x4c>)
 8005ea6:	f7ff fed3 	bl	8005c50 <xprintf>
		}
	}
}
 8005eaa:	bf00      	nop
 8005eac:	3708      	adds	r7, #8
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005eb4:	b004      	add	sp, #16
 8005eb6:	4770      	bx	lr
 8005eb8:	2000025f 	.word	0x2000025f
 8005ebc:	20000260 	.word	0x20000260
 8005ec0:	0800874c 	.word	0x0800874c
 8005ec4:	08008754 	.word	0x08008754

08005ec8 <debug_error>:
* @param  	fmt[in] - debuging string.
*
* @return 	none.
*/
void debug_error(const char* fmt, ...)
{
 8005ec8:	b40f      	push	{r0, r1, r2, r3}
 8005eca:	b580      	push	{r7, lr}
 8005ecc:	b082      	sub	sp, #8
 8005ece:	af00      	add	r7, sp, #0
	va_list arp;

	if(dbg_on)
 8005ed0:	4b0d      	ldr	r3, [pc, #52]	; (8005f08 <debug_error+0x40>)
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d010      	beq.n	8005efa <debug_error+0x32>
	{
		if(debug_level <= DBG_ERROR)
 8005ed8:	4b0c      	ldr	r3, [pc, #48]	; (8005f0c <debug_error+0x44>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	2b03      	cmp	r3, #3
 8005ede:	d80c      	bhi.n	8005efa <debug_error+0x32>
		{
			xprintf("\033[31m");
 8005ee0:	480b      	ldr	r0, [pc, #44]	; (8005f10 <debug_error+0x48>)
 8005ee2:	f7ff feb5 	bl	8005c50 <xprintf>
			va_start(arp, fmt);
 8005ee6:	f107 0314 	add.w	r3, r7, #20
 8005eea:	607b      	str	r3, [r7, #4]
			xvprintf(fmt, arp);
 8005eec:	6879      	ldr	r1, [r7, #4]
 8005eee:	6938      	ldr	r0, [r7, #16]
 8005ef0:	f7ff fcd6 	bl	80058a0 <xvprintf>
			va_end(arp);
			xprintf("\033[0m");
 8005ef4:	4807      	ldr	r0, [pc, #28]	; (8005f14 <debug_error+0x4c>)
 8005ef6:	f7ff feab 	bl	8005c50 <xprintf>
		}
	}
}
 8005efa:	bf00      	nop
 8005efc:	3708      	adds	r7, #8
 8005efe:	46bd      	mov	sp, r7
 8005f00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f04:	b004      	add	sp, #16
 8005f06:	4770      	bx	lr
 8005f08:	2000025f 	.word	0x2000025f
 8005f0c:	20000260 	.word	0x20000260
 8005f10:	0800875c 	.word	0x0800875c
 8005f14:	08008754 	.word	0x08008754

08005f18 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b082      	sub	sp, #8
 8005f1c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005f1e:	2300      	movs	r3, #0
 8005f20:	607b      	str	r3, [r7, #4]
 8005f22:	4b23      	ldr	r3, [pc, #140]	; (8005fb0 <MX_DMA_Init+0x98>)
 8005f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f26:	4a22      	ldr	r2, [pc, #136]	; (8005fb0 <MX_DMA_Init+0x98>)
 8005f28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8005f2e:	4b20      	ldr	r3, [pc, #128]	; (8005fb0 <MX_DMA_Init+0x98>)
 8005f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f36:	607b      	str	r3, [r7, #4]
 8005f38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	603b      	str	r3, [r7, #0]
 8005f3e:	4b1c      	ldr	r3, [pc, #112]	; (8005fb0 <MX_DMA_Init+0x98>)
 8005f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f42:	4a1b      	ldr	r2, [pc, #108]	; (8005fb0 <MX_DMA_Init+0x98>)
 8005f44:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005f48:	6313      	str	r3, [r2, #48]	; 0x30
 8005f4a:	4b19      	ldr	r3, [pc, #100]	; (8005fb0 <MX_DMA_Init+0x98>)
 8005f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f52:	603b      	str	r3, [r7, #0]
 8005f54:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8005f56:	2200      	movs	r2, #0
 8005f58:	2100      	movs	r1, #0
 8005f5a:	200c      	movs	r0, #12
 8005f5c:	f7fb fca6 	bl	80018ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8005f60:	200c      	movs	r0, #12
 8005f62:	f7fb fccf 	bl	8001904 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8005f66:	2200      	movs	r2, #0
 8005f68:	2100      	movs	r1, #0
 8005f6a:	200e      	movs	r0, #14
 8005f6c:	f7fb fc9e 	bl	80018ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8005f70:	200e      	movs	r0, #14
 8005f72:	f7fb fcc7 	bl	8001904 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8005f76:	2200      	movs	r2, #0
 8005f78:	2100      	movs	r1, #0
 8005f7a:	2011      	movs	r0, #17
 8005f7c:	f7fb fc96 	bl	80018ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8005f80:	2011      	movs	r0, #17
 8005f82:	f7fb fcbf 	bl	8001904 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8005f86:	2200      	movs	r2, #0
 8005f88:	2100      	movs	r1, #0
 8005f8a:	203a      	movs	r0, #58	; 0x3a
 8005f8c:	f7fb fc8e 	bl	80018ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8005f90:	203a      	movs	r0, #58	; 0x3a
 8005f92:	f7fb fcb7 	bl	8001904 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8005f96:	2200      	movs	r2, #0
 8005f98:	2100      	movs	r1, #0
 8005f9a:	2046      	movs	r0, #70	; 0x46
 8005f9c:	f7fb fc86 	bl	80018ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8005fa0:	2046      	movs	r0, #70	; 0x46
 8005fa2:	f7fb fcaf 	bl	8001904 <HAL_NVIC_EnableIRQ>

}
 8005fa6:	bf00      	nop
 8005fa8:	3708      	adds	r7, #8
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	40023800 	.word	0x40023800

08005fb4 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC3   ------> I2S2_SD
*/
void MX_GPIO_Init(void)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b08a      	sub	sp, #40	; 0x28
 8005fb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fba:	f107 0314 	add.w	r3, r7, #20
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	605a      	str	r2, [r3, #4]
 8005fc4:	609a      	str	r2, [r3, #8]
 8005fc6:	60da      	str	r2, [r3, #12]
 8005fc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fca:	2300      	movs	r3, #0
 8005fcc:	613b      	str	r3, [r7, #16]
 8005fce:	4b4c      	ldr	r3, [pc, #304]	; (8006100 <MX_GPIO_Init+0x14c>)
 8005fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd2:	4a4b      	ldr	r2, [pc, #300]	; (8006100 <MX_GPIO_Init+0x14c>)
 8005fd4:	f043 0304 	orr.w	r3, r3, #4
 8005fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8005fda:	4b49      	ldr	r3, [pc, #292]	; (8006100 <MX_GPIO_Init+0x14c>)
 8005fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fde:	f003 0304 	and.w	r3, r3, #4
 8005fe2:	613b      	str	r3, [r7, #16]
 8005fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	60fb      	str	r3, [r7, #12]
 8005fea:	4b45      	ldr	r3, [pc, #276]	; (8006100 <MX_GPIO_Init+0x14c>)
 8005fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fee:	4a44      	ldr	r2, [pc, #272]	; (8006100 <MX_GPIO_Init+0x14c>)
 8005ff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8005ff6:	4b42      	ldr	r3, [pc, #264]	; (8006100 <MX_GPIO_Init+0x14c>)
 8005ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ffe:	60fb      	str	r3, [r7, #12]
 8006000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006002:	2300      	movs	r3, #0
 8006004:	60bb      	str	r3, [r7, #8]
 8006006:	4b3e      	ldr	r3, [pc, #248]	; (8006100 <MX_GPIO_Init+0x14c>)
 8006008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600a:	4a3d      	ldr	r2, [pc, #244]	; (8006100 <MX_GPIO_Init+0x14c>)
 800600c:	f043 0301 	orr.w	r3, r3, #1
 8006010:	6313      	str	r3, [r2, #48]	; 0x30
 8006012:	4b3b      	ldr	r3, [pc, #236]	; (8006100 <MX_GPIO_Init+0x14c>)
 8006014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	60bb      	str	r3, [r7, #8]
 800601c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800601e:	2300      	movs	r3, #0
 8006020:	607b      	str	r3, [r7, #4]
 8006022:	4b37      	ldr	r3, [pc, #220]	; (8006100 <MX_GPIO_Init+0x14c>)
 8006024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006026:	4a36      	ldr	r2, [pc, #216]	; (8006100 <MX_GPIO_Init+0x14c>)
 8006028:	f043 0302 	orr.w	r3, r3, #2
 800602c:	6313      	str	r3, [r2, #48]	; 0x30
 800602e:	4b34      	ldr	r3, [pc, #208]	; (8006100 <MX_GPIO_Init+0x14c>)
 8006030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	607b      	str	r3, [r7, #4]
 8006038:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800603a:	2300      	movs	r3, #0
 800603c:	603b      	str	r3, [r7, #0]
 800603e:	4b30      	ldr	r3, [pc, #192]	; (8006100 <MX_GPIO_Init+0x14c>)
 8006040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006042:	4a2f      	ldr	r2, [pc, #188]	; (8006100 <MX_GPIO_Init+0x14c>)
 8006044:	f043 0308 	orr.w	r3, r3, #8
 8006048:	6313      	str	r3, [r2, #48]	; 0x30
 800604a:	4b2d      	ldr	r3, [pc, #180]	; (8006100 <MX_GPIO_Init+0x14c>)
 800604c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800604e:	f003 0308 	and.w	r3, r3, #8
 8006052:	603b      	str	r3, [r7, #0]
 8006054:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8006056:	2201      	movs	r2, #1
 8006058:	2101      	movs	r1, #1
 800605a:	482a      	ldr	r0, [pc, #168]	; (8006104 <MX_GPIO_Init+0x150>)
 800605c:	f7fc fc84 	bl	8002968 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8006060:	2200      	movs	r2, #0
 8006062:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8006066:	4828      	ldr	r0, [pc, #160]	; (8006108 <MX_GPIO_Init+0x154>)
 8006068:	f7fc fc7e 	bl	8002968 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800606c:	2301      	movs	r3, #1
 800606e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006070:	2301      	movs	r3, #1
 8006072:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006074:	2300      	movs	r3, #0
 8006076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006078:	2300      	movs	r3, #0
 800607a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800607c:	f107 0314 	add.w	r3, r7, #20
 8006080:	4619      	mov	r1, r3
 8006082:	4820      	ldr	r0, [pc, #128]	; (8006104 <MX_GPIO_Init+0x150>)
 8006084:	f7fc f984 	bl	8002390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8006088:	2308      	movs	r3, #8
 800608a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800608c:	2302      	movs	r3, #2
 800608e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006090:	2300      	movs	r3, #0
 8006092:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006094:	2300      	movs	r3, #0
 8006096:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006098:	2305      	movs	r3, #5
 800609a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800609c:	f107 0314 	add.w	r3, r7, #20
 80060a0:	4619      	mov	r1, r3
 80060a2:	4818      	ldr	r0, [pc, #96]	; (8006104 <MX_GPIO_Init+0x150>)
 80060a4:	f7fc f974 	bl	8002390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80060a8:	2301      	movs	r3, #1
 80060aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80060ac:	4b17      	ldr	r3, [pc, #92]	; (800610c <MX_GPIO_Init+0x158>)
 80060ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060b0:	2300      	movs	r3, #0
 80060b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80060b4:	f107 0314 	add.w	r3, r7, #20
 80060b8:	4619      	mov	r1, r3
 80060ba:	4815      	ldr	r0, [pc, #84]	; (8006110 <MX_GPIO_Init+0x15c>)
 80060bc:	f7fc f968 	bl	8002390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80060c0:	2304      	movs	r3, #4
 80060c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80060c4:	2300      	movs	r3, #0
 80060c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060c8:	2300      	movs	r3, #0
 80060ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80060cc:	f107 0314 	add.w	r3, r7, #20
 80060d0:	4619      	mov	r1, r3
 80060d2:	4810      	ldr	r0, [pc, #64]	; (8006114 <MX_GPIO_Init+0x160>)
 80060d4:	f7fc f95c 	bl	8002390 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 80060d8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80060dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80060de:	2301      	movs	r3, #1
 80060e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060e6:	2300      	movs	r3, #0
 80060e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80060ea:	f107 0314 	add.w	r3, r7, #20
 80060ee:	4619      	mov	r1, r3
 80060f0:	4805      	ldr	r0, [pc, #20]	; (8006108 <MX_GPIO_Init+0x154>)
 80060f2:	f7fc f94d 	bl	8002390 <HAL_GPIO_Init>

}
 80060f6:	bf00      	nop
 80060f8:	3728      	adds	r7, #40	; 0x28
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	40023800 	.word	0x40023800
 8006104:	40020800 	.word	0x40020800
 8006108:	40020c00 	.word	0x40020c00
 800610c:	10120000 	.word	0x10120000
 8006110:	40020000 	.word	0x40020000
 8006114:	40020400 	.word	0x40020400

08006118 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800611c:	f7fb fa46 	bl	80015ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006120:	f000 f814 	bl	800614c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006124:	f7ff ff46 	bl	8005fb4 <MX_GPIO_Init>
  MX_DMA_Init();
 8006128:	f7ff fef6 	bl	8005f18 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800612c:	f000 f9e0 	bl	80064f0 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8006130:	f000 f9b4 	bl	800649c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8006134:	f000 f988 	bl	8006448 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  debug_init();
 8006138:	f7ff fe70 	bl	8005e1c <debug_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  extern void queue_test(void);
	  queue_test();
 800613c:	f7ff fb96 	bl	800586c <queue_test>

	  HAL_Delay(1000);
 8006140:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006144:	f7fb faa4 	bl	8001690 <HAL_Delay>
  {
 8006148:	e7f8      	b.n	800613c <main+0x24>
	...

0800614c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b094      	sub	sp, #80	; 0x50
 8006150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006152:	f107 0320 	add.w	r3, r7, #32
 8006156:	2230      	movs	r2, #48	; 0x30
 8006158:	2100      	movs	r1, #0
 800615a:	4618      	mov	r0, r3
 800615c:	f000 fc39 	bl	80069d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006160:	f107 030c 	add.w	r3, r7, #12
 8006164:	2200      	movs	r2, #0
 8006166:	601a      	str	r2, [r3, #0]
 8006168:	605a      	str	r2, [r3, #4]
 800616a:	609a      	str	r2, [r3, #8]
 800616c:	60da      	str	r2, [r3, #12]
 800616e:	611a      	str	r2, [r3, #16]

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006170:	2300      	movs	r3, #0
 8006172:	60bb      	str	r3, [r7, #8]
 8006174:	4b28      	ldr	r3, [pc, #160]	; (8006218 <SystemClock_Config+0xcc>)
 8006176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006178:	4a27      	ldr	r2, [pc, #156]	; (8006218 <SystemClock_Config+0xcc>)
 800617a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800617e:	6413      	str	r3, [r2, #64]	; 0x40
 8006180:	4b25      	ldr	r3, [pc, #148]	; (8006218 <SystemClock_Config+0xcc>)
 8006182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006188:	60bb      	str	r3, [r7, #8]
 800618a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800618c:	2300      	movs	r3, #0
 800618e:	607b      	str	r3, [r7, #4]
 8006190:	4b22      	ldr	r3, [pc, #136]	; (800621c <SystemClock_Config+0xd0>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a21      	ldr	r2, [pc, #132]	; (800621c <SystemClock_Config+0xd0>)
 8006196:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800619a:	6013      	str	r3, [r2, #0]
 800619c:	4b1f      	ldr	r3, [pc, #124]	; (800621c <SystemClock_Config+0xd0>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061a4:	607b      	str	r3, [r7, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80061a8:	2301      	movs	r3, #1
 80061aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80061ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80061b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80061b2:	2302      	movs	r3, #2
 80061b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80061b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80061ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80061bc:	2308      	movs	r3, #8
 80061be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80061c0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80061c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80061c6:	2302      	movs	r3, #2
 80061c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80061ca:	2307      	movs	r3, #7
 80061cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80061ce:	f107 0320 	add.w	r3, r7, #32
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7fc fbfa 	bl	80029cc <HAL_RCC_OscConfig>
 80061d8:	4603      	mov	r3, r0
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d001      	beq.n	80061e2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80061de:	f000 f81f 	bl	8006220 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80061e2:	230f      	movs	r3, #15
 80061e4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80061e6:	2302      	movs	r3, #2
 80061e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80061ea:	2300      	movs	r3, #0
 80061ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80061ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80061f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80061f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80061fa:	f107 030c 	add.w	r3, r7, #12
 80061fe:	2105      	movs	r1, #5
 8006200:	4618      	mov	r0, r3
 8006202:	f7fc fed5 	bl	8002fb0 <HAL_RCC_ClockConfig>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800620c:	f000 f808 	bl	8006220 <Error_Handler>
  }
}
 8006210:	bf00      	nop
 8006212:	3750      	adds	r7, #80	; 0x50
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	40023800 	.word	0x40023800
 800621c:	40007000 	.word	0x40007000

08006220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006220:	b480      	push	{r7}
 8006222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006224:	bf00      	nop
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
 8006236:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
//	debug_error("Wrong parameters value: file %s on line %d\r\n", file, line);
  /* USER CODE END 6 */
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800624a:	2300      	movs	r3, #0
 800624c:	607b      	str	r3, [r7, #4]
 800624e:	4b10      	ldr	r3, [pc, #64]	; (8006290 <HAL_MspInit+0x4c>)
 8006250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006252:	4a0f      	ldr	r2, [pc, #60]	; (8006290 <HAL_MspInit+0x4c>)
 8006254:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006258:	6453      	str	r3, [r2, #68]	; 0x44
 800625a:	4b0d      	ldr	r3, [pc, #52]	; (8006290 <HAL_MspInit+0x4c>)
 800625c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800625e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006262:	607b      	str	r3, [r7, #4]
 8006264:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006266:	2300      	movs	r3, #0
 8006268:	603b      	str	r3, [r7, #0]
 800626a:	4b09      	ldr	r3, [pc, #36]	; (8006290 <HAL_MspInit+0x4c>)
 800626c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800626e:	4a08      	ldr	r2, [pc, #32]	; (8006290 <HAL_MspInit+0x4c>)
 8006270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006274:	6413      	str	r3, [r2, #64]	; 0x40
 8006276:	4b06      	ldr	r3, [pc, #24]	; (8006290 <HAL_MspInit+0x4c>)
 8006278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800627e:	603b      	str	r3, [r7, #0]
 8006280:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8006282:	2007      	movs	r0, #7
 8006284:	f7fb faf2 	bl	800186c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006288:	bf00      	nop
 800628a:	3708      	adds	r7, #8
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}
 8006290:	40023800 	.word	0x40023800

08006294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006294:	b480      	push	{r7}
 8006296:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006298:	bf00      	nop
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr

080062a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80062a2:	b480      	push	{r7}
 80062a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80062a6:	e7fe      	b.n	80062a6 <HardFault_Handler+0x4>

080062a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80062a8:	b480      	push	{r7}
 80062aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80062ac:	e7fe      	b.n	80062ac <MemManage_Handler+0x4>

080062ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80062ae:	b480      	push	{r7}
 80062b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80062b2:	e7fe      	b.n	80062b2 <BusFault_Handler+0x4>

080062b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80062b4:	b480      	push	{r7}
 80062b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80062b8:	e7fe      	b.n	80062b8 <UsageFault_Handler+0x4>

080062ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80062ba:	b480      	push	{r7}
 80062bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80062be:	bf00      	nop
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80062c8:	b480      	push	{r7}
 80062ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80062cc:	bf00      	nop
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr

080062d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80062d6:	b480      	push	{r7}
 80062d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80062da:	bf00      	nop
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80062e8:	f7fb f9b2 	bl	8001650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80062ec:	bf00      	nop
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80062f4:	4802      	ldr	r0, [pc, #8]	; (8006300 <DMA1_Stream1_IRQHandler+0x10>)
 80062f6:	f7fb fdd5 	bl	8001ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80062fa:	bf00      	nop
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	200002d8 	.word	0x200002d8

08006304 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8006308:	4802      	ldr	r0, [pc, #8]	; (8006314 <DMA1_Stream3_IRQHandler+0x10>)
 800630a:	f7fb fdcb 	bl	8001ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800630e:	bf00      	nop
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	20000378 	.word	0x20000378

08006318 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800631c:	4802      	ldr	r0, [pc, #8]	; (8006328 <DMA1_Stream6_IRQHandler+0x10>)
 800631e:	f7fb fdc1 	bl	8001ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8006322:	bf00      	nop
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	20000498 	.word	0x20000498

0800632c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006330:	4802      	ldr	r0, [pc, #8]	; (800633c <USART1_IRQHandler+0x10>)
 8006332:	f7fd fa0f 	bl	8003754 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006336:	bf00      	nop
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	200004f8 	.word	0x200004f8

08006340 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006344:	4802      	ldr	r0, [pc, #8]	; (8006350 <USART2_IRQHandler+0x10>)
 8006346:	f7fd fa05 	bl	8003754 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800634a:	bf00      	nop
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	20000538 	.word	0x20000538

08006354 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006358:	4802      	ldr	r0, [pc, #8]	; (8006364 <USART3_IRQHandler+0x10>)
 800635a:	f7fd f9fb 	bl	8003754 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800635e:	bf00      	nop
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	20000338 	.word	0x20000338

08006368 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800636c:	4802      	ldr	r0, [pc, #8]	; (8006378 <DMA2_Stream2_IRQHandler+0x10>)
 800636e:	f7fb fd99 	bl	8001ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8006372:	bf00      	nop
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	20000438 	.word	0x20000438

0800637c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8006380:	4802      	ldr	r0, [pc, #8]	; (800638c <DMA2_Stream7_IRQHandler+0x10>)
 8006382:	f7fb fd8f 	bl	8001ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8006386:	bf00      	nop
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	200003d8 	.word	0x200003d8

08006390 <_exit>:
	errno = ENOSYS;
	return -1;
}

void _exit(int32_t status)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
	while (1) {}		/* Make sure we hang here */
 8006398:	e7fe      	b.n	8006398 <_exit+0x8>
	...

0800639c <_sbrk>:
	errno = ENOSYS;
	return -1;
}

void * _sbrk(int32_t incr)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 80063a4:	4b0b      	ldr	r3, [pc, #44]	; (80063d4 <_sbrk+0x38>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d102      	bne.n	80063b2 <_sbrk+0x16>
		heap_end = & end;
 80063ac:	4b09      	ldr	r3, [pc, #36]	; (80063d4 <_sbrk+0x38>)
 80063ae:	4a0a      	ldr	r2, [pc, #40]	; (80063d8 <_sbrk+0x3c>)
 80063b0:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 80063b2:	4b08      	ldr	r3, [pc, #32]	; (80063d4 <_sbrk+0x38>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 80063b8:	4b06      	ldr	r3, [pc, #24]	; (80063d4 <_sbrk+0x38>)
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4413      	add	r3, r2
 80063c0:	4a04      	ldr	r2, [pc, #16]	; (80063d4 <_sbrk+0x38>)
 80063c2:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 80063c4:	68fb      	ldr	r3, [r7, #12]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3714      	adds	r7, #20
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	20000264 	.word	0x20000264
 80063d8:	2000057c 	.word	0x2000057c

080063dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80063e0:	4b16      	ldr	r3, [pc, #88]	; (800643c <SystemInit+0x60>)
 80063e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e6:	4a15      	ldr	r2, [pc, #84]	; (800643c <SystemInit+0x60>)
 80063e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80063ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80063f0:	4b13      	ldr	r3, [pc, #76]	; (8006440 <SystemInit+0x64>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a12      	ldr	r2, [pc, #72]	; (8006440 <SystemInit+0x64>)
 80063f6:	f043 0301 	orr.w	r3, r3, #1
 80063fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80063fc:	4b10      	ldr	r3, [pc, #64]	; (8006440 <SystemInit+0x64>)
 80063fe:	2200      	movs	r2, #0
 8006400:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006402:	4b0f      	ldr	r3, [pc, #60]	; (8006440 <SystemInit+0x64>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a0e      	ldr	r2, [pc, #56]	; (8006440 <SystemInit+0x64>)
 8006408:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800640c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006410:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006412:	4b0b      	ldr	r3, [pc, #44]	; (8006440 <SystemInit+0x64>)
 8006414:	4a0b      	ldr	r2, [pc, #44]	; (8006444 <SystemInit+0x68>)
 8006416:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006418:	4b09      	ldr	r3, [pc, #36]	; (8006440 <SystemInit+0x64>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a08      	ldr	r2, [pc, #32]	; (8006440 <SystemInit+0x64>)
 800641e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006422:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006424:	4b06      	ldr	r3, [pc, #24]	; (8006440 <SystemInit+0x64>)
 8006426:	2200      	movs	r2, #0
 8006428:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800642a:	4b04      	ldr	r3, [pc, #16]	; (800643c <SystemInit+0x60>)
 800642c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006430:	609a      	str	r2, [r3, #8]
#endif
}
 8006432:	bf00      	nop
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	e000ed00 	.word	0xe000ed00
 8006440:	40023800 	.word	0x40023800
 8006444:	24003010 	.word	0x24003010

08006448 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800644c:	4b11      	ldr	r3, [pc, #68]	; (8006494 <MX_USART1_UART_Init+0x4c>)
 800644e:	4a12      	ldr	r2, [pc, #72]	; (8006498 <MX_USART1_UART_Init+0x50>)
 8006450:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8006452:	4b10      	ldr	r3, [pc, #64]	; (8006494 <MX_USART1_UART_Init+0x4c>)
 8006454:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8006458:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800645a:	4b0e      	ldr	r3, [pc, #56]	; (8006494 <MX_USART1_UART_Init+0x4c>)
 800645c:	2200      	movs	r2, #0
 800645e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006460:	4b0c      	ldr	r3, [pc, #48]	; (8006494 <MX_USART1_UART_Init+0x4c>)
 8006462:	2200      	movs	r2, #0
 8006464:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006466:	4b0b      	ldr	r3, [pc, #44]	; (8006494 <MX_USART1_UART_Init+0x4c>)
 8006468:	2200      	movs	r2, #0
 800646a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800646c:	4b09      	ldr	r3, [pc, #36]	; (8006494 <MX_USART1_UART_Init+0x4c>)
 800646e:	220c      	movs	r2, #12
 8006470:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006472:	4b08      	ldr	r3, [pc, #32]	; (8006494 <MX_USART1_UART_Init+0x4c>)
 8006474:	2200      	movs	r2, #0
 8006476:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006478:	4b06      	ldr	r3, [pc, #24]	; (8006494 <MX_USART1_UART_Init+0x4c>)
 800647a:	2200      	movs	r2, #0
 800647c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800647e:	4805      	ldr	r0, [pc, #20]	; (8006494 <MX_USART1_UART_Init+0x4c>)
 8006480:	f7fd f82c 	bl	80034dc <HAL_UART_Init>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d001      	beq.n	800648e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800648a:	f7ff fec9 	bl	8006220 <Error_Handler>
  }

}
 800648e:	bf00      	nop
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	200004f8 	.word	0x200004f8
 8006498:	40011000 	.word	0x40011000

0800649c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80064a0:	4b11      	ldr	r3, [pc, #68]	; (80064e8 <MX_USART2_UART_Init+0x4c>)
 80064a2:	4a12      	ldr	r2, [pc, #72]	; (80064ec <MX_USART2_UART_Init+0x50>)
 80064a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 80064a6:	4b10      	ldr	r3, [pc, #64]	; (80064e8 <MX_USART2_UART_Init+0x4c>)
 80064a8:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 80064ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80064ae:	4b0e      	ldr	r3, [pc, #56]	; (80064e8 <MX_USART2_UART_Init+0x4c>)
 80064b0:	2200      	movs	r2, #0
 80064b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80064b4:	4b0c      	ldr	r3, [pc, #48]	; (80064e8 <MX_USART2_UART_Init+0x4c>)
 80064b6:	2200      	movs	r2, #0
 80064b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80064ba:	4b0b      	ldr	r3, [pc, #44]	; (80064e8 <MX_USART2_UART_Init+0x4c>)
 80064bc:	2200      	movs	r2, #0
 80064be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 80064c0:	4b09      	ldr	r3, [pc, #36]	; (80064e8 <MX_USART2_UART_Init+0x4c>)
 80064c2:	2208      	movs	r2, #8
 80064c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80064c6:	4b08      	ldr	r3, [pc, #32]	; (80064e8 <MX_USART2_UART_Init+0x4c>)
 80064c8:	2200      	movs	r2, #0
 80064ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80064cc:	4b06      	ldr	r3, [pc, #24]	; (80064e8 <MX_USART2_UART_Init+0x4c>)
 80064ce:	2200      	movs	r2, #0
 80064d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80064d2:	4805      	ldr	r0, [pc, #20]	; (80064e8 <MX_USART2_UART_Init+0x4c>)
 80064d4:	f7fd f802 	bl	80034dc <HAL_UART_Init>
 80064d8:	4603      	mov	r3, r0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d001      	beq.n	80064e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80064de:	f7ff fe9f 	bl	8006220 <Error_Handler>
  }

}
 80064e2:	bf00      	nop
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	20000538 	.word	0x20000538
 80064ec:	40004400 	.word	0x40004400

080064f0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80064f4:	4b11      	ldr	r3, [pc, #68]	; (800653c <MX_USART3_UART_Init+0x4c>)
 80064f6:	4a12      	ldr	r2, [pc, #72]	; (8006540 <MX_USART3_UART_Init+0x50>)
 80064f8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80064fa:	4b10      	ldr	r3, [pc, #64]	; (800653c <MX_USART3_UART_Init+0x4c>)
 80064fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006500:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006502:	4b0e      	ldr	r3, [pc, #56]	; (800653c <MX_USART3_UART_Init+0x4c>)
 8006504:	2200      	movs	r2, #0
 8006506:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006508:	4b0c      	ldr	r3, [pc, #48]	; (800653c <MX_USART3_UART_Init+0x4c>)
 800650a:	2200      	movs	r2, #0
 800650c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800650e:	4b0b      	ldr	r3, [pc, #44]	; (800653c <MX_USART3_UART_Init+0x4c>)
 8006510:	2200      	movs	r2, #0
 8006512:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006514:	4b09      	ldr	r3, [pc, #36]	; (800653c <MX_USART3_UART_Init+0x4c>)
 8006516:	220c      	movs	r2, #12
 8006518:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800651a:	4b08      	ldr	r3, [pc, #32]	; (800653c <MX_USART3_UART_Init+0x4c>)
 800651c:	2200      	movs	r2, #0
 800651e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006520:	4b06      	ldr	r3, [pc, #24]	; (800653c <MX_USART3_UART_Init+0x4c>)
 8006522:	2200      	movs	r2, #0
 8006524:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006526:	4805      	ldr	r0, [pc, #20]	; (800653c <MX_USART3_UART_Init+0x4c>)
 8006528:	f7fc ffd8 	bl	80034dc <HAL_UART_Init>
 800652c:	4603      	mov	r3, r0
 800652e:	2b00      	cmp	r3, #0
 8006530:	d001      	beq.n	8006536 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8006532:	f7ff fe75 	bl	8006220 <Error_Handler>
  }

}
 8006536:	bf00      	nop
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	20000338 	.word	0x20000338
 8006540:	40004800 	.word	0x40004800

08006544 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b08e      	sub	sp, #56	; 0x38
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800654c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006550:	2200      	movs	r2, #0
 8006552:	601a      	str	r2, [r3, #0]
 8006554:	605a      	str	r2, [r3, #4]
 8006556:	609a      	str	r2, [r3, #8]
 8006558:	60da      	str	r2, [r3, #12]
 800655a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a7e      	ldr	r2, [pc, #504]	; (800675c <HAL_UART_MspInit+0x218>)
 8006562:	4293      	cmp	r3, r2
 8006564:	f040 8092 	bne.w	800668c <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006568:	2300      	movs	r3, #0
 800656a:	623b      	str	r3, [r7, #32]
 800656c:	4b7c      	ldr	r3, [pc, #496]	; (8006760 <HAL_UART_MspInit+0x21c>)
 800656e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006570:	4a7b      	ldr	r2, [pc, #492]	; (8006760 <HAL_UART_MspInit+0x21c>)
 8006572:	f043 0310 	orr.w	r3, r3, #16
 8006576:	6453      	str	r3, [r2, #68]	; 0x44
 8006578:	4b79      	ldr	r3, [pc, #484]	; (8006760 <HAL_UART_MspInit+0x21c>)
 800657a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800657c:	f003 0310 	and.w	r3, r3, #16
 8006580:	623b      	str	r3, [r7, #32]
 8006582:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006584:	2300      	movs	r3, #0
 8006586:	61fb      	str	r3, [r7, #28]
 8006588:	4b75      	ldr	r3, [pc, #468]	; (8006760 <HAL_UART_MspInit+0x21c>)
 800658a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800658c:	4a74      	ldr	r2, [pc, #464]	; (8006760 <HAL_UART_MspInit+0x21c>)
 800658e:	f043 0301 	orr.w	r3, r3, #1
 8006592:	6313      	str	r3, [r2, #48]	; 0x30
 8006594:	4b72      	ldr	r3, [pc, #456]	; (8006760 <HAL_UART_MspInit+0x21c>)
 8006596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	61fb      	str	r3, [r7, #28]
 800659e:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80065a0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80065a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065a6:	2302      	movs	r3, #2
 80065a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80065aa:	2301      	movs	r3, #1
 80065ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80065ae:	2303      	movs	r3, #3
 80065b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80065b2:	2307      	movs	r3, #7
 80065b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065ba:	4619      	mov	r1, r3
 80065bc:	4869      	ldr	r0, [pc, #420]	; (8006764 <HAL_UART_MspInit+0x220>)
 80065be:	f7fb fee7 	bl	8002390 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80065c2:	4b69      	ldr	r3, [pc, #420]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065c4:	4a69      	ldr	r2, [pc, #420]	; (800676c <HAL_UART_MspInit+0x228>)
 80065c6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80065c8:	4b67      	ldr	r3, [pc, #412]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80065ce:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80065d0:	4b65      	ldr	r3, [pc, #404]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065d2:	2200      	movs	r2, #0
 80065d4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80065d6:	4b64      	ldr	r3, [pc, #400]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065d8:	2200      	movs	r2, #0
 80065da:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80065dc:	4b62      	ldr	r3, [pc, #392]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80065e2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80065e4:	4b60      	ldr	r3, [pc, #384]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065e6:	2200      	movs	r2, #0
 80065e8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80065ea:	4b5f      	ldr	r3, [pc, #380]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065ec:	2200      	movs	r2, #0
 80065ee:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80065f0:	4b5d      	ldr	r3, [pc, #372]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80065f6:	4b5c      	ldr	r3, [pc, #368]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065f8:	2200      	movs	r2, #0
 80065fa:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80065fc:	4b5a      	ldr	r3, [pc, #360]	; (8006768 <HAL_UART_MspInit+0x224>)
 80065fe:	2200      	movs	r2, #0
 8006600:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8006602:	4859      	ldr	r0, [pc, #356]	; (8006768 <HAL_UART_MspInit+0x224>)
 8006604:	f7fb f9a2 	bl	800194c <HAL_DMA_Init>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800660e:	f7ff fe07 	bl	8006220 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a54      	ldr	r2, [pc, #336]	; (8006768 <HAL_UART_MspInit+0x224>)
 8006616:	635a      	str	r2, [r3, #52]	; 0x34
 8006618:	4a53      	ldr	r2, [pc, #332]	; (8006768 <HAL_UART_MspInit+0x224>)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800661e:	4b54      	ldr	r3, [pc, #336]	; (8006770 <HAL_UART_MspInit+0x22c>)
 8006620:	4a54      	ldr	r2, [pc, #336]	; (8006774 <HAL_UART_MspInit+0x230>)
 8006622:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8006624:	4b52      	ldr	r3, [pc, #328]	; (8006770 <HAL_UART_MspInit+0x22c>)
 8006626:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800662a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800662c:	4b50      	ldr	r3, [pc, #320]	; (8006770 <HAL_UART_MspInit+0x22c>)
 800662e:	2240      	movs	r2, #64	; 0x40
 8006630:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006632:	4b4f      	ldr	r3, [pc, #316]	; (8006770 <HAL_UART_MspInit+0x22c>)
 8006634:	2200      	movs	r2, #0
 8006636:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006638:	4b4d      	ldr	r3, [pc, #308]	; (8006770 <HAL_UART_MspInit+0x22c>)
 800663a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800663e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006640:	4b4b      	ldr	r3, [pc, #300]	; (8006770 <HAL_UART_MspInit+0x22c>)
 8006642:	2200      	movs	r2, #0
 8006644:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006646:	4b4a      	ldr	r3, [pc, #296]	; (8006770 <HAL_UART_MspInit+0x22c>)
 8006648:	2200      	movs	r2, #0
 800664a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800664c:	4b48      	ldr	r3, [pc, #288]	; (8006770 <HAL_UART_MspInit+0x22c>)
 800664e:	2200      	movs	r2, #0
 8006650:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006652:	4b47      	ldr	r3, [pc, #284]	; (8006770 <HAL_UART_MspInit+0x22c>)
 8006654:	2200      	movs	r2, #0
 8006656:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006658:	4b45      	ldr	r3, [pc, #276]	; (8006770 <HAL_UART_MspInit+0x22c>)
 800665a:	2200      	movs	r2, #0
 800665c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800665e:	4844      	ldr	r0, [pc, #272]	; (8006770 <HAL_UART_MspInit+0x22c>)
 8006660:	f7fb f974 	bl	800194c <HAL_DMA_Init>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d001      	beq.n	800666e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800666a:	f7ff fdd9 	bl	8006220 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a3f      	ldr	r2, [pc, #252]	; (8006770 <HAL_UART_MspInit+0x22c>)
 8006672:	631a      	str	r2, [r3, #48]	; 0x30
 8006674:	4a3e      	ldr	r2, [pc, #248]	; (8006770 <HAL_UART_MspInit+0x22c>)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800667a:	2200      	movs	r2, #0
 800667c:	2100      	movs	r1, #0
 800667e:	2025      	movs	r0, #37	; 0x25
 8006680:	f7fb f914 	bl	80018ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006684:	2025      	movs	r0, #37	; 0x25
 8006686:	f7fb f93d 	bl	8001904 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800668a:	e112      	b.n	80068b2 <HAL_UART_MspInit+0x36e>
  else if(uartHandle->Instance==USART2)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a39      	ldr	r2, [pc, #228]	; (8006778 <HAL_UART_MspInit+0x234>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d176      	bne.n	8006784 <HAL_UART_MspInit+0x240>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006696:	2300      	movs	r3, #0
 8006698:	61bb      	str	r3, [r7, #24]
 800669a:	4b31      	ldr	r3, [pc, #196]	; (8006760 <HAL_UART_MspInit+0x21c>)
 800669c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800669e:	4a30      	ldr	r2, [pc, #192]	; (8006760 <HAL_UART_MspInit+0x21c>)
 80066a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066a4:	6413      	str	r3, [r2, #64]	; 0x40
 80066a6:	4b2e      	ldr	r3, [pc, #184]	; (8006760 <HAL_UART_MspInit+0x21c>)
 80066a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066ae:	61bb      	str	r3, [r7, #24]
 80066b0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066b2:	2300      	movs	r3, #0
 80066b4:	617b      	str	r3, [r7, #20]
 80066b6:	4b2a      	ldr	r3, [pc, #168]	; (8006760 <HAL_UART_MspInit+0x21c>)
 80066b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ba:	4a29      	ldr	r2, [pc, #164]	; (8006760 <HAL_UART_MspInit+0x21c>)
 80066bc:	f043 0301 	orr.w	r3, r3, #1
 80066c0:	6313      	str	r3, [r2, #48]	; 0x30
 80066c2:	4b27      	ldr	r3, [pc, #156]	; (8006760 <HAL_UART_MspInit+0x21c>)
 80066c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c6:	f003 0301 	and.w	r3, r3, #1
 80066ca:	617b      	str	r3, [r7, #20]
 80066cc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80066ce:	230c      	movs	r3, #12
 80066d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066d2:	2302      	movs	r3, #2
 80066d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80066d6:	2301      	movs	r3, #1
 80066d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80066da:	2303      	movs	r3, #3
 80066dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80066de:	2307      	movs	r3, #7
 80066e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066e6:	4619      	mov	r1, r3
 80066e8:	481e      	ldr	r0, [pc, #120]	; (8006764 <HAL_UART_MspInit+0x220>)
 80066ea:	f7fb fe51 	bl	8002390 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80066ee:	4b23      	ldr	r3, [pc, #140]	; (800677c <HAL_UART_MspInit+0x238>)
 80066f0:	4a23      	ldr	r2, [pc, #140]	; (8006780 <HAL_UART_MspInit+0x23c>)
 80066f2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80066f4:	4b21      	ldr	r3, [pc, #132]	; (800677c <HAL_UART_MspInit+0x238>)
 80066f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80066fa:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80066fc:	4b1f      	ldr	r3, [pc, #124]	; (800677c <HAL_UART_MspInit+0x238>)
 80066fe:	2240      	movs	r2, #64	; 0x40
 8006700:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006702:	4b1e      	ldr	r3, [pc, #120]	; (800677c <HAL_UART_MspInit+0x238>)
 8006704:	2200      	movs	r2, #0
 8006706:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006708:	4b1c      	ldr	r3, [pc, #112]	; (800677c <HAL_UART_MspInit+0x238>)
 800670a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800670e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006710:	4b1a      	ldr	r3, [pc, #104]	; (800677c <HAL_UART_MspInit+0x238>)
 8006712:	2200      	movs	r2, #0
 8006714:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006716:	4b19      	ldr	r3, [pc, #100]	; (800677c <HAL_UART_MspInit+0x238>)
 8006718:	2200      	movs	r2, #0
 800671a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800671c:	4b17      	ldr	r3, [pc, #92]	; (800677c <HAL_UART_MspInit+0x238>)
 800671e:	2200      	movs	r2, #0
 8006720:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006722:	4b16      	ldr	r3, [pc, #88]	; (800677c <HAL_UART_MspInit+0x238>)
 8006724:	2200      	movs	r2, #0
 8006726:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006728:	4b14      	ldr	r3, [pc, #80]	; (800677c <HAL_UART_MspInit+0x238>)
 800672a:	2200      	movs	r2, #0
 800672c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800672e:	4813      	ldr	r0, [pc, #76]	; (800677c <HAL_UART_MspInit+0x238>)
 8006730:	f7fb f90c 	bl	800194c <HAL_DMA_Init>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d001      	beq.n	800673e <HAL_UART_MspInit+0x1fa>
      Error_Handler();
 800673a:	f7ff fd71 	bl	8006220 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	4a0e      	ldr	r2, [pc, #56]	; (800677c <HAL_UART_MspInit+0x238>)
 8006742:	631a      	str	r2, [r3, #48]	; 0x30
 8006744:	4a0d      	ldr	r2, [pc, #52]	; (800677c <HAL_UART_MspInit+0x238>)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800674a:	2200      	movs	r2, #0
 800674c:	2100      	movs	r1, #0
 800674e:	2026      	movs	r0, #38	; 0x26
 8006750:	f7fb f8ac 	bl	80018ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006754:	2026      	movs	r0, #38	; 0x26
 8006756:	f7fb f8d5 	bl	8001904 <HAL_NVIC_EnableIRQ>
}
 800675a:	e0aa      	b.n	80068b2 <HAL_UART_MspInit+0x36e>
 800675c:	40011000 	.word	0x40011000
 8006760:	40023800 	.word	0x40023800
 8006764:	40020000 	.word	0x40020000
 8006768:	20000438 	.word	0x20000438
 800676c:	40026440 	.word	0x40026440
 8006770:	200003d8 	.word	0x200003d8
 8006774:	400264b8 	.word	0x400264b8
 8006778:	40004400 	.word	0x40004400
 800677c:	20000498 	.word	0x20000498
 8006780:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a4c      	ldr	r2, [pc, #304]	; (80068bc <HAL_UART_MspInit+0x378>)
 800678a:	4293      	cmp	r3, r2
 800678c:	f040 8091 	bne.w	80068b2 <HAL_UART_MspInit+0x36e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006790:	2300      	movs	r3, #0
 8006792:	613b      	str	r3, [r7, #16]
 8006794:	4b4a      	ldr	r3, [pc, #296]	; (80068c0 <HAL_UART_MspInit+0x37c>)
 8006796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006798:	4a49      	ldr	r2, [pc, #292]	; (80068c0 <HAL_UART_MspInit+0x37c>)
 800679a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800679e:	6413      	str	r3, [r2, #64]	; 0x40
 80067a0:	4b47      	ldr	r3, [pc, #284]	; (80068c0 <HAL_UART_MspInit+0x37c>)
 80067a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067a8:	613b      	str	r3, [r7, #16]
 80067aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80067ac:	2300      	movs	r3, #0
 80067ae:	60fb      	str	r3, [r7, #12]
 80067b0:	4b43      	ldr	r3, [pc, #268]	; (80068c0 <HAL_UART_MspInit+0x37c>)
 80067b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b4:	4a42      	ldr	r2, [pc, #264]	; (80068c0 <HAL_UART_MspInit+0x37c>)
 80067b6:	f043 0302 	orr.w	r3, r3, #2
 80067ba:	6313      	str	r3, [r2, #48]	; 0x30
 80067bc:	4b40      	ldr	r3, [pc, #256]	; (80068c0 <HAL_UART_MspInit+0x37c>)
 80067be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c0:	f003 0302 	and.w	r3, r3, #2
 80067c4:	60fb      	str	r3, [r7, #12]
 80067c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80067c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80067cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067ce:	2302      	movs	r3, #2
 80067d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80067d2:	2301      	movs	r3, #1
 80067d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067d6:	2303      	movs	r3, #3
 80067d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80067da:	2307      	movs	r3, #7
 80067dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80067e2:	4619      	mov	r1, r3
 80067e4:	4837      	ldr	r0, [pc, #220]	; (80068c4 <HAL_UART_MspInit+0x380>)
 80067e6:	f7fb fdd3 	bl	8002390 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80067ea:	4b37      	ldr	r3, [pc, #220]	; (80068c8 <HAL_UART_MspInit+0x384>)
 80067ec:	4a37      	ldr	r2, [pc, #220]	; (80068cc <HAL_UART_MspInit+0x388>)
 80067ee:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80067f0:	4b35      	ldr	r3, [pc, #212]	; (80068c8 <HAL_UART_MspInit+0x384>)
 80067f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80067f6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80067f8:	4b33      	ldr	r3, [pc, #204]	; (80068c8 <HAL_UART_MspInit+0x384>)
 80067fa:	2200      	movs	r2, #0
 80067fc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80067fe:	4b32      	ldr	r3, [pc, #200]	; (80068c8 <HAL_UART_MspInit+0x384>)
 8006800:	2200      	movs	r2, #0
 8006802:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006804:	4b30      	ldr	r3, [pc, #192]	; (80068c8 <HAL_UART_MspInit+0x384>)
 8006806:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800680a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800680c:	4b2e      	ldr	r3, [pc, #184]	; (80068c8 <HAL_UART_MspInit+0x384>)
 800680e:	2200      	movs	r2, #0
 8006810:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006812:	4b2d      	ldr	r3, [pc, #180]	; (80068c8 <HAL_UART_MspInit+0x384>)
 8006814:	2200      	movs	r2, #0
 8006816:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8006818:	4b2b      	ldr	r3, [pc, #172]	; (80068c8 <HAL_UART_MspInit+0x384>)
 800681a:	2200      	movs	r2, #0
 800681c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800681e:	4b2a      	ldr	r3, [pc, #168]	; (80068c8 <HAL_UART_MspInit+0x384>)
 8006820:	2200      	movs	r2, #0
 8006822:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006824:	4b28      	ldr	r3, [pc, #160]	; (80068c8 <HAL_UART_MspInit+0x384>)
 8006826:	2200      	movs	r2, #0
 8006828:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800682a:	4827      	ldr	r0, [pc, #156]	; (80068c8 <HAL_UART_MspInit+0x384>)
 800682c:	f7fb f88e 	bl	800194c <HAL_DMA_Init>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <HAL_UART_MspInit+0x2f6>
      Error_Handler();
 8006836:	f7ff fcf3 	bl	8006220 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a22      	ldr	r2, [pc, #136]	; (80068c8 <HAL_UART_MspInit+0x384>)
 800683e:	635a      	str	r2, [r3, #52]	; 0x34
 8006840:	4a21      	ldr	r2, [pc, #132]	; (80068c8 <HAL_UART_MspInit+0x384>)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8006846:	4b22      	ldr	r3, [pc, #136]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 8006848:	4a22      	ldr	r2, [pc, #136]	; (80068d4 <HAL_UART_MspInit+0x390>)
 800684a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800684c:	4b20      	ldr	r3, [pc, #128]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 800684e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006852:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006854:	4b1e      	ldr	r3, [pc, #120]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 8006856:	2240      	movs	r2, #64	; 0x40
 8006858:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800685a:	4b1d      	ldr	r3, [pc, #116]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 800685c:	2200      	movs	r2, #0
 800685e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006860:	4b1b      	ldr	r3, [pc, #108]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 8006862:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006866:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006868:	4b19      	ldr	r3, [pc, #100]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 800686a:	2200      	movs	r2, #0
 800686c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800686e:	4b18      	ldr	r3, [pc, #96]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 8006870:	2200      	movs	r2, #0
 8006872:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8006874:	4b16      	ldr	r3, [pc, #88]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 8006876:	2200      	movs	r2, #0
 8006878:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800687a:	4b15      	ldr	r3, [pc, #84]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 800687c:	2200      	movs	r2, #0
 800687e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006880:	4b13      	ldr	r3, [pc, #76]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 8006882:	2200      	movs	r2, #0
 8006884:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8006886:	4812      	ldr	r0, [pc, #72]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 8006888:	f7fb f860 	bl	800194c <HAL_DMA_Init>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d001      	beq.n	8006896 <HAL_UART_MspInit+0x352>
      Error_Handler();
 8006892:	f7ff fcc5 	bl	8006220 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a0d      	ldr	r2, [pc, #52]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 800689a:	631a      	str	r2, [r3, #48]	; 0x30
 800689c:	4a0c      	ldr	r2, [pc, #48]	; (80068d0 <HAL_UART_MspInit+0x38c>)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80068a2:	2200      	movs	r2, #0
 80068a4:	2100      	movs	r1, #0
 80068a6:	2027      	movs	r0, #39	; 0x27
 80068a8:	f7fb f800 	bl	80018ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80068ac:	2027      	movs	r0, #39	; 0x27
 80068ae:	f7fb f829 	bl	8001904 <HAL_NVIC_EnableIRQ>
}
 80068b2:	bf00      	nop
 80068b4:	3738      	adds	r7, #56	; 0x38
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	40004800 	.word	0x40004800
 80068c0:	40023800 	.word	0x40023800
 80068c4:	40020400 	.word	0x40020400
 80068c8:	200002d8 	.word	0x200002d8
 80068cc:	40026028 	.word	0x40026028
 80068d0:	20000378 	.word	0x20000378
 80068d4:	40026058 	.word	0x40026058

080068d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80068d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006910 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80068dc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80068de:	e003      	b.n	80068e8 <LoopCopyDataInit>

080068e0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80068e0:	4b0c      	ldr	r3, [pc, #48]	; (8006914 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80068e2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80068e4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80068e6:	3104      	adds	r1, #4

080068e8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80068e8:	480b      	ldr	r0, [pc, #44]	; (8006918 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80068ea:	4b0c      	ldr	r3, [pc, #48]	; (800691c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80068ec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80068ee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80068f0:	d3f6      	bcc.n	80068e0 <CopyDataInit>
  ldr  r2, =_sbss
 80068f2:	4a0b      	ldr	r2, [pc, #44]	; (8006920 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80068f4:	e002      	b.n	80068fc <LoopFillZerobss>

080068f6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80068f6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80068f8:	f842 3b04 	str.w	r3, [r2], #4

080068fc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80068fc:	4b09      	ldr	r3, [pc, #36]	; (8006924 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80068fe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006900:	d3f9      	bcc.n	80068f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006902:	f7ff fd6b 	bl	80063dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006906:	f000 f825 	bl	8006954 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800690a:	f7ff fc05 	bl	8006118 <main>
  bx  lr    
 800690e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006910:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006914:	080089d0 	.word	0x080089d0
  ldr  r0, =_sdata
 8006918:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800691c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8006920:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8006924:	2000057c 	.word	0x2000057c

08006928 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006928:	e7fe      	b.n	8006928 <ADC_IRQHandler>
	...

0800692c <exit>:
 800692c:	b508      	push	{r3, lr}
 800692e:	4b07      	ldr	r3, [pc, #28]	; (800694c <exit+0x20>)
 8006930:	4604      	mov	r4, r0
 8006932:	b113      	cbz	r3, 800693a <exit+0xe>
 8006934:	2100      	movs	r1, #0
 8006936:	f3af 8000 	nop.w
 800693a:	4b05      	ldr	r3, [pc, #20]	; (8006950 <exit+0x24>)
 800693c:	6818      	ldr	r0, [r3, #0]
 800693e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006940:	b103      	cbz	r3, 8006944 <exit+0x18>
 8006942:	4798      	blx	r3
 8006944:	4620      	mov	r0, r4
 8006946:	f7ff fd23 	bl	8006390 <_exit>
 800694a:	bf00      	nop
 800694c:	00000000 	.word	0x00000000
 8006950:	080087a4 	.word	0x080087a4

08006954 <__libc_init_array>:
 8006954:	b570      	push	{r4, r5, r6, lr}
 8006956:	4e0d      	ldr	r6, [pc, #52]	; (800698c <__libc_init_array+0x38>)
 8006958:	4c0d      	ldr	r4, [pc, #52]	; (8006990 <__libc_init_array+0x3c>)
 800695a:	1ba4      	subs	r4, r4, r6
 800695c:	10a4      	asrs	r4, r4, #2
 800695e:	2500      	movs	r5, #0
 8006960:	42a5      	cmp	r5, r4
 8006962:	d109      	bne.n	8006978 <__libc_init_array+0x24>
 8006964:	4e0b      	ldr	r6, [pc, #44]	; (8006994 <__libc_init_array+0x40>)
 8006966:	4c0c      	ldr	r4, [pc, #48]	; (8006998 <__libc_init_array+0x44>)
 8006968:	f000 fd4a 	bl	8007400 <_init>
 800696c:	1ba4      	subs	r4, r4, r6
 800696e:	10a4      	asrs	r4, r4, #2
 8006970:	2500      	movs	r5, #0
 8006972:	42a5      	cmp	r5, r4
 8006974:	d105      	bne.n	8006982 <__libc_init_array+0x2e>
 8006976:	bd70      	pop	{r4, r5, r6, pc}
 8006978:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800697c:	4798      	blx	r3
 800697e:	3501      	adds	r5, #1
 8006980:	e7ee      	b.n	8006960 <__libc_init_array+0xc>
 8006982:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006986:	4798      	blx	r3
 8006988:	3501      	adds	r5, #1
 800698a:	e7f2      	b.n	8006972 <__libc_init_array+0x1e>
 800698c:	080089c8 	.word	0x080089c8
 8006990:	080089c8 	.word	0x080089c8
 8006994:	080089c8 	.word	0x080089c8
 8006998:	080089cc 	.word	0x080089cc

0800699c <malloc>:
 800699c:	4b02      	ldr	r3, [pc, #8]	; (80069a8 <malloc+0xc>)
 800699e:	4601      	mov	r1, r0
 80069a0:	6818      	ldr	r0, [r3, #0]
 80069a2:	f000 b86d 	b.w	8006a80 <_malloc_r>
 80069a6:	bf00      	nop
 80069a8:	2000000c 	.word	0x2000000c

080069ac <free>:
 80069ac:	4b02      	ldr	r3, [pc, #8]	; (80069b8 <free+0xc>)
 80069ae:	4601      	mov	r1, r0
 80069b0:	6818      	ldr	r0, [r3, #0]
 80069b2:	f000 b817 	b.w	80069e4 <_free_r>
 80069b6:	bf00      	nop
 80069b8:	2000000c 	.word	0x2000000c

080069bc <memcpy>:
 80069bc:	b510      	push	{r4, lr}
 80069be:	1e43      	subs	r3, r0, #1
 80069c0:	440a      	add	r2, r1
 80069c2:	4291      	cmp	r1, r2
 80069c4:	d100      	bne.n	80069c8 <memcpy+0xc>
 80069c6:	bd10      	pop	{r4, pc}
 80069c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069d0:	e7f7      	b.n	80069c2 <memcpy+0x6>

080069d2 <memset>:
 80069d2:	4402      	add	r2, r0
 80069d4:	4603      	mov	r3, r0
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d100      	bne.n	80069dc <memset+0xa>
 80069da:	4770      	bx	lr
 80069dc:	f803 1b01 	strb.w	r1, [r3], #1
 80069e0:	e7f9      	b.n	80069d6 <memset+0x4>
	...

080069e4 <_free_r>:
 80069e4:	b538      	push	{r3, r4, r5, lr}
 80069e6:	4605      	mov	r5, r0
 80069e8:	2900      	cmp	r1, #0
 80069ea:	d045      	beq.n	8006a78 <_free_r+0x94>
 80069ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069f0:	1f0c      	subs	r4, r1, #4
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	bfb8      	it	lt
 80069f6:	18e4      	addlt	r4, r4, r3
 80069f8:	f000 f9be 	bl	8006d78 <__malloc_lock>
 80069fc:	4a1f      	ldr	r2, [pc, #124]	; (8006a7c <_free_r+0x98>)
 80069fe:	6813      	ldr	r3, [r2, #0]
 8006a00:	4610      	mov	r0, r2
 8006a02:	b933      	cbnz	r3, 8006a12 <_free_r+0x2e>
 8006a04:	6063      	str	r3, [r4, #4]
 8006a06:	6014      	str	r4, [r2, #0]
 8006a08:	4628      	mov	r0, r5
 8006a0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a0e:	f000 b9b4 	b.w	8006d7a <__malloc_unlock>
 8006a12:	42a3      	cmp	r3, r4
 8006a14:	d90c      	bls.n	8006a30 <_free_r+0x4c>
 8006a16:	6821      	ldr	r1, [r4, #0]
 8006a18:	1862      	adds	r2, r4, r1
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	bf04      	itt	eq
 8006a1e:	681a      	ldreq	r2, [r3, #0]
 8006a20:	685b      	ldreq	r3, [r3, #4]
 8006a22:	6063      	str	r3, [r4, #4]
 8006a24:	bf04      	itt	eq
 8006a26:	1852      	addeq	r2, r2, r1
 8006a28:	6022      	streq	r2, [r4, #0]
 8006a2a:	6004      	str	r4, [r0, #0]
 8006a2c:	e7ec      	b.n	8006a08 <_free_r+0x24>
 8006a2e:	4613      	mov	r3, r2
 8006a30:	685a      	ldr	r2, [r3, #4]
 8006a32:	b10a      	cbz	r2, 8006a38 <_free_r+0x54>
 8006a34:	42a2      	cmp	r2, r4
 8006a36:	d9fa      	bls.n	8006a2e <_free_r+0x4a>
 8006a38:	6819      	ldr	r1, [r3, #0]
 8006a3a:	1858      	adds	r0, r3, r1
 8006a3c:	42a0      	cmp	r0, r4
 8006a3e:	d10b      	bne.n	8006a58 <_free_r+0x74>
 8006a40:	6820      	ldr	r0, [r4, #0]
 8006a42:	4401      	add	r1, r0
 8006a44:	1858      	adds	r0, r3, r1
 8006a46:	4282      	cmp	r2, r0
 8006a48:	6019      	str	r1, [r3, #0]
 8006a4a:	d1dd      	bne.n	8006a08 <_free_r+0x24>
 8006a4c:	6810      	ldr	r0, [r2, #0]
 8006a4e:	6852      	ldr	r2, [r2, #4]
 8006a50:	605a      	str	r2, [r3, #4]
 8006a52:	4401      	add	r1, r0
 8006a54:	6019      	str	r1, [r3, #0]
 8006a56:	e7d7      	b.n	8006a08 <_free_r+0x24>
 8006a58:	d902      	bls.n	8006a60 <_free_r+0x7c>
 8006a5a:	230c      	movs	r3, #12
 8006a5c:	602b      	str	r3, [r5, #0]
 8006a5e:	e7d3      	b.n	8006a08 <_free_r+0x24>
 8006a60:	6820      	ldr	r0, [r4, #0]
 8006a62:	1821      	adds	r1, r4, r0
 8006a64:	428a      	cmp	r2, r1
 8006a66:	bf04      	itt	eq
 8006a68:	6811      	ldreq	r1, [r2, #0]
 8006a6a:	6852      	ldreq	r2, [r2, #4]
 8006a6c:	6062      	str	r2, [r4, #4]
 8006a6e:	bf04      	itt	eq
 8006a70:	1809      	addeq	r1, r1, r0
 8006a72:	6021      	streq	r1, [r4, #0]
 8006a74:	605c      	str	r4, [r3, #4]
 8006a76:	e7c7      	b.n	8006a08 <_free_r+0x24>
 8006a78:	bd38      	pop	{r3, r4, r5, pc}
 8006a7a:	bf00      	nop
 8006a7c:	20000268 	.word	0x20000268

08006a80 <_malloc_r>:
 8006a80:	b570      	push	{r4, r5, r6, lr}
 8006a82:	1ccd      	adds	r5, r1, #3
 8006a84:	f025 0503 	bic.w	r5, r5, #3
 8006a88:	3508      	adds	r5, #8
 8006a8a:	2d0c      	cmp	r5, #12
 8006a8c:	bf38      	it	cc
 8006a8e:	250c      	movcc	r5, #12
 8006a90:	2d00      	cmp	r5, #0
 8006a92:	4606      	mov	r6, r0
 8006a94:	db01      	blt.n	8006a9a <_malloc_r+0x1a>
 8006a96:	42a9      	cmp	r1, r5
 8006a98:	d903      	bls.n	8006aa2 <_malloc_r+0x22>
 8006a9a:	230c      	movs	r3, #12
 8006a9c:	6033      	str	r3, [r6, #0]
 8006a9e:	2000      	movs	r0, #0
 8006aa0:	bd70      	pop	{r4, r5, r6, pc}
 8006aa2:	f000 f969 	bl	8006d78 <__malloc_lock>
 8006aa6:	4a21      	ldr	r2, [pc, #132]	; (8006b2c <_malloc_r+0xac>)
 8006aa8:	6814      	ldr	r4, [r2, #0]
 8006aaa:	4621      	mov	r1, r4
 8006aac:	b991      	cbnz	r1, 8006ad4 <_malloc_r+0x54>
 8006aae:	4c20      	ldr	r4, [pc, #128]	; (8006b30 <_malloc_r+0xb0>)
 8006ab0:	6823      	ldr	r3, [r4, #0]
 8006ab2:	b91b      	cbnz	r3, 8006abc <_malloc_r+0x3c>
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	f000 f83d 	bl	8006b34 <_sbrk_r>
 8006aba:	6020      	str	r0, [r4, #0]
 8006abc:	4629      	mov	r1, r5
 8006abe:	4630      	mov	r0, r6
 8006ac0:	f000 f838 	bl	8006b34 <_sbrk_r>
 8006ac4:	1c43      	adds	r3, r0, #1
 8006ac6:	d124      	bne.n	8006b12 <_malloc_r+0x92>
 8006ac8:	230c      	movs	r3, #12
 8006aca:	6033      	str	r3, [r6, #0]
 8006acc:	4630      	mov	r0, r6
 8006ace:	f000 f954 	bl	8006d7a <__malloc_unlock>
 8006ad2:	e7e4      	b.n	8006a9e <_malloc_r+0x1e>
 8006ad4:	680b      	ldr	r3, [r1, #0]
 8006ad6:	1b5b      	subs	r3, r3, r5
 8006ad8:	d418      	bmi.n	8006b0c <_malloc_r+0x8c>
 8006ada:	2b0b      	cmp	r3, #11
 8006adc:	d90f      	bls.n	8006afe <_malloc_r+0x7e>
 8006ade:	600b      	str	r3, [r1, #0]
 8006ae0:	50cd      	str	r5, [r1, r3]
 8006ae2:	18cc      	adds	r4, r1, r3
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	f000 f948 	bl	8006d7a <__malloc_unlock>
 8006aea:	f104 000b 	add.w	r0, r4, #11
 8006aee:	1d23      	adds	r3, r4, #4
 8006af0:	f020 0007 	bic.w	r0, r0, #7
 8006af4:	1ac3      	subs	r3, r0, r3
 8006af6:	d0d3      	beq.n	8006aa0 <_malloc_r+0x20>
 8006af8:	425a      	negs	r2, r3
 8006afa:	50e2      	str	r2, [r4, r3]
 8006afc:	e7d0      	b.n	8006aa0 <_malloc_r+0x20>
 8006afe:	428c      	cmp	r4, r1
 8006b00:	684b      	ldr	r3, [r1, #4]
 8006b02:	bf16      	itet	ne
 8006b04:	6063      	strne	r3, [r4, #4]
 8006b06:	6013      	streq	r3, [r2, #0]
 8006b08:	460c      	movne	r4, r1
 8006b0a:	e7eb      	b.n	8006ae4 <_malloc_r+0x64>
 8006b0c:	460c      	mov	r4, r1
 8006b0e:	6849      	ldr	r1, [r1, #4]
 8006b10:	e7cc      	b.n	8006aac <_malloc_r+0x2c>
 8006b12:	1cc4      	adds	r4, r0, #3
 8006b14:	f024 0403 	bic.w	r4, r4, #3
 8006b18:	42a0      	cmp	r0, r4
 8006b1a:	d005      	beq.n	8006b28 <_malloc_r+0xa8>
 8006b1c:	1a21      	subs	r1, r4, r0
 8006b1e:	4630      	mov	r0, r6
 8006b20:	f000 f808 	bl	8006b34 <_sbrk_r>
 8006b24:	3001      	adds	r0, #1
 8006b26:	d0cf      	beq.n	8006ac8 <_malloc_r+0x48>
 8006b28:	6025      	str	r5, [r4, #0]
 8006b2a:	e7db      	b.n	8006ae4 <_malloc_r+0x64>
 8006b2c:	20000268 	.word	0x20000268
 8006b30:	2000026c 	.word	0x2000026c

08006b34 <_sbrk_r>:
 8006b34:	b538      	push	{r3, r4, r5, lr}
 8006b36:	4c06      	ldr	r4, [pc, #24]	; (8006b50 <_sbrk_r+0x1c>)
 8006b38:	2300      	movs	r3, #0
 8006b3a:	4605      	mov	r5, r0
 8006b3c:	4608      	mov	r0, r1
 8006b3e:	6023      	str	r3, [r4, #0]
 8006b40:	f7ff fc2c 	bl	800639c <_sbrk>
 8006b44:	1c43      	adds	r3, r0, #1
 8006b46:	d102      	bne.n	8006b4e <_sbrk_r+0x1a>
 8006b48:	6823      	ldr	r3, [r4, #0]
 8006b4a:	b103      	cbz	r3, 8006b4e <_sbrk_r+0x1a>
 8006b4c:	602b      	str	r3, [r5, #0]
 8006b4e:	bd38      	pop	{r3, r4, r5, pc}
 8006b50:	20000578 	.word	0x20000578

08006b54 <_init_signal_r>:
 8006b54:	b538      	push	{r3, r4, r5, lr}
 8006b56:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8006b58:	4605      	mov	r5, r0
 8006b5a:	b954      	cbnz	r4, 8006b72 <_init_signal_r+0x1e>
 8006b5c:	2180      	movs	r1, #128	; 0x80
 8006b5e:	f7ff ff8f 	bl	8006a80 <_malloc_r>
 8006b62:	6468      	str	r0, [r5, #68]	; 0x44
 8006b64:	b138      	cbz	r0, 8006b76 <_init_signal_r+0x22>
 8006b66:	1f03      	subs	r3, r0, #4
 8006b68:	307c      	adds	r0, #124	; 0x7c
 8006b6a:	f843 4f04 	str.w	r4, [r3, #4]!
 8006b6e:	4283      	cmp	r3, r0
 8006b70:	d1fb      	bne.n	8006b6a <_init_signal_r+0x16>
 8006b72:	2000      	movs	r0, #0
 8006b74:	bd38      	pop	{r3, r4, r5, pc}
 8006b76:	f04f 30ff 	mov.w	r0, #4294967295
 8006b7a:	e7fb      	b.n	8006b74 <_init_signal_r+0x20>

08006b7c <_signal_r>:
 8006b7c:	291f      	cmp	r1, #31
 8006b7e:	b570      	push	{r4, r5, r6, lr}
 8006b80:	4604      	mov	r4, r0
 8006b82:	460d      	mov	r5, r1
 8006b84:	4616      	mov	r6, r2
 8006b86:	d904      	bls.n	8006b92 <_signal_r+0x16>
 8006b88:	2316      	movs	r3, #22
 8006b8a:	6003      	str	r3, [r0, #0]
 8006b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b90:	e006      	b.n	8006ba0 <_signal_r+0x24>
 8006b92:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006b94:	b12b      	cbz	r3, 8006ba2 <_signal_r+0x26>
 8006b96:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006b98:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b9c:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
 8006ba0:	bd70      	pop	{r4, r5, r6, pc}
 8006ba2:	f7ff ffd7 	bl	8006b54 <_init_signal_r>
 8006ba6:	2800      	cmp	r0, #0
 8006ba8:	d0f5      	beq.n	8006b96 <_signal_r+0x1a>
 8006baa:	e7ef      	b.n	8006b8c <_signal_r+0x10>

08006bac <signal>:
 8006bac:	4b02      	ldr	r3, [pc, #8]	; (8006bb8 <signal+0xc>)
 8006bae:	460a      	mov	r2, r1
 8006bb0:	4601      	mov	r1, r0
 8006bb2:	6818      	ldr	r0, [r3, #0]
 8006bb4:	f7ff bfe2 	b.w	8006b7c <_signal_r>
 8006bb8:	2000000c 	.word	0x2000000c

08006bbc <strsignal>:
 8006bbc:	b538      	push	{r3, r4, r5, lr}
 8006bbe:	4b31      	ldr	r3, [pc, #196]	; (8006c84 <strsignal+0xc8>)
 8006bc0:	681c      	ldr	r4, [r3, #0]
 8006bc2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006bc4:	4605      	mov	r5, r0
 8006bc6:	b91b      	cbnz	r3, 8006bd0 <strsignal+0x14>
 8006bc8:	2018      	movs	r0, #24
 8006bca:	f7ff fee7 	bl	800699c <malloc>
 8006bce:	65e0      	str	r0, [r4, #92]	; 0x5c
 8006bd0:	1e6b      	subs	r3, r5, #1
 8006bd2:	2b1e      	cmp	r3, #30
 8006bd4:	d84c      	bhi.n	8006c70 <strsignal+0xb4>
 8006bd6:	e8df f003 	tbb	[pc, r3]
 8006bda:	1052      	.short	0x1052
 8006bdc:	19171513 	.word	0x19171513
 8006be0:	211f1d1b 	.word	0x211f1d1b
 8006be4:	29272523 	.word	0x29272523
 8006be8:	312f2d2b 	.word	0x312f2d2b
 8006bec:	4b373533 	.word	0x4b373533
 8006bf0:	45434139 	.word	0x45434139
 8006bf4:	3d493b47 	.word	0x3d493b47
 8006bf8:	3f          	.byte	0x3f
 8006bf9:	00          	.byte	0x00
 8006bfa:	4c23      	ldr	r4, [pc, #140]	; (8006c88 <strsignal+0xcc>)
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	bd38      	pop	{r3, r4, r5, pc}
 8006c00:	4c22      	ldr	r4, [pc, #136]	; (8006c8c <strsignal+0xd0>)
 8006c02:	e7fb      	b.n	8006bfc <strsignal+0x40>
 8006c04:	4c22      	ldr	r4, [pc, #136]	; (8006c90 <strsignal+0xd4>)
 8006c06:	e7f9      	b.n	8006bfc <strsignal+0x40>
 8006c08:	4c22      	ldr	r4, [pc, #136]	; (8006c94 <strsignal+0xd8>)
 8006c0a:	e7f7      	b.n	8006bfc <strsignal+0x40>
 8006c0c:	4c22      	ldr	r4, [pc, #136]	; (8006c98 <strsignal+0xdc>)
 8006c0e:	e7f5      	b.n	8006bfc <strsignal+0x40>
 8006c10:	4c22      	ldr	r4, [pc, #136]	; (8006c9c <strsignal+0xe0>)
 8006c12:	e7f3      	b.n	8006bfc <strsignal+0x40>
 8006c14:	4c22      	ldr	r4, [pc, #136]	; (8006ca0 <strsignal+0xe4>)
 8006c16:	e7f1      	b.n	8006bfc <strsignal+0x40>
 8006c18:	4c22      	ldr	r4, [pc, #136]	; (8006ca4 <strsignal+0xe8>)
 8006c1a:	e7ef      	b.n	8006bfc <strsignal+0x40>
 8006c1c:	4c22      	ldr	r4, [pc, #136]	; (8006ca8 <strsignal+0xec>)
 8006c1e:	e7ed      	b.n	8006bfc <strsignal+0x40>
 8006c20:	4c22      	ldr	r4, [pc, #136]	; (8006cac <strsignal+0xf0>)
 8006c22:	e7eb      	b.n	8006bfc <strsignal+0x40>
 8006c24:	4c22      	ldr	r4, [pc, #136]	; (8006cb0 <strsignal+0xf4>)
 8006c26:	e7e9      	b.n	8006bfc <strsignal+0x40>
 8006c28:	4c22      	ldr	r4, [pc, #136]	; (8006cb4 <strsignal+0xf8>)
 8006c2a:	e7e7      	b.n	8006bfc <strsignal+0x40>
 8006c2c:	4c22      	ldr	r4, [pc, #136]	; (8006cb8 <strsignal+0xfc>)
 8006c2e:	e7e5      	b.n	8006bfc <strsignal+0x40>
 8006c30:	4c22      	ldr	r4, [pc, #136]	; (8006cbc <strsignal+0x100>)
 8006c32:	e7e3      	b.n	8006bfc <strsignal+0x40>
 8006c34:	4c22      	ldr	r4, [pc, #136]	; (8006cc0 <strsignal+0x104>)
 8006c36:	e7e1      	b.n	8006bfc <strsignal+0x40>
 8006c38:	4c22      	ldr	r4, [pc, #136]	; (8006cc4 <strsignal+0x108>)
 8006c3a:	e7df      	b.n	8006bfc <strsignal+0x40>
 8006c3c:	4c22      	ldr	r4, [pc, #136]	; (8006cc8 <strsignal+0x10c>)
 8006c3e:	e7dd      	b.n	8006bfc <strsignal+0x40>
 8006c40:	4c22      	ldr	r4, [pc, #136]	; (8006ccc <strsignal+0x110>)
 8006c42:	e7db      	b.n	8006bfc <strsignal+0x40>
 8006c44:	4c22      	ldr	r4, [pc, #136]	; (8006cd0 <strsignal+0x114>)
 8006c46:	e7d9      	b.n	8006bfc <strsignal+0x40>
 8006c48:	4c22      	ldr	r4, [pc, #136]	; (8006cd4 <strsignal+0x118>)
 8006c4a:	e7d7      	b.n	8006bfc <strsignal+0x40>
 8006c4c:	4c22      	ldr	r4, [pc, #136]	; (8006cd8 <strsignal+0x11c>)
 8006c4e:	e7d5      	b.n	8006bfc <strsignal+0x40>
 8006c50:	4c22      	ldr	r4, [pc, #136]	; (8006cdc <strsignal+0x120>)
 8006c52:	e7d3      	b.n	8006bfc <strsignal+0x40>
 8006c54:	4c22      	ldr	r4, [pc, #136]	; (8006ce0 <strsignal+0x124>)
 8006c56:	e7d1      	b.n	8006bfc <strsignal+0x40>
 8006c58:	4c22      	ldr	r4, [pc, #136]	; (8006ce4 <strsignal+0x128>)
 8006c5a:	e7cf      	b.n	8006bfc <strsignal+0x40>
 8006c5c:	4c22      	ldr	r4, [pc, #136]	; (8006ce8 <strsignal+0x12c>)
 8006c5e:	e7cd      	b.n	8006bfc <strsignal+0x40>
 8006c60:	4c22      	ldr	r4, [pc, #136]	; (8006cec <strsignal+0x130>)
 8006c62:	e7cb      	b.n	8006bfc <strsignal+0x40>
 8006c64:	4c22      	ldr	r4, [pc, #136]	; (8006cf0 <strsignal+0x134>)
 8006c66:	e7c9      	b.n	8006bfc <strsignal+0x40>
 8006c68:	4c22      	ldr	r4, [pc, #136]	; (8006cf4 <strsignal+0x138>)
 8006c6a:	e7c7      	b.n	8006bfc <strsignal+0x40>
 8006c6c:	4c22      	ldr	r4, [pc, #136]	; (8006cf8 <strsignal+0x13c>)
 8006c6e:	e7c5      	b.n	8006bfc <strsignal+0x40>
 8006c70:	6de4      	ldr	r4, [r4, #92]	; 0x5c
 8006c72:	4922      	ldr	r1, [pc, #136]	; (8006cfc <strsignal+0x140>)
 8006c74:	462a      	mov	r2, r5
 8006c76:	4620      	mov	r0, r4
 8006c78:	f000 fb5a 	bl	8007330 <siprintf>
 8006c7c:	e7be      	b.n	8006bfc <strsignal+0x40>
 8006c7e:	4c20      	ldr	r4, [pc, #128]	; (8006d00 <strsignal+0x144>)
 8006c80:	e7bc      	b.n	8006bfc <strsignal+0x40>
 8006c82:	bf00      	nop
 8006c84:	2000000c 	.word	0x2000000c
 8006c88:	080087af 	.word	0x080087af
 8006c8c:	080087b9 	.word	0x080087b9
 8006c90:	080087be 	.word	0x080087be
 8006c94:	080087d2 	.word	0x080087d2
 8006c98:	080087e8 	.word	0x080087e8
 8006c9c:	080087f1 	.word	0x080087f1
 8006ca0:	080087fa 	.word	0x080087fa
 8006ca4:	08008813 	.word	0x08008813
 8006ca8:	0800881a 	.word	0x0800881a
 8006cac:	08008824 	.word	0x08008824
 8006cb0:	08008837 	.word	0x08008837
 8006cb4:	08008847 	.word	0x08008847
 8006cb8:	08008853 	.word	0x08008853
 8006cbc:	0800885f 	.word	0x0800885f
 8006cc0:	0800886a 	.word	0x0800886a
 8006cc4:	0800887f 	.word	0x0800887f
 8006cc8:	08008890 	.word	0x08008890
 8006ccc:	08008898 	.word	0x08008898
 8006cd0:	080088a2 	.word	0x080088a2
 8006cd4:	080088af 	.word	0x080088af
 8006cd8:	080088c3 	.word	0x080088c3
 8006cdc:	080088d0 	.word	0x080088d0
 8006ce0:	080088df 	.word	0x080088df
 8006ce4:	080088f5 	.word	0x080088f5
 8006ce8:	0800890b 	.word	0x0800890b
 8006cec:	08008923 	.word	0x08008923
 8006cf0:	0800893c 	.word	0x0800893c
 8006cf4:	08008952 	.word	0x08008952
 8006cf8:	0800896a 	.word	0x0800896a
 8006cfc:	08008978 	.word	0x08008978
 8006d00:	080087a8 	.word	0x080087a8

08006d04 <_vsniprintf_r>:
 8006d04:	b530      	push	{r4, r5, lr}
 8006d06:	1e14      	subs	r4, r2, #0
 8006d08:	4605      	mov	r5, r0
 8006d0a:	b09b      	sub	sp, #108	; 0x6c
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	da05      	bge.n	8006d1c <_vsniprintf_r+0x18>
 8006d10:	238b      	movs	r3, #139	; 0x8b
 8006d12:	602b      	str	r3, [r5, #0]
 8006d14:	f04f 30ff 	mov.w	r0, #4294967295
 8006d18:	b01b      	add	sp, #108	; 0x6c
 8006d1a:	bd30      	pop	{r4, r5, pc}
 8006d1c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006d20:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006d24:	bf14      	ite	ne
 8006d26:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006d2a:	4623      	moveq	r3, r4
 8006d2c:	9302      	str	r3, [sp, #8]
 8006d2e:	9305      	str	r3, [sp, #20]
 8006d30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d34:	9100      	str	r1, [sp, #0]
 8006d36:	9104      	str	r1, [sp, #16]
 8006d38:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006d40:	4669      	mov	r1, sp
 8006d42:	4628      	mov	r0, r5
 8006d44:	f000 f874 	bl	8006e30 <_svfiprintf_r>
 8006d48:	1c43      	adds	r3, r0, #1
 8006d4a:	bfbc      	itt	lt
 8006d4c:	238b      	movlt	r3, #139	; 0x8b
 8006d4e:	602b      	strlt	r3, [r5, #0]
 8006d50:	2c00      	cmp	r4, #0
 8006d52:	d0e1      	beq.n	8006d18 <_vsniprintf_r+0x14>
 8006d54:	9b00      	ldr	r3, [sp, #0]
 8006d56:	2200      	movs	r2, #0
 8006d58:	701a      	strb	r2, [r3, #0]
 8006d5a:	e7dd      	b.n	8006d18 <_vsniprintf_r+0x14>

08006d5c <vsniprintf>:
 8006d5c:	b507      	push	{r0, r1, r2, lr}
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	4613      	mov	r3, r2
 8006d62:	460a      	mov	r2, r1
 8006d64:	4601      	mov	r1, r0
 8006d66:	4803      	ldr	r0, [pc, #12]	; (8006d74 <vsniprintf+0x18>)
 8006d68:	6800      	ldr	r0, [r0, #0]
 8006d6a:	f7ff ffcb 	bl	8006d04 <_vsniprintf_r>
 8006d6e:	b003      	add	sp, #12
 8006d70:	f85d fb04 	ldr.w	pc, [sp], #4
 8006d74:	2000000c 	.word	0x2000000c

08006d78 <__malloc_lock>:
 8006d78:	4770      	bx	lr

08006d7a <__malloc_unlock>:
 8006d7a:	4770      	bx	lr

08006d7c <__ssputs_r>:
 8006d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d80:	688e      	ldr	r6, [r1, #8]
 8006d82:	429e      	cmp	r6, r3
 8006d84:	4682      	mov	sl, r0
 8006d86:	460c      	mov	r4, r1
 8006d88:	4690      	mov	r8, r2
 8006d8a:	4699      	mov	r9, r3
 8006d8c:	d837      	bhi.n	8006dfe <__ssputs_r+0x82>
 8006d8e:	898a      	ldrh	r2, [r1, #12]
 8006d90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d94:	d031      	beq.n	8006dfa <__ssputs_r+0x7e>
 8006d96:	6825      	ldr	r5, [r4, #0]
 8006d98:	6909      	ldr	r1, [r1, #16]
 8006d9a:	1a6f      	subs	r7, r5, r1
 8006d9c:	6965      	ldr	r5, [r4, #20]
 8006d9e:	2302      	movs	r3, #2
 8006da0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006da4:	fb95 f5f3 	sdiv	r5, r5, r3
 8006da8:	f109 0301 	add.w	r3, r9, #1
 8006dac:	443b      	add	r3, r7
 8006dae:	429d      	cmp	r5, r3
 8006db0:	bf38      	it	cc
 8006db2:	461d      	movcc	r5, r3
 8006db4:	0553      	lsls	r3, r2, #21
 8006db6:	d530      	bpl.n	8006e1a <__ssputs_r+0x9e>
 8006db8:	4629      	mov	r1, r5
 8006dba:	f7ff fe61 	bl	8006a80 <_malloc_r>
 8006dbe:	4606      	mov	r6, r0
 8006dc0:	b950      	cbnz	r0, 8006dd8 <__ssputs_r+0x5c>
 8006dc2:	230c      	movs	r3, #12
 8006dc4:	f8ca 3000 	str.w	r3, [sl]
 8006dc8:	89a3      	ldrh	r3, [r4, #12]
 8006dca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dce:	81a3      	strh	r3, [r4, #12]
 8006dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd8:	463a      	mov	r2, r7
 8006dda:	6921      	ldr	r1, [r4, #16]
 8006ddc:	f7ff fdee 	bl	80069bc <memcpy>
 8006de0:	89a3      	ldrh	r3, [r4, #12]
 8006de2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dea:	81a3      	strh	r3, [r4, #12]
 8006dec:	6126      	str	r6, [r4, #16]
 8006dee:	6165      	str	r5, [r4, #20]
 8006df0:	443e      	add	r6, r7
 8006df2:	1bed      	subs	r5, r5, r7
 8006df4:	6026      	str	r6, [r4, #0]
 8006df6:	60a5      	str	r5, [r4, #8]
 8006df8:	464e      	mov	r6, r9
 8006dfa:	454e      	cmp	r6, r9
 8006dfc:	d900      	bls.n	8006e00 <__ssputs_r+0x84>
 8006dfe:	464e      	mov	r6, r9
 8006e00:	4632      	mov	r2, r6
 8006e02:	4641      	mov	r1, r8
 8006e04:	6820      	ldr	r0, [r4, #0]
 8006e06:	f000 fab3 	bl	8007370 <memmove>
 8006e0a:	68a3      	ldr	r3, [r4, #8]
 8006e0c:	1b9b      	subs	r3, r3, r6
 8006e0e:	60a3      	str	r3, [r4, #8]
 8006e10:	6823      	ldr	r3, [r4, #0]
 8006e12:	441e      	add	r6, r3
 8006e14:	6026      	str	r6, [r4, #0]
 8006e16:	2000      	movs	r0, #0
 8006e18:	e7dc      	b.n	8006dd4 <__ssputs_r+0x58>
 8006e1a:	462a      	mov	r2, r5
 8006e1c:	f000 fac1 	bl	80073a2 <_realloc_r>
 8006e20:	4606      	mov	r6, r0
 8006e22:	2800      	cmp	r0, #0
 8006e24:	d1e2      	bne.n	8006dec <__ssputs_r+0x70>
 8006e26:	6921      	ldr	r1, [r4, #16]
 8006e28:	4650      	mov	r0, sl
 8006e2a:	f7ff fddb 	bl	80069e4 <_free_r>
 8006e2e:	e7c8      	b.n	8006dc2 <__ssputs_r+0x46>

08006e30 <_svfiprintf_r>:
 8006e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e34:	461d      	mov	r5, r3
 8006e36:	898b      	ldrh	r3, [r1, #12]
 8006e38:	061f      	lsls	r7, r3, #24
 8006e3a:	b09d      	sub	sp, #116	; 0x74
 8006e3c:	4680      	mov	r8, r0
 8006e3e:	460c      	mov	r4, r1
 8006e40:	4616      	mov	r6, r2
 8006e42:	d50f      	bpl.n	8006e64 <_svfiprintf_r+0x34>
 8006e44:	690b      	ldr	r3, [r1, #16]
 8006e46:	b96b      	cbnz	r3, 8006e64 <_svfiprintf_r+0x34>
 8006e48:	2140      	movs	r1, #64	; 0x40
 8006e4a:	f7ff fe19 	bl	8006a80 <_malloc_r>
 8006e4e:	6020      	str	r0, [r4, #0]
 8006e50:	6120      	str	r0, [r4, #16]
 8006e52:	b928      	cbnz	r0, 8006e60 <_svfiprintf_r+0x30>
 8006e54:	230c      	movs	r3, #12
 8006e56:	f8c8 3000 	str.w	r3, [r8]
 8006e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5e:	e0c8      	b.n	8006ff2 <_svfiprintf_r+0x1c2>
 8006e60:	2340      	movs	r3, #64	; 0x40
 8006e62:	6163      	str	r3, [r4, #20]
 8006e64:	2300      	movs	r3, #0
 8006e66:	9309      	str	r3, [sp, #36]	; 0x24
 8006e68:	2320      	movs	r3, #32
 8006e6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e6e:	2330      	movs	r3, #48	; 0x30
 8006e70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e74:	9503      	str	r5, [sp, #12]
 8006e76:	f04f 0b01 	mov.w	fp, #1
 8006e7a:	4637      	mov	r7, r6
 8006e7c:	463d      	mov	r5, r7
 8006e7e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006e82:	b10b      	cbz	r3, 8006e88 <_svfiprintf_r+0x58>
 8006e84:	2b25      	cmp	r3, #37	; 0x25
 8006e86:	d13e      	bne.n	8006f06 <_svfiprintf_r+0xd6>
 8006e88:	ebb7 0a06 	subs.w	sl, r7, r6
 8006e8c:	d00b      	beq.n	8006ea6 <_svfiprintf_r+0x76>
 8006e8e:	4653      	mov	r3, sl
 8006e90:	4632      	mov	r2, r6
 8006e92:	4621      	mov	r1, r4
 8006e94:	4640      	mov	r0, r8
 8006e96:	f7ff ff71 	bl	8006d7c <__ssputs_r>
 8006e9a:	3001      	adds	r0, #1
 8006e9c:	f000 80a4 	beq.w	8006fe8 <_svfiprintf_r+0x1b8>
 8006ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ea2:	4453      	add	r3, sl
 8006ea4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ea6:	783b      	ldrb	r3, [r7, #0]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f000 809d 	beq.w	8006fe8 <_svfiprintf_r+0x1b8>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8006eb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006eb8:	9304      	str	r3, [sp, #16]
 8006eba:	9307      	str	r3, [sp, #28]
 8006ebc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ec0:	931a      	str	r3, [sp, #104]	; 0x68
 8006ec2:	462f      	mov	r7, r5
 8006ec4:	2205      	movs	r2, #5
 8006ec6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006eca:	4850      	ldr	r0, [pc, #320]	; (800700c <_svfiprintf_r+0x1dc>)
 8006ecc:	f7f9 f990 	bl	80001f0 <memchr>
 8006ed0:	9b04      	ldr	r3, [sp, #16]
 8006ed2:	b9d0      	cbnz	r0, 8006f0a <_svfiprintf_r+0xda>
 8006ed4:	06d9      	lsls	r1, r3, #27
 8006ed6:	bf44      	itt	mi
 8006ed8:	2220      	movmi	r2, #32
 8006eda:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006ede:	071a      	lsls	r2, r3, #28
 8006ee0:	bf44      	itt	mi
 8006ee2:	222b      	movmi	r2, #43	; 0x2b
 8006ee4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006ee8:	782a      	ldrb	r2, [r5, #0]
 8006eea:	2a2a      	cmp	r2, #42	; 0x2a
 8006eec:	d015      	beq.n	8006f1a <_svfiprintf_r+0xea>
 8006eee:	9a07      	ldr	r2, [sp, #28]
 8006ef0:	462f      	mov	r7, r5
 8006ef2:	2000      	movs	r0, #0
 8006ef4:	250a      	movs	r5, #10
 8006ef6:	4639      	mov	r1, r7
 8006ef8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006efc:	3b30      	subs	r3, #48	; 0x30
 8006efe:	2b09      	cmp	r3, #9
 8006f00:	d94d      	bls.n	8006f9e <_svfiprintf_r+0x16e>
 8006f02:	b1b8      	cbz	r0, 8006f34 <_svfiprintf_r+0x104>
 8006f04:	e00f      	b.n	8006f26 <_svfiprintf_r+0xf6>
 8006f06:	462f      	mov	r7, r5
 8006f08:	e7b8      	b.n	8006e7c <_svfiprintf_r+0x4c>
 8006f0a:	4a40      	ldr	r2, [pc, #256]	; (800700c <_svfiprintf_r+0x1dc>)
 8006f0c:	1a80      	subs	r0, r0, r2
 8006f0e:	fa0b f000 	lsl.w	r0, fp, r0
 8006f12:	4318      	orrs	r0, r3
 8006f14:	9004      	str	r0, [sp, #16]
 8006f16:	463d      	mov	r5, r7
 8006f18:	e7d3      	b.n	8006ec2 <_svfiprintf_r+0x92>
 8006f1a:	9a03      	ldr	r2, [sp, #12]
 8006f1c:	1d11      	adds	r1, r2, #4
 8006f1e:	6812      	ldr	r2, [r2, #0]
 8006f20:	9103      	str	r1, [sp, #12]
 8006f22:	2a00      	cmp	r2, #0
 8006f24:	db01      	blt.n	8006f2a <_svfiprintf_r+0xfa>
 8006f26:	9207      	str	r2, [sp, #28]
 8006f28:	e004      	b.n	8006f34 <_svfiprintf_r+0x104>
 8006f2a:	4252      	negs	r2, r2
 8006f2c:	f043 0302 	orr.w	r3, r3, #2
 8006f30:	9207      	str	r2, [sp, #28]
 8006f32:	9304      	str	r3, [sp, #16]
 8006f34:	783b      	ldrb	r3, [r7, #0]
 8006f36:	2b2e      	cmp	r3, #46	; 0x2e
 8006f38:	d10c      	bne.n	8006f54 <_svfiprintf_r+0x124>
 8006f3a:	787b      	ldrb	r3, [r7, #1]
 8006f3c:	2b2a      	cmp	r3, #42	; 0x2a
 8006f3e:	d133      	bne.n	8006fa8 <_svfiprintf_r+0x178>
 8006f40:	9b03      	ldr	r3, [sp, #12]
 8006f42:	1d1a      	adds	r2, r3, #4
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	9203      	str	r2, [sp, #12]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	bfb8      	it	lt
 8006f4c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f50:	3702      	adds	r7, #2
 8006f52:	9305      	str	r3, [sp, #20]
 8006f54:	4d2e      	ldr	r5, [pc, #184]	; (8007010 <_svfiprintf_r+0x1e0>)
 8006f56:	7839      	ldrb	r1, [r7, #0]
 8006f58:	2203      	movs	r2, #3
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	f7f9 f948 	bl	80001f0 <memchr>
 8006f60:	b138      	cbz	r0, 8006f72 <_svfiprintf_r+0x142>
 8006f62:	2340      	movs	r3, #64	; 0x40
 8006f64:	1b40      	subs	r0, r0, r5
 8006f66:	fa03 f000 	lsl.w	r0, r3, r0
 8006f6a:	9b04      	ldr	r3, [sp, #16]
 8006f6c:	4303      	orrs	r3, r0
 8006f6e:	3701      	adds	r7, #1
 8006f70:	9304      	str	r3, [sp, #16]
 8006f72:	7839      	ldrb	r1, [r7, #0]
 8006f74:	4827      	ldr	r0, [pc, #156]	; (8007014 <_svfiprintf_r+0x1e4>)
 8006f76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f7a:	2206      	movs	r2, #6
 8006f7c:	1c7e      	adds	r6, r7, #1
 8006f7e:	f7f9 f937 	bl	80001f0 <memchr>
 8006f82:	2800      	cmp	r0, #0
 8006f84:	d038      	beq.n	8006ff8 <_svfiprintf_r+0x1c8>
 8006f86:	4b24      	ldr	r3, [pc, #144]	; (8007018 <_svfiprintf_r+0x1e8>)
 8006f88:	bb13      	cbnz	r3, 8006fd0 <_svfiprintf_r+0x1a0>
 8006f8a:	9b03      	ldr	r3, [sp, #12]
 8006f8c:	3307      	adds	r3, #7
 8006f8e:	f023 0307 	bic.w	r3, r3, #7
 8006f92:	3308      	adds	r3, #8
 8006f94:	9303      	str	r3, [sp, #12]
 8006f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f98:	444b      	add	r3, r9
 8006f9a:	9309      	str	r3, [sp, #36]	; 0x24
 8006f9c:	e76d      	b.n	8006e7a <_svfiprintf_r+0x4a>
 8006f9e:	fb05 3202 	mla	r2, r5, r2, r3
 8006fa2:	2001      	movs	r0, #1
 8006fa4:	460f      	mov	r7, r1
 8006fa6:	e7a6      	b.n	8006ef6 <_svfiprintf_r+0xc6>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	3701      	adds	r7, #1
 8006fac:	9305      	str	r3, [sp, #20]
 8006fae:	4619      	mov	r1, r3
 8006fb0:	250a      	movs	r5, #10
 8006fb2:	4638      	mov	r0, r7
 8006fb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fb8:	3a30      	subs	r2, #48	; 0x30
 8006fba:	2a09      	cmp	r2, #9
 8006fbc:	d903      	bls.n	8006fc6 <_svfiprintf_r+0x196>
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d0c8      	beq.n	8006f54 <_svfiprintf_r+0x124>
 8006fc2:	9105      	str	r1, [sp, #20]
 8006fc4:	e7c6      	b.n	8006f54 <_svfiprintf_r+0x124>
 8006fc6:	fb05 2101 	mla	r1, r5, r1, r2
 8006fca:	2301      	movs	r3, #1
 8006fcc:	4607      	mov	r7, r0
 8006fce:	e7f0      	b.n	8006fb2 <_svfiprintf_r+0x182>
 8006fd0:	ab03      	add	r3, sp, #12
 8006fd2:	9300      	str	r3, [sp, #0]
 8006fd4:	4622      	mov	r2, r4
 8006fd6:	4b11      	ldr	r3, [pc, #68]	; (800701c <_svfiprintf_r+0x1ec>)
 8006fd8:	a904      	add	r1, sp, #16
 8006fda:	4640      	mov	r0, r8
 8006fdc:	f3af 8000 	nop.w
 8006fe0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006fe4:	4681      	mov	r9, r0
 8006fe6:	d1d6      	bne.n	8006f96 <_svfiprintf_r+0x166>
 8006fe8:	89a3      	ldrh	r3, [r4, #12]
 8006fea:	065b      	lsls	r3, r3, #25
 8006fec:	f53f af35 	bmi.w	8006e5a <_svfiprintf_r+0x2a>
 8006ff0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ff2:	b01d      	add	sp, #116	; 0x74
 8006ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ff8:	ab03      	add	r3, sp, #12
 8006ffa:	9300      	str	r3, [sp, #0]
 8006ffc:	4622      	mov	r2, r4
 8006ffe:	4b07      	ldr	r3, [pc, #28]	; (800701c <_svfiprintf_r+0x1ec>)
 8007000:	a904      	add	r1, sp, #16
 8007002:	4640      	mov	r0, r8
 8007004:	f000 f882 	bl	800710c <_printf_i>
 8007008:	e7ea      	b.n	8006fe0 <_svfiprintf_r+0x1b0>
 800700a:	bf00      	nop
 800700c:	0800898a 	.word	0x0800898a
 8007010:	08008990 	.word	0x08008990
 8007014:	08008994 	.word	0x08008994
 8007018:	00000000 	.word	0x00000000
 800701c:	08006d7d 	.word	0x08006d7d

08007020 <_printf_common>:
 8007020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007024:	4691      	mov	r9, r2
 8007026:	461f      	mov	r7, r3
 8007028:	688a      	ldr	r2, [r1, #8]
 800702a:	690b      	ldr	r3, [r1, #16]
 800702c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007030:	4293      	cmp	r3, r2
 8007032:	bfb8      	it	lt
 8007034:	4613      	movlt	r3, r2
 8007036:	f8c9 3000 	str.w	r3, [r9]
 800703a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800703e:	4606      	mov	r6, r0
 8007040:	460c      	mov	r4, r1
 8007042:	b112      	cbz	r2, 800704a <_printf_common+0x2a>
 8007044:	3301      	adds	r3, #1
 8007046:	f8c9 3000 	str.w	r3, [r9]
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	0699      	lsls	r1, r3, #26
 800704e:	bf42      	ittt	mi
 8007050:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007054:	3302      	addmi	r3, #2
 8007056:	f8c9 3000 	strmi.w	r3, [r9]
 800705a:	6825      	ldr	r5, [r4, #0]
 800705c:	f015 0506 	ands.w	r5, r5, #6
 8007060:	d107      	bne.n	8007072 <_printf_common+0x52>
 8007062:	f104 0a19 	add.w	sl, r4, #25
 8007066:	68e3      	ldr	r3, [r4, #12]
 8007068:	f8d9 2000 	ldr.w	r2, [r9]
 800706c:	1a9b      	subs	r3, r3, r2
 800706e:	42ab      	cmp	r3, r5
 8007070:	dc28      	bgt.n	80070c4 <_printf_common+0xa4>
 8007072:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007076:	6822      	ldr	r2, [r4, #0]
 8007078:	3300      	adds	r3, #0
 800707a:	bf18      	it	ne
 800707c:	2301      	movne	r3, #1
 800707e:	0692      	lsls	r2, r2, #26
 8007080:	d42d      	bmi.n	80070de <_printf_common+0xbe>
 8007082:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007086:	4639      	mov	r1, r7
 8007088:	4630      	mov	r0, r6
 800708a:	47c0      	blx	r8
 800708c:	3001      	adds	r0, #1
 800708e:	d020      	beq.n	80070d2 <_printf_common+0xb2>
 8007090:	6823      	ldr	r3, [r4, #0]
 8007092:	68e5      	ldr	r5, [r4, #12]
 8007094:	f8d9 2000 	ldr.w	r2, [r9]
 8007098:	f003 0306 	and.w	r3, r3, #6
 800709c:	2b04      	cmp	r3, #4
 800709e:	bf08      	it	eq
 80070a0:	1aad      	subeq	r5, r5, r2
 80070a2:	68a3      	ldr	r3, [r4, #8]
 80070a4:	6922      	ldr	r2, [r4, #16]
 80070a6:	bf0c      	ite	eq
 80070a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070ac:	2500      	movne	r5, #0
 80070ae:	4293      	cmp	r3, r2
 80070b0:	bfc4      	itt	gt
 80070b2:	1a9b      	subgt	r3, r3, r2
 80070b4:	18ed      	addgt	r5, r5, r3
 80070b6:	f04f 0900 	mov.w	r9, #0
 80070ba:	341a      	adds	r4, #26
 80070bc:	454d      	cmp	r5, r9
 80070be:	d11a      	bne.n	80070f6 <_printf_common+0xd6>
 80070c0:	2000      	movs	r0, #0
 80070c2:	e008      	b.n	80070d6 <_printf_common+0xb6>
 80070c4:	2301      	movs	r3, #1
 80070c6:	4652      	mov	r2, sl
 80070c8:	4639      	mov	r1, r7
 80070ca:	4630      	mov	r0, r6
 80070cc:	47c0      	blx	r8
 80070ce:	3001      	adds	r0, #1
 80070d0:	d103      	bne.n	80070da <_printf_common+0xba>
 80070d2:	f04f 30ff 	mov.w	r0, #4294967295
 80070d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070da:	3501      	adds	r5, #1
 80070dc:	e7c3      	b.n	8007066 <_printf_common+0x46>
 80070de:	18e1      	adds	r1, r4, r3
 80070e0:	1c5a      	adds	r2, r3, #1
 80070e2:	2030      	movs	r0, #48	; 0x30
 80070e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070e8:	4422      	add	r2, r4
 80070ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80070ee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070f2:	3302      	adds	r3, #2
 80070f4:	e7c5      	b.n	8007082 <_printf_common+0x62>
 80070f6:	2301      	movs	r3, #1
 80070f8:	4622      	mov	r2, r4
 80070fa:	4639      	mov	r1, r7
 80070fc:	4630      	mov	r0, r6
 80070fe:	47c0      	blx	r8
 8007100:	3001      	adds	r0, #1
 8007102:	d0e6      	beq.n	80070d2 <_printf_common+0xb2>
 8007104:	f109 0901 	add.w	r9, r9, #1
 8007108:	e7d8      	b.n	80070bc <_printf_common+0x9c>
	...

0800710c <_printf_i>:
 800710c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007110:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007114:	460c      	mov	r4, r1
 8007116:	7e09      	ldrb	r1, [r1, #24]
 8007118:	b085      	sub	sp, #20
 800711a:	296e      	cmp	r1, #110	; 0x6e
 800711c:	4617      	mov	r7, r2
 800711e:	4606      	mov	r6, r0
 8007120:	4698      	mov	r8, r3
 8007122:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007124:	f000 80b3 	beq.w	800728e <_printf_i+0x182>
 8007128:	d822      	bhi.n	8007170 <_printf_i+0x64>
 800712a:	2963      	cmp	r1, #99	; 0x63
 800712c:	d036      	beq.n	800719c <_printf_i+0x90>
 800712e:	d80a      	bhi.n	8007146 <_printf_i+0x3a>
 8007130:	2900      	cmp	r1, #0
 8007132:	f000 80b9 	beq.w	80072a8 <_printf_i+0x19c>
 8007136:	2958      	cmp	r1, #88	; 0x58
 8007138:	f000 8083 	beq.w	8007242 <_printf_i+0x136>
 800713c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007140:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007144:	e032      	b.n	80071ac <_printf_i+0xa0>
 8007146:	2964      	cmp	r1, #100	; 0x64
 8007148:	d001      	beq.n	800714e <_printf_i+0x42>
 800714a:	2969      	cmp	r1, #105	; 0x69
 800714c:	d1f6      	bne.n	800713c <_printf_i+0x30>
 800714e:	6820      	ldr	r0, [r4, #0]
 8007150:	6813      	ldr	r3, [r2, #0]
 8007152:	0605      	lsls	r5, r0, #24
 8007154:	f103 0104 	add.w	r1, r3, #4
 8007158:	d52a      	bpl.n	80071b0 <_printf_i+0xa4>
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	6011      	str	r1, [r2, #0]
 800715e:	2b00      	cmp	r3, #0
 8007160:	da03      	bge.n	800716a <_printf_i+0x5e>
 8007162:	222d      	movs	r2, #45	; 0x2d
 8007164:	425b      	negs	r3, r3
 8007166:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800716a:	486f      	ldr	r0, [pc, #444]	; (8007328 <_printf_i+0x21c>)
 800716c:	220a      	movs	r2, #10
 800716e:	e039      	b.n	80071e4 <_printf_i+0xd8>
 8007170:	2973      	cmp	r1, #115	; 0x73
 8007172:	f000 809d 	beq.w	80072b0 <_printf_i+0x1a4>
 8007176:	d808      	bhi.n	800718a <_printf_i+0x7e>
 8007178:	296f      	cmp	r1, #111	; 0x6f
 800717a:	d020      	beq.n	80071be <_printf_i+0xb2>
 800717c:	2970      	cmp	r1, #112	; 0x70
 800717e:	d1dd      	bne.n	800713c <_printf_i+0x30>
 8007180:	6823      	ldr	r3, [r4, #0]
 8007182:	f043 0320 	orr.w	r3, r3, #32
 8007186:	6023      	str	r3, [r4, #0]
 8007188:	e003      	b.n	8007192 <_printf_i+0x86>
 800718a:	2975      	cmp	r1, #117	; 0x75
 800718c:	d017      	beq.n	80071be <_printf_i+0xb2>
 800718e:	2978      	cmp	r1, #120	; 0x78
 8007190:	d1d4      	bne.n	800713c <_printf_i+0x30>
 8007192:	2378      	movs	r3, #120	; 0x78
 8007194:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007198:	4864      	ldr	r0, [pc, #400]	; (800732c <_printf_i+0x220>)
 800719a:	e055      	b.n	8007248 <_printf_i+0x13c>
 800719c:	6813      	ldr	r3, [r2, #0]
 800719e:	1d19      	adds	r1, r3, #4
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	6011      	str	r1, [r2, #0]
 80071a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071ac:	2301      	movs	r3, #1
 80071ae:	e08c      	b.n	80072ca <_printf_i+0x1be>
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	6011      	str	r1, [r2, #0]
 80071b4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80071b8:	bf18      	it	ne
 80071ba:	b21b      	sxthne	r3, r3
 80071bc:	e7cf      	b.n	800715e <_printf_i+0x52>
 80071be:	6813      	ldr	r3, [r2, #0]
 80071c0:	6825      	ldr	r5, [r4, #0]
 80071c2:	1d18      	adds	r0, r3, #4
 80071c4:	6010      	str	r0, [r2, #0]
 80071c6:	0628      	lsls	r0, r5, #24
 80071c8:	d501      	bpl.n	80071ce <_printf_i+0xc2>
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	e002      	b.n	80071d4 <_printf_i+0xc8>
 80071ce:	0668      	lsls	r0, r5, #25
 80071d0:	d5fb      	bpl.n	80071ca <_printf_i+0xbe>
 80071d2:	881b      	ldrh	r3, [r3, #0]
 80071d4:	4854      	ldr	r0, [pc, #336]	; (8007328 <_printf_i+0x21c>)
 80071d6:	296f      	cmp	r1, #111	; 0x6f
 80071d8:	bf14      	ite	ne
 80071da:	220a      	movne	r2, #10
 80071dc:	2208      	moveq	r2, #8
 80071de:	2100      	movs	r1, #0
 80071e0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071e4:	6865      	ldr	r5, [r4, #4]
 80071e6:	60a5      	str	r5, [r4, #8]
 80071e8:	2d00      	cmp	r5, #0
 80071ea:	f2c0 8095 	blt.w	8007318 <_printf_i+0x20c>
 80071ee:	6821      	ldr	r1, [r4, #0]
 80071f0:	f021 0104 	bic.w	r1, r1, #4
 80071f4:	6021      	str	r1, [r4, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d13d      	bne.n	8007276 <_printf_i+0x16a>
 80071fa:	2d00      	cmp	r5, #0
 80071fc:	f040 808e 	bne.w	800731c <_printf_i+0x210>
 8007200:	4665      	mov	r5, ip
 8007202:	2a08      	cmp	r2, #8
 8007204:	d10b      	bne.n	800721e <_printf_i+0x112>
 8007206:	6823      	ldr	r3, [r4, #0]
 8007208:	07db      	lsls	r3, r3, #31
 800720a:	d508      	bpl.n	800721e <_printf_i+0x112>
 800720c:	6923      	ldr	r3, [r4, #16]
 800720e:	6862      	ldr	r2, [r4, #4]
 8007210:	429a      	cmp	r2, r3
 8007212:	bfde      	ittt	le
 8007214:	2330      	movle	r3, #48	; 0x30
 8007216:	f805 3c01 	strble.w	r3, [r5, #-1]
 800721a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800721e:	ebac 0305 	sub.w	r3, ip, r5
 8007222:	6123      	str	r3, [r4, #16]
 8007224:	f8cd 8000 	str.w	r8, [sp]
 8007228:	463b      	mov	r3, r7
 800722a:	aa03      	add	r2, sp, #12
 800722c:	4621      	mov	r1, r4
 800722e:	4630      	mov	r0, r6
 8007230:	f7ff fef6 	bl	8007020 <_printf_common>
 8007234:	3001      	adds	r0, #1
 8007236:	d14d      	bne.n	80072d4 <_printf_i+0x1c8>
 8007238:	f04f 30ff 	mov.w	r0, #4294967295
 800723c:	b005      	add	sp, #20
 800723e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007242:	4839      	ldr	r0, [pc, #228]	; (8007328 <_printf_i+0x21c>)
 8007244:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007248:	6813      	ldr	r3, [r2, #0]
 800724a:	6821      	ldr	r1, [r4, #0]
 800724c:	1d1d      	adds	r5, r3, #4
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	6015      	str	r5, [r2, #0]
 8007252:	060a      	lsls	r2, r1, #24
 8007254:	d50b      	bpl.n	800726e <_printf_i+0x162>
 8007256:	07ca      	lsls	r2, r1, #31
 8007258:	bf44      	itt	mi
 800725a:	f041 0120 	orrmi.w	r1, r1, #32
 800725e:	6021      	strmi	r1, [r4, #0]
 8007260:	b91b      	cbnz	r3, 800726a <_printf_i+0x15e>
 8007262:	6822      	ldr	r2, [r4, #0]
 8007264:	f022 0220 	bic.w	r2, r2, #32
 8007268:	6022      	str	r2, [r4, #0]
 800726a:	2210      	movs	r2, #16
 800726c:	e7b7      	b.n	80071de <_printf_i+0xd2>
 800726e:	064d      	lsls	r5, r1, #25
 8007270:	bf48      	it	mi
 8007272:	b29b      	uxthmi	r3, r3
 8007274:	e7ef      	b.n	8007256 <_printf_i+0x14a>
 8007276:	4665      	mov	r5, ip
 8007278:	fbb3 f1f2 	udiv	r1, r3, r2
 800727c:	fb02 3311 	mls	r3, r2, r1, r3
 8007280:	5cc3      	ldrb	r3, [r0, r3]
 8007282:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007286:	460b      	mov	r3, r1
 8007288:	2900      	cmp	r1, #0
 800728a:	d1f5      	bne.n	8007278 <_printf_i+0x16c>
 800728c:	e7b9      	b.n	8007202 <_printf_i+0xf6>
 800728e:	6813      	ldr	r3, [r2, #0]
 8007290:	6825      	ldr	r5, [r4, #0]
 8007292:	6961      	ldr	r1, [r4, #20]
 8007294:	1d18      	adds	r0, r3, #4
 8007296:	6010      	str	r0, [r2, #0]
 8007298:	0628      	lsls	r0, r5, #24
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	d501      	bpl.n	80072a2 <_printf_i+0x196>
 800729e:	6019      	str	r1, [r3, #0]
 80072a0:	e002      	b.n	80072a8 <_printf_i+0x19c>
 80072a2:	066a      	lsls	r2, r5, #25
 80072a4:	d5fb      	bpl.n	800729e <_printf_i+0x192>
 80072a6:	8019      	strh	r1, [r3, #0]
 80072a8:	2300      	movs	r3, #0
 80072aa:	6123      	str	r3, [r4, #16]
 80072ac:	4665      	mov	r5, ip
 80072ae:	e7b9      	b.n	8007224 <_printf_i+0x118>
 80072b0:	6813      	ldr	r3, [r2, #0]
 80072b2:	1d19      	adds	r1, r3, #4
 80072b4:	6011      	str	r1, [r2, #0]
 80072b6:	681d      	ldr	r5, [r3, #0]
 80072b8:	6862      	ldr	r2, [r4, #4]
 80072ba:	2100      	movs	r1, #0
 80072bc:	4628      	mov	r0, r5
 80072be:	f7f8 ff97 	bl	80001f0 <memchr>
 80072c2:	b108      	cbz	r0, 80072c8 <_printf_i+0x1bc>
 80072c4:	1b40      	subs	r0, r0, r5
 80072c6:	6060      	str	r0, [r4, #4]
 80072c8:	6863      	ldr	r3, [r4, #4]
 80072ca:	6123      	str	r3, [r4, #16]
 80072cc:	2300      	movs	r3, #0
 80072ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072d2:	e7a7      	b.n	8007224 <_printf_i+0x118>
 80072d4:	6923      	ldr	r3, [r4, #16]
 80072d6:	462a      	mov	r2, r5
 80072d8:	4639      	mov	r1, r7
 80072da:	4630      	mov	r0, r6
 80072dc:	47c0      	blx	r8
 80072de:	3001      	adds	r0, #1
 80072e0:	d0aa      	beq.n	8007238 <_printf_i+0x12c>
 80072e2:	6823      	ldr	r3, [r4, #0]
 80072e4:	079b      	lsls	r3, r3, #30
 80072e6:	d413      	bmi.n	8007310 <_printf_i+0x204>
 80072e8:	68e0      	ldr	r0, [r4, #12]
 80072ea:	9b03      	ldr	r3, [sp, #12]
 80072ec:	4298      	cmp	r0, r3
 80072ee:	bfb8      	it	lt
 80072f0:	4618      	movlt	r0, r3
 80072f2:	e7a3      	b.n	800723c <_printf_i+0x130>
 80072f4:	2301      	movs	r3, #1
 80072f6:	464a      	mov	r2, r9
 80072f8:	4639      	mov	r1, r7
 80072fa:	4630      	mov	r0, r6
 80072fc:	47c0      	blx	r8
 80072fe:	3001      	adds	r0, #1
 8007300:	d09a      	beq.n	8007238 <_printf_i+0x12c>
 8007302:	3501      	adds	r5, #1
 8007304:	68e3      	ldr	r3, [r4, #12]
 8007306:	9a03      	ldr	r2, [sp, #12]
 8007308:	1a9b      	subs	r3, r3, r2
 800730a:	42ab      	cmp	r3, r5
 800730c:	dcf2      	bgt.n	80072f4 <_printf_i+0x1e8>
 800730e:	e7eb      	b.n	80072e8 <_printf_i+0x1dc>
 8007310:	2500      	movs	r5, #0
 8007312:	f104 0919 	add.w	r9, r4, #25
 8007316:	e7f5      	b.n	8007304 <_printf_i+0x1f8>
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1ac      	bne.n	8007276 <_printf_i+0x16a>
 800731c:	7803      	ldrb	r3, [r0, #0]
 800731e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007322:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007326:	e76c      	b.n	8007202 <_printf_i+0xf6>
 8007328:	0800899b 	.word	0x0800899b
 800732c:	080089ac 	.word	0x080089ac

08007330 <siprintf>:
 8007330:	b40e      	push	{r1, r2, r3}
 8007332:	b500      	push	{lr}
 8007334:	b09c      	sub	sp, #112	; 0x70
 8007336:	ab1d      	add	r3, sp, #116	; 0x74
 8007338:	9002      	str	r0, [sp, #8]
 800733a:	9006      	str	r0, [sp, #24]
 800733c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007340:	4809      	ldr	r0, [pc, #36]	; (8007368 <siprintf+0x38>)
 8007342:	9107      	str	r1, [sp, #28]
 8007344:	9104      	str	r1, [sp, #16]
 8007346:	4909      	ldr	r1, [pc, #36]	; (800736c <siprintf+0x3c>)
 8007348:	f853 2b04 	ldr.w	r2, [r3], #4
 800734c:	9105      	str	r1, [sp, #20]
 800734e:	6800      	ldr	r0, [r0, #0]
 8007350:	9301      	str	r3, [sp, #4]
 8007352:	a902      	add	r1, sp, #8
 8007354:	f7ff fd6c 	bl	8006e30 <_svfiprintf_r>
 8007358:	9b02      	ldr	r3, [sp, #8]
 800735a:	2200      	movs	r2, #0
 800735c:	701a      	strb	r2, [r3, #0]
 800735e:	b01c      	add	sp, #112	; 0x70
 8007360:	f85d eb04 	ldr.w	lr, [sp], #4
 8007364:	b003      	add	sp, #12
 8007366:	4770      	bx	lr
 8007368:	2000000c 	.word	0x2000000c
 800736c:	ffff0208 	.word	0xffff0208

08007370 <memmove>:
 8007370:	4288      	cmp	r0, r1
 8007372:	b510      	push	{r4, lr}
 8007374:	eb01 0302 	add.w	r3, r1, r2
 8007378:	d807      	bhi.n	800738a <memmove+0x1a>
 800737a:	1e42      	subs	r2, r0, #1
 800737c:	4299      	cmp	r1, r3
 800737e:	d00a      	beq.n	8007396 <memmove+0x26>
 8007380:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007384:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007388:	e7f8      	b.n	800737c <memmove+0xc>
 800738a:	4283      	cmp	r3, r0
 800738c:	d9f5      	bls.n	800737a <memmove+0xa>
 800738e:	1881      	adds	r1, r0, r2
 8007390:	1ad2      	subs	r2, r2, r3
 8007392:	42d3      	cmn	r3, r2
 8007394:	d100      	bne.n	8007398 <memmove+0x28>
 8007396:	bd10      	pop	{r4, pc}
 8007398:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800739c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80073a0:	e7f7      	b.n	8007392 <memmove+0x22>

080073a2 <_realloc_r>:
 80073a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073a4:	4607      	mov	r7, r0
 80073a6:	4614      	mov	r4, r2
 80073a8:	460e      	mov	r6, r1
 80073aa:	b921      	cbnz	r1, 80073b6 <_realloc_r+0x14>
 80073ac:	4611      	mov	r1, r2
 80073ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80073b2:	f7ff bb65 	b.w	8006a80 <_malloc_r>
 80073b6:	b922      	cbnz	r2, 80073c2 <_realloc_r+0x20>
 80073b8:	f7ff fb14 	bl	80069e4 <_free_r>
 80073bc:	4625      	mov	r5, r4
 80073be:	4628      	mov	r0, r5
 80073c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073c2:	f000 f814 	bl	80073ee <_malloc_usable_size_r>
 80073c6:	42a0      	cmp	r0, r4
 80073c8:	d20f      	bcs.n	80073ea <_realloc_r+0x48>
 80073ca:	4621      	mov	r1, r4
 80073cc:	4638      	mov	r0, r7
 80073ce:	f7ff fb57 	bl	8006a80 <_malloc_r>
 80073d2:	4605      	mov	r5, r0
 80073d4:	2800      	cmp	r0, #0
 80073d6:	d0f2      	beq.n	80073be <_realloc_r+0x1c>
 80073d8:	4631      	mov	r1, r6
 80073da:	4622      	mov	r2, r4
 80073dc:	f7ff faee 	bl	80069bc <memcpy>
 80073e0:	4631      	mov	r1, r6
 80073e2:	4638      	mov	r0, r7
 80073e4:	f7ff fafe 	bl	80069e4 <_free_r>
 80073e8:	e7e9      	b.n	80073be <_realloc_r+0x1c>
 80073ea:	4635      	mov	r5, r6
 80073ec:	e7e7      	b.n	80073be <_realloc_r+0x1c>

080073ee <_malloc_usable_size_r>:
 80073ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073f2:	1f18      	subs	r0, r3, #4
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	bfbc      	itt	lt
 80073f8:	580b      	ldrlt	r3, [r1, r0]
 80073fa:	18c0      	addlt	r0, r0, r3
 80073fc:	4770      	bx	lr
	...

08007400 <_init>:
 8007400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007402:	bf00      	nop
 8007404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007406:	bc08      	pop	{r3}
 8007408:	469e      	mov	lr, r3
 800740a:	4770      	bx	lr

0800740c <_fini>:
 800740c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800740e:	bf00      	nop
 8007410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007412:	bc08      	pop	{r3}
 8007414:	469e      	mov	lr, r3
 8007416:	4770      	bx	lr
