{
  "Top": "sw_interface",
  "RtlTop": "sw_interface",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "all",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu19eg",
    "Package": "-ffvc1760",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_rtl -reset=all",
      "config_interface -register_io=off"
    ]},
  "Args": {
    "axil_start": {
      "index": "0",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_start_V"]
      }
    },
    "axil_rst": {
      "index": "1",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_rst_V"]
      }
    },
    "axil_len_low": {
      "index": "2",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_len_low_V"]
      }
    },
    "axil_len_high": {
      "index": "3",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_len_high_V"]
      }
    },
    "axil_mismatch": {
      "index": "4",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_mismatch_V"]
      }
    },
    "axil_tx_timeElapse": {
      "index": "5",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_tx_timeElapse_V"]
      }
    },
    "axil_rx_timeElapse": {
      "index": "6",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_rx_timeElapse_V"]
      }
    },
    "axil_tx_timestamp_sum_low": {
      "index": "7",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_tx_timestamp_sum_low_V"]
      }
    },
    "axil_tx_timestamp_sum_high": {
      "index": "8",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_tx_timestamp_sum_high_V"]
      }
    },
    "axil_rx_timestamp_sum_low": {
      "index": "9",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_rx_timestamp_sum_low_V"]
      }
    },
    "axil_rx_timestamp_sum_high": {
      "index": "10",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_rx_timestamp_sum_high_V"]
      }
    },
    "axil_pkt_cnt_tx": {
      "index": "11",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_pkt_cnt_tx_V"]
      }
    },
    "axil_pkt_cnt_rx": {
      "index": "12",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["axil_pkt_cnt_rx_V"]
      }
    },
    "start": {
      "index": "13",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "start_V"
      }
    },
    "rst": {
      "index": "14",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "rst_V"
      }
    },
    "transfer_length": {
      "index": "15",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "64",
        "interfaceRef": "transfer_length_V"
      }
    },
    "mismatch": {
      "index": "16",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "mismatch_V"
      }
    },
    "tx_timeElapse": {
      "index": "17",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "tx_timeElapse_V"
      }
    },
    "rx_timeElapse": {
      "index": "18",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "rx_timeElapse_V"
      }
    },
    "tx_timestamp_sum": {
      "index": "19",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "64",
        "interfaceRef": "tx_timestamp_sum_V"
      }
    },
    "rx_timestamp_sum": {
      "index": "20",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "64",
        "interfaceRef": "rx_timestamp_sum_V"
      }
    },
    "pkt_cnt_tx": {
      "index": "21",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "pkt_cnt_tx_V"
      }
    },
    "pkt_cnt_rx": {
      "index": "22",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "32",
        "interfaceRef": "pkt_cnt_rx_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "1",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "0.5"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sw_interface",
    "Version": "1.0",
    "DisplayName": "Sw_interface",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/src\/sw_interface.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sw_interface_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/sw_interface.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sw_interface_AXILiteS_s_axi.v",
      "impl\/verilog\/sw_interface.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sw_interface_v1_0\/data\/sw_interface.mdd",
      "impl\/misc\/drivers\/sw_interface_v1_0\/data\/sw_interface.tcl",
      "impl\/misc\/drivers\/sw_interface_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sw_interface_v1_0\/src\/xsw_interface.c",
      "impl\/misc\/drivers\/sw_interface_v1_0\/src\/xsw_interface.h",
      "impl\/misc\/drivers\/sw_interface_v1_0\/src\/xsw_interface_hw.h",
      "impl\/misc\/drivers\/sw_interface_v1_0\/src\/xsw_interface_linux.c",
      "impl\/misc\/drivers\/sw_interface_v1_0\/src\/xsw_interface_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/owl\/git_repos\/AXIS_traffic_generator\/ip_repo\/hls_ips\/sw_interface\/sw_interface\/solution1\/.autopilot\/db\/sw_interface.design.xml",
    "DebugDir": "\/home\/owl\/git_repos\/AXIS_traffic_generator\/ip_repo\/hls_ips\/sw_interface\/sw_interface\/solution1\/.debug",
    "ProtoInst": ["\/home\/owl\/git_repos\/AXIS_traffic_generator\/ip_repo\/hls_ips\/sw_interface\/sw_interface\/solution1\/.debug\/sw_interface.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "mismatch_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "mismatch_V",
      "bundle_role": "default"
    },
    "pkt_cnt_rx_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "pkt_cnt_rx_V",
      "bundle_role": "default"
    },
    "pkt_cnt_tx_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "pkt_cnt_tx_V",
      "bundle_role": "default"
    },
    "rst_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "rst_V",
      "bundle_role": "default"
    },
    "rx_timeElapse_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "rx_timeElapse_V",
      "bundle_role": "default"
    },
    "rx_timestamp_sum_V": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "bundle_name": "rx_timestamp_sum_V",
      "bundle_role": "default"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x10",
          "name": "axil_start_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of axil_start_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_start_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of axil_start_V"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "axil_rst_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of axil_rst_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_rst_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of axil_rst_V"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "axil_len_low_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of axil_len_low_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_len_low_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_len_low_V"
            }]
        },
        {
          "offset": "0x28",
          "name": "axil_len_high_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of axil_len_high_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_len_high_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_len_high_V"
            }]
        },
        {
          "offset": "0x30",
          "name": "axil_mismatch_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of axil_mismatch_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_mismatch_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_mismatch_V"
            }]
        },
        {
          "offset": "0x34",
          "name": "axil_mismatch_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of axil_mismatch_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_mismatch_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal axil_mismatch_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "axil_tx_timeElapse_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of axil_tx_timeElapse_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_tx_timeElapse_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_tx_timeElapse_V"
            }]
        },
        {
          "offset": "0x3c",
          "name": "axil_tx_timeElapse_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of axil_tx_timeElapse_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_tx_timeElapse_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal axil_tx_timeElapse_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "axil_rx_timeElapse_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of axil_rx_timeElapse_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_rx_timeElapse_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_rx_timeElapse_V"
            }]
        },
        {
          "offset": "0x44",
          "name": "axil_rx_timeElapse_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of axil_rx_timeElapse_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_rx_timeElapse_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal axil_rx_timeElapse_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "axil_tx_timestamp_sum_low_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of axil_tx_timestamp_sum_low_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_tx_timestamp_sum_low_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_tx_timestamp_sum_low_V"
            }]
        },
        {
          "offset": "0x4c",
          "name": "axil_tx_timestamp_sum_low_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of axil_tx_timestamp_sum_low_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_tx_timestamp_sum_low_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal axil_tx_timestamp_sum_low_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "axil_tx_timestamp_sum_high_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of axil_tx_timestamp_sum_high_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_tx_timestamp_sum_high_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_tx_timestamp_sum_high_V"
            }]
        },
        {
          "offset": "0x54",
          "name": "axil_tx_timestamp_sum_high_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of axil_tx_timestamp_sum_high_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_tx_timestamp_sum_high_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal axil_tx_timestamp_sum_high_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x58",
          "name": "axil_rx_timestamp_sum_low_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of axil_rx_timestamp_sum_low_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_rx_timestamp_sum_low_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_rx_timestamp_sum_low_V"
            }]
        },
        {
          "offset": "0x5c",
          "name": "axil_rx_timestamp_sum_low_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of axil_rx_timestamp_sum_low_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_rx_timestamp_sum_low_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal axil_rx_timestamp_sum_low_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "axil_rx_timestamp_sum_high_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of axil_rx_timestamp_sum_high_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_rx_timestamp_sum_high_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_rx_timestamp_sum_high_V"
            }]
        },
        {
          "offset": "0x64",
          "name": "axil_rx_timestamp_sum_high_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of axil_rx_timestamp_sum_high_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_rx_timestamp_sum_high_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal axil_rx_timestamp_sum_high_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x68",
          "name": "axil_pkt_cnt_tx_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of axil_pkt_cnt_tx_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_pkt_cnt_tx_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_pkt_cnt_tx_V"
            }]
        },
        {
          "offset": "0x6c",
          "name": "axil_pkt_cnt_tx_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of axil_pkt_cnt_tx_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_pkt_cnt_tx_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal axil_pkt_cnt_tx_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x70",
          "name": "axil_pkt_cnt_rx_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of axil_pkt_cnt_rx_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axil_pkt_cnt_rx_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of axil_pkt_cnt_rx_V"
            }]
        },
        {
          "offset": "0x74",
          "name": "axil_pkt_cnt_rx_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of axil_pkt_cnt_rx_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axil_pkt_cnt_rx_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal axil_pkt_cnt_rx_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "start_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "start_V",
      "bundle_role": "default"
    },
    "transfer_length_V": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "bundle_name": "transfer_length_V",
      "bundle_role": "default"
    },
    "tx_timeElapse_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "tx_timeElapse_V",
      "bundle_role": "default"
    },
    "tx_timestamp_sum_V": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "bundle_name": "tx_timestamp_sum_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "start_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "rst_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "transfer_length_V": {
      "dir": "out",
      "width": "64"
    },
    "mismatch_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "tx_timeElapse_V": {
      "dir": "in",
      "width": "32"
    },
    "rx_timeElapse_V": {
      "dir": "in",
      "width": "32"
    },
    "tx_timestamp_sum_V": {
      "dir": "in",
      "width": "64"
    },
    "rx_timestamp_sum_V": {
      "dir": "in",
      "width": "64"
    },
    "pkt_cnt_tx_V": {
      "dir": "in",
      "width": "32"
    },
    "pkt_cnt_rx_V": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sw_interface"},
    "Info": {"sw_interface": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"sw_interface": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "1.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "462",
          "LUT": "748",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "sw_interface",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-10-07 23:50:44 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
