#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 10 01:28:35 2020
# Process ID: 27816
# Current directory: D:/Documents HDD/School/CMPE 140/CMPE140Labs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31928 D:\Documents HDD\School\CMPE 140\CMPE140Labs\Lab1_N_FACT2.xpr
# Log file: D:/Documents HDD/School/CMPE 140/CMPE140Labs/vivado.log
# Journal file: D:/Documents HDD/School/CMPE 140/CMPE140Labs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Documents HDD/School/CMPE 140/Labs/Lab1_N_FACT2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparitor
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Mux_2In
Compiling module xil_defaultlib.Register32
Compiling module xil_defaultlib.NFactDP
Compiling module xil_defaultlib.NFactCU
Compiling module xil_defaultlib.NFact
Compiling module xil_defaultlib.NFact_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NFact_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NFact_tb_behav -key {Behavioral:sim_1:Functional:NFact_tb} -tclbatch {NFact_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source NFact_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
0
0
0
0
0
0
0
0
0
0
0
0
1
$finish called at time : 856 ns : File "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NFact_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 973.059 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparitor
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Mux_2In
Compiling module xil_defaultlib.Register32
Compiling module xil_defaultlib.NFactDP
Compiling module xil_defaultlib.NFactCU
Compiling module xil_defaultlib.NFact
Compiling module xil_defaultlib.NFact_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NFact_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
0
0
0
0
0
0
0
0
0
0
0
0
0
1
$finish called at time : 856 ns : File "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" Line 87
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_project {D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/Full_Calc/Full_Calc.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
current_project Lab1_N_FACT2
add_files -norecurse -scan_for_includes {{D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/eight_bit_binary_to_decimal.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/new/led_mux.v}}
import_files -norecurse {{D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/eight_bit_binary_to_decimal.v} {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/new/led_mux.v}}
update_compile_order -fileset sources_1
current_project Full_Calc
current_project Lab1_N_FACT2
current_project Full_Calc
current_project Lab1_N_FACT2
close [ open {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v} w ]
add_files {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v}}
update_compile_order -fileset sources_1
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/FIFO/FIFO.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/voting_machine/voting_machine.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/inferred_CLA_Adder/inferred_CLA_Adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/Priority_Encoder/Priority_Encoder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/FIFO/FIFO.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
current_project Lab1_N_FACT2
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:60]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparitor
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Mux_2In
Compiling module xil_defaultlib.Register32
Compiling module xil_defaultlib.NFactDP
Compiling module xil_defaultlib.NFactCU
Compiling module xil_defaultlib.NFact
Compiling module xil_defaultlib.NFact_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NFact_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NFact_tb_behav -key {Behavioral:sim_1:Functional:NFact_tb} -tclbatch {NFact_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source NFact_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
0
0
0
0
0
0
0
0
0
0
0
0
1
$finish called at time : 856 ns : File "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" Line 87
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NFact_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1540] value for parameter DONE_out is not constant [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:61]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:68]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:75]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 32 for port in2 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:76]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port muxOut [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:78]
WARNING: [VRFC 10-597] element index 32 into result is out of bounds [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparitor
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Mux_2In
Compiling module xil_defaultlib.Register32
Compiling module xil_defaultlib.NFactDP
Compiling module xil_defaultlib.NFactCU
Compiling module xil_defaultlib.NFact
Compiling module xil_defaultlib.NFact_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NFact_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NFact_tb_behav -key {Behavioral:sim_1:Functional:NFact_tb} -tclbatch {NFact_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source NFact_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
0
0
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NFact_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:61]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:68]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:75]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 32 for port in2 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:76]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port muxOut [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:78]
WARNING: [VRFC 10-597] element index 32 into result is out of bounds [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparitor
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Mux_2In
Compiling module xil_defaultlib.Register32
Compiling module xil_defaultlib.NFactDP
Compiling module xil_defaultlib.NFactCU
Compiling module xil_defaultlib.NFact
Compiling module xil_defaultlib.NFact_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NFact_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
0
0
0
0
0
0
0
0
0
0
0
0
0
1
$finish called at time : 856 ns : File "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" Line 87
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v}}] -no_script -reset -force -quiet
remove_files  {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v}}
export_ip_user_files -of_objects  [get_files {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/new/eight_bit_binary_to_decimal.v}}] -no_script -reset -force -quiet
remove_files  {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/new/eight_bit_binary_to_decimal.v}}
current_project FIFO
close_project
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new
file mkdir D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1
current_project Lab1_N_FACT2
file mkdir {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new}
close [ open {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc} w ]
add_files -fileset constrs_1 {{D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc}}
launch_runs synth_1 -jobs 16
[Mon Feb 10 03:59:07 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Feb 10 03:59:49 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Feb 10 04:00:48 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Feb 10 04:01:25 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Feb 10 04:04:15 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Feb 10 04:04:50 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Feb 10 04:07:55 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Feb 10 04:08:27 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Feb 10 04:09:06 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Feb 10 04:13:13 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Feb 10 04:16:41 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Feb 10 04:19:15 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Feb 10 04:19:54 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Feb 10 04:21:04 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2059.465 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2059.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.941 ; gain = 865.734
current_project Full_Calc
current_project Lab1_N_FACT2
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Feb 10 04:31:04 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Feb 10 04:31:57 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Feb 10 04:32:52 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.922 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6143A
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Feb 10 04:37:35 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
[Mon Feb 10 04:37:35 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6143A
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
close_project
open_project {D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close_project
close_hw
current_project Lab1_N_FACT2
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port splitResults on this module [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v:35]
ERROR: [VRFC 10-2063] Module <NFactDP> not found while processing module instance <DP> [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:31]
ERROR: [VRFC 10-2063] Module <NFactCU> not found while processing module instance <CU> [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v:34]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:61]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:68]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:75]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in2 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:76]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port muxOut [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparitor
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Mux_2In
Compiling module xil_defaultlib.Register32
Compiling module xil_defaultlib.NFactDP
Compiling module xil_defaultlib.NFactCU
Compiling module xil_defaultlib.NFact
Compiling module xil_defaultlib.NFact_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NFact_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NFact_tb_behav -key {Behavioral:sim_1:Functional:NFact_tb} -tclbatch {NFact_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source NFact_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
0
0
0
0
0
0
0
0
0
0
0
0
1
$finish called at time : 856 ns : File "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NFact_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NFact_FPGA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.281 ; gain = 96.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NFact_FPGA' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFact' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFactDP' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Comparitor' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Comparitor' (1#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (3#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_2In' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2In' (4#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'in1' does not match port width (32) of module 'Mux_2In' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:75]
WARNING: [Synth 8-689] width (16) of port connection 'in2' does not match port width (32) of module 'Mux_2In' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:76]
WARNING: [Synth 8-689] width (16) of port connection 'muxOut' does not match port width (32) of module 'Mux_2In' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:78]
INFO: [Synth 8-6157] synthesizing module 'Register32' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register32' (5#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NFactDP' (6#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'NFactCU' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:23]
	Parameter START bound to: 3'b000 
	Parameter LOAD bound to: 3'b001 
	Parameter WAIT bound to: 3'b010 
	Parameter MULT bound to: 3'b011 
	Parameter DONEH bound to: 3'b100 
	Parameter DONEL bound to: 3'b101 
	Parameter START_out bound to: 7'b1000100 
	Parameter LOAD_out bound to: 7'b1110100 
	Parameter WAIT_out bound to: 7'b1000100 
	Parameter MULT_out bound to: 7'b1011000 
	Parameter DONE_outh bound to: 7'b0000011 
	Parameter DONE_outl bound to: 7'b0000001 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:69]
WARNING: [Synth 8-567] referenced signal 'highlow' should be on the sensitivity list [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:84]
INFO: [Synth 8-6155] done synthesizing module 'NFactCU' (7#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NFact' (8#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (9#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v:1]
WARNING: [Synth 8-151] case item 5'b10000 is unreachable [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (10#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/sources_1/imports/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/new/led_mux.v:19]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (11#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/imports/imports/new/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NFact_FPGA' (12#1) [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact_FPGA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.848 ; gain = 135.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.848 ; gain = 135.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.848 ; gain = 135.391
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal N_in[0] cannot be placed on V17 (IOB_X0Y11) because the pad is already occupied by terminal N_led[0] possibly due to user constraint [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:11]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal N_in[1] cannot be placed on V16 (IOB_X0Y12) because the pad is already occupied by terminal N_led[1] possibly due to user constraint [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:12]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal N_in[2] cannot be placed on W16 (IOB_X0Y10) because the pad is already occupied by terminal N_led[2] possibly due to user constraint [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:13]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal N_in[3] cannot be placed on W17 (IOB_X0Y9) because the pad is already occupied by terminal N_led[3] possibly due to user constraint [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:14]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal go cannot be placed on V15 (IOB_X0Y8) because the pad is already occupied by terminal go_led possibly due to user constraint [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc:16]
Finished Parsing XDC File [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/constrs_1/new/NFact.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3000.988 ; gain = 272.531
32 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:61]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:68]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:75]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in2 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:76]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port muxOut [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparitor
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Mux_2In
Compiling module xil_defaultlib.Register32
Compiling module xil_defaultlib.NFactDP
Compiling module xil_defaultlib.NFactCU
Compiling module xil_defaultlib.NFact
Compiling module xil_defaultlib.NFact_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NFact_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
0
0
0
0
0
0
0
0
0
0
0
0
0
1
$finish called at time : 856 ns : File "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" Line 88
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Feb 10 05:06:44 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
[Mon Feb 10 05:06:44 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6143A
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
add_files -norecurse -scan_for_includes {{D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v}}
import_files -norecurse {{D:/Documents HDD/School/CMPE 125/Cmpe 125 Projects/4_bit_uint_divider/4_bit_uint_divider.srcs/sources_1/imports/imports/sources_1/new/button_debouncer.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Feb 10 05:15:18 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
[Mon Feb 10 05:15:18 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
open_hw
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Feb 10 05:21:10 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
[Mon Feb 10 05:21:10 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6143A
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NFact_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NFact_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Comparitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparitor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Mux_2In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFactDP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/Register32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NFact_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1521cc0dd17e4815996a671037038617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NFact_tb_behav xil_defaultlib.NFact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:61]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:68]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in1 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:75]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port in2 [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:76]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port muxOut [D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sources_1/new/NFactDP.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparitor
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Mux_2In
Compiling module xil_defaultlib.Register32
Compiling module xil_defaultlib.NFactDP
Compiling module xil_defaultlib.NFactCU
Compiling module xil_defaultlib.NFact
Compiling module xil_defaultlib.NFact_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NFact_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NFact_tb_behav -key {Behavioral:sim_1:Functional:NFact_tb} -tclbatch {NFact_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source NFact_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
$finish called at time : 856 ns : File "D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.srcs/sim_1/new/NFact_tb.v" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NFact_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3000.988 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Feb 10 05:30:58 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
[Mon Feb 10 05:30:58 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6143A
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Feb 10 05:41:33 2020] Launched synth_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/synth_1/runme.log
[Mon Feb 10 05:41:33 2020] Launched impl_1...
Run output will be captured here: D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents HDD/School/CMPE 140/CMPE140Labs/Lab1_N_FACT2.runs/impl_1/NFact_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
