\t (00:00:20) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:20)     Journal start - Sat Dec 17 14:07:11 2016
\t (00:00:20)         Host=DAXIONG-PC User=daxiong Pid=7108 CPUs=4
\t (00:00:20) 
\t (00:00:23) Opening existing design...
\d (00:00:23) Database opened: E:/嵌入式/git/PCB/boardv2_0/BBear_balance_carv2_0.brd
\i (00:00:24) trapsize 5069
\i (00:00:24) trapsize 4929
\i (00:00:24) trapsize 5093
\i (00:00:24) trapsize 4126
\i (00:00:24) trapsize 4126
\i (00:00:25) generaledit 
\i (00:00:29) zoom fit 
\i (00:00:29) trapsize 986
\i (00:00:37) open 
\i (00:00:54) fillin "E:\嵌入式\百度云同步盘\16年联点数据\PCB\380V控制器\380V控制器V2.0\PCB\380V-V2.0.brd"
\i (00:00:54) cd "E:\嵌入式\百度云同步盘\16年联点数据\PCB\380V控制器\380V控制器V2.0\PCB"
\t (00:00:54) Opening existing design...
\i (00:00:54) trapsize 825243
\t (00:00:54)     Journal end - Sat Dec 17 14:07:45 2016
