 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct 24 02:35:45 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          785
Number of nets:                          2664
Number of cells:                         1850
Number of combinational cells:           1449
Number of sequential cells:               363
Number of macros/black boxes:               0
Number of buf/inv:                        250
Number of references:                      16

Combinational area:              13494.395834
Buf/Inv area:                      946.066820
Noncombinational area:            8960.570406
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 22454.966240
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------
SYS_TOP                           22454.9662    100.0     28.2408     0.0000  0.0000  SYS_TOP
ALU_INST                           5551.6706     24.7   1023.7290   440.0858  0.0000  ALU_OPER_WIDTH8
ALU_INST/add_38                     231.8099      1.0    231.8099     0.0000  0.0000  ALU_OPER_WIDTH8_DW01_add_0
ALU_INST/div_47                    1434.3973      6.4   1434.3973     0.0000  0.0000  ALU_OPER_WIDTH8_DW_div_uns_0
ALU_INST/mult_44                   2155.7144      9.6   1914.4909     0.0000  0.0000  ALU_OPER_WIDTH8_DW02_mult_0
ALU_INST/mult_44/FS_1               241.2235      1.1    241.2235     0.0000  0.0000  ALU_OPER_WIDTH8_DW01_add_1
ALU_INST/sub_41                     265.9342      1.2    265.9342     0.0000  0.0000  ALU_OPER_WIDTH8_DW01_sub_0
CLK_DIV_RX_INST                     880.1716      3.9    514.2179   258.8740  0.0000  ClkDiv_1
CLK_DIV_RX_INST/r76                 107.0797      0.5    107.0797     0.0000  0.0000  ClkDiv_1_DW01_inc_0
CLK_DIV_TX_INST                     874.2881      3.9    507.1577   260.0507  0.0000  ClkDiv_0
CLK_DIV_TX_INST/r76                 107.0797      0.5    107.0797     0.0000  0.0000  ClkDiv_0_DW01_inc_0
CLK_GATE_INST                        40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
DATA_SYNC_INST                      395.3712      1.8     84.7224   310.6488  0.0000  DataSynchronizer_BUS_WIDTH8
FIFO_INST                          3845.4556     17.1      7.0602     0.0000  0.0000  FIFO_TOP_DATA_WIDTH8
FIFO_INST/fifo_mem                 2891.1519     12.9   1234.3583  1656.7936  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_FIFO_DEPTH8_ADDR_WIDTH4
FIFO_INST/fifo_rd                   264.7575      1.2    160.0312   104.7263  0.0000  FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4
FIFO_INST/fifo_wr                   268.2876      1.2    163.5613   104.7263  0.0000  FIFO_WR_FIFO_DEPTH8_ADDR_WIDTH4
FIFO_INST/sync_rptr_gray_to_wptr_gray
                                    207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_SYNC_WIDTH4_0
FIFO_INST/sync_wptr_gray_to_rptr_gray
                                    207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_SYNC_WIDTH4_1
PLSE_GEN_INST                        57.6583      0.3      5.8835    51.7748  0.0000  PULSE_GEN
PRE_MUX_INST                         88.2525      0.4     88.2525     0.0000  0.0000  CLKDIV_MUX
REG_FILE_INST                      6081.1856     27.1   2534.6119  3546.5738  0.0000  RegFile_WIDTH8_DEPTH16
RST_SYNC1_INST                       51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_0
RST_SYNC2_INST                       51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_1
SYS_CTRL_INST                       874.2881      3.9    636.5947   237.6934  0.0000  SYS_CTRL
UART_INST                          3634.8263     16.2      7.0602     0.0000  0.0000  UART_DATA_WIDTH8
UART_INST/U0_UART_RX               2462.8331     11.0      7.0602     0.0000  0.0000  UART_RX
UART_INST/U0_UART_RX/U0_data_sampling
                                    578.9364      2.6    470.6800   108.2564  0.0000  data_sampling
UART_INST/U0_UART_RX/U0_deserializer
                                    444.7926      2.0    228.2798   216.5128  0.0000  deserializer_DATA_WIDTH8
UART_INST/U0_UART_RX/U0_edge_bit_counter
                                    623.6510      2.8    353.0100   270.6410  0.0000  edge_bit_counter
UART_INST/U0_UART_RX/U0_par_chk     145.9108      0.6    110.6098    35.3010  0.0000  par_chk_DATA_WIDTH8
UART_INST/U0_UART_RX/U0_stp_chk      47.0680      0.2     11.7670    35.3010  0.0000  stp_chk
UART_INST/U0_UART_RX/U0_strt_chk     38.8311      0.2     11.7670    27.0641  0.0000  strt_chk
UART_INST/U0_UART_RX/U0_uart_fsm    576.5830      2.6    495.3907    81.1923  0.0000  uart_rx_fsm_DATA_WIDTH8
UART_INST/U0_UART_TX               1164.9330      5.2      7.0602     0.0000  0.0000  UART_TX_DATA_WIDTH8
UART_INST/U0_UART_TX/U0_Serializer
                                    470.6800      2.1    185.9186   284.7614  0.0000  Serializer_WIDTH8
UART_INST/U0_UART_TX/U0_fsm         192.9788      0.9     89.4292   103.5496  0.0000  uart_tx_fsm
UART_INST/U0_UART_TX/U0_mux          62.3651      0.3     27.0641    35.3010  0.0000  mux
UART_INST/U0_UART_TX/U0_parity_calc
                                    431.8489      1.9    198.8623   232.9866  0.0000  parity_calc_WIDTH8
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------
Total                                                  13494.3958  8960.5704  0.0000

1
