0.6
2017.4
Dec 15 2017
21:07:18
Z:/ee26/lab2/lab2/lab2.sim/sim_1/synth/timing/xsim/parallel_16bit_test_time_synth.v,1581370567,verilog,,,,glbl;parallel_claa_16bit,,,,,,,,
Z:/ee26/lab2/lab2/lab2.srcs/sim_1/new/16_bit_ripple_test.vhd,1580767488,vhdl,,,,ripple_16bit_test,,,,,,,,
Z:/ee26/lab2/lab2/lab2.srcs/sim_1/new/parallel_16bit_test.vhd,1581370549,vhdl,,,,parallel_16bit_test,,,,,,,,
