// Seed: 3488318248
module module_0 (
    input  wand id_0,
    output wire id_1
);
  tri1 id_3 = id_3 == id_0;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  generate
    assign id_3 = 1;
  endgenerate
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input wor id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd41,
    parameter id_5 = 32'd35
);
  logic [7:0] id_2;
  id_3 :
  assert property (@(posedge 1) id_1 < id_3)
  else $display(id_2);
  assign id_2 = ~(id_2[1'b0]);
  initial $display(1'd0);
  defparam id_4.id_5 = 1;
endmodule
