{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612871522979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612871522980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 15:22:00 2021 " "Processing started: Tue Feb 09 15:22:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612871522980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612871522980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612871522981 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "src/JUMP/SHIFT/SHIFT.qip " "Tcl Script File src/JUMP/SHIFT/SHIFT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE src/JUMP/SHIFT/SHIFT.qip " "set_global_assignment -name QIP_FILE src/JUMP/SHIFT/SHIFT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1612871523151 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1612871523151 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612871524184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/zero_extender/zero_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file src/zero_extender/zero_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "src/ZERO_EXTENDER/ZERO_EXTENDER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/ZERO_EXTENDER/ZERO_EXTENDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXER " "Found entity 1: MULTIPLEXER" {  } { { "src/MUX/MULTIPLEXER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/MUX/MULTIPLEXER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift2/shift2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift2/shift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT2 " "Found entity 1: SHIFT2" {  } { { "src/SHIFT2/SHIFT2.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/SHIFT2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_adder/jump_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc_adder/jump_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUMP_ADDER " "Found entity 1: JUMP_ADDER" {  } { { "src/PC_ADDER/JUMP_ADDER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/JUMP_ADDER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "MULT.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/MULT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/DIV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP " "Found entity 1: CMP" {  } { { "CMP.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CMP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_SUB " "Found entity 1: ADDER_SUB" {  } { { "ADDER_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/ADDER_SUB.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/SHIFT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROTATE " "Found entity 1: ROTATE" {  } { { "ROTATE.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/ROTATE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_adder/pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc_adder/pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ADDER " "Found entity 1: PC_ADDER" {  } { { "src/PC_ADDER/PC_ADDER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/PC_ADDER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_memory/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_memory/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_array/register_array.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_array/register_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_array " "Found entity 1: register_array" {  } { { "src/REGISTER_ARRAY/REGISTER_ARRAY.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/REGISTER_ARRAY/REGISTER_ARRAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524352 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(57) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(57): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612871524366 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(59) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(59): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612871524367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(103) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(103): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612871524367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(112) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(112): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612871524367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(114) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(114): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612871524368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_interpreter/instruction_interpreter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_interpreter/instruction_interpreter.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_interpreter " "Found entity 1: instruction_interpreter" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpuproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUProject " "Found entity 1: CPUProject" {  } { { "CPUProject.bdf" "" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/fp_coprocessor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/fp_coprocessor/fp_coprocessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FP_COPROCESSOR " "Found entity 1: FP_COPROCESSOR" {  } { { "src/FP_COPROCESSOR/FP_COPROCESSOR.bdf" "" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_COPROCESSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/fp_add_sub/fp_add_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file src/fp_coprocessor/fp_add_sub/fp_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_ADD_SUB_altbarrel_shift_t8e " "Found entity 1: FP_ADD_SUB_altbarrel_shift_t8e" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_ADD_SUB_altbarrel_shift_3cg " "Found entity 2: FP_ADD_SUB_altbarrel_shift_3cg" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "3 FP_ADD_SUB_altpriority_encoder_3e8 " "Found entity 3: FP_ADD_SUB_altpriority_encoder_3e8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "4 FP_ADD_SUB_altpriority_encoder_6e8 " "Found entity 4: FP_ADD_SUB_altpriority_encoder_6e8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "5 FP_ADD_SUB_altpriority_encoder_be8 " "Found entity 5: FP_ADD_SUB_altpriority_encoder_be8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "6 FP_ADD_SUB_altpriority_encoder_3v7 " "Found entity 6: FP_ADD_SUB_altpriority_encoder_3v7" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "7 FP_ADD_SUB_altpriority_encoder_6v7 " "Found entity 7: FP_ADD_SUB_altpriority_encoder_6v7" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "8 FP_ADD_SUB_altpriority_encoder_bv7 " "Found entity 8: FP_ADD_SUB_altpriority_encoder_bv7" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "9 FP_ADD_SUB_altpriority_encoder_uv8 " "Found entity 9: FP_ADD_SUB_altpriority_encoder_uv8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "10 FP_ADD_SUB_altpriority_encoder_ue9 " "Found entity 10: FP_ADD_SUB_altpriority_encoder_ue9" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "11 FP_ADD_SUB_altpriority_encoder_ou8 " "Found entity 11: FP_ADD_SUB_altpriority_encoder_ou8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "12 FP_ADD_SUB_altpriority_encoder_nh8 " "Found entity 12: FP_ADD_SUB_altpriority_encoder_nh8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "13 FP_ADD_SUB_altpriority_encoder_qh8 " "Found entity 13: FP_ADD_SUB_altpriority_encoder_qh8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "14 FP_ADD_SUB_altpriority_encoder_vh8 " "Found entity 14: FP_ADD_SUB_altpriority_encoder_vh8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "15 FP_ADD_SUB_altpriority_encoder_ii9 " "Found entity 15: FP_ADD_SUB_altpriority_encoder_ii9" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "16 FP_ADD_SUB_altpriority_encoder_n28 " "Found entity 16: FP_ADD_SUB_altpriority_encoder_n28" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "17 FP_ADD_SUB_altpriority_encoder_q28 " "Found entity 17: FP_ADD_SUB_altpriority_encoder_q28" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "18 FP_ADD_SUB_altpriority_encoder_v28 " "Found entity 18: FP_ADD_SUB_altpriority_encoder_v28" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "19 FP_ADD_SUB_altpriority_encoder_i39 " "Found entity 19: FP_ADD_SUB_altpriority_encoder_i39" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "20 FP_ADD_SUB_altpriority_encoder_cna " "Found entity 20: FP_ADD_SUB_altpriority_encoder_cna" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "21 FP_ADD_SUB_altfp_add_sub_39n " "Found entity 21: FP_ADD_SUB_altfp_add_sub_39n" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""} { "Info" "ISGN_ENTITY_NAME" "22 FP_ADD_SUB " "Found entity 22: FP_ADD_SUB" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 3441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/fp_mult/fp_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file src/fp_coprocessor/fp_mult/fp_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_MULT_altfp_mult_bnq " "Found entity 1: FP_MULT_altfp_mult_bnq" {  } { { "src/FP_COPROCESSOR/FP_MULT/FP_MULT.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_MULT/FP_MULT.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524541 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_MULT " "Found entity 2: FP_MULT" {  } { { "src/FP_COPROCESSOR/FP_MULT/FP_MULT.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_MULT/FP_MULT.v" 848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/fp_div/fp_div.v 3 3 " "Found 3 design units, including 3 entities, in source file src/fp_coprocessor/fp_div/fp_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_DIV_altfp_div_pst_39j " "Found entity 1: FP_DIV_altfp_div_pst_39j" {  } { { "src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524618 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_DIV_altfp_div_oul " "Found entity 2: FP_DIV_altfp_div_oul" {  } { { "src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" 1785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524618 ""} { "Info" "ISGN_ENTITY_NAME" "3 FP_DIV " "Found entity 3: FP_DIV" {  } { { "src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/mux/fp_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fp_coprocessor/mux/fp_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_MUX " "Found entity 1: FP_MUX" {  } { { "src/FP_COPROCESSOR/MUX/FP_MUX.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/MUX/FP_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_mux/pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc_mux/pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_MUX " "Found entity 1: PC_MUX" {  } { { "src/PC_MUX/PC_MUX.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_MUX/PC_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/jmp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/jmp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JMP " "Found entity 1: JMP" {  } { { "src/JUMP/JMP.bdf" "" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/JMP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/constant/constant.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/constant/constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT " "Found entity 1: CONSTANT" {  } { { "src/JUMP/CONSTANT/CONSTANT.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/CONSTANT/CONSTANT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/shift/shift_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/shift/shift_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_16BIT " "Found entity 1: SHIFT_16BIT" {  } { { "src/JUMP/SHIFT/SHIFT_16BIT.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_16BIT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/constant/constant_18.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/constant/constant_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT_18 " "Found entity 1: CONSTANT_18" {  } { { "src/JUMP/CONSTANT/CONSTANT_18.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/CONSTANT/CONSTANT_18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/add/add.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/add/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "src/JUMP/ADD/ADD.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/ADD/ADD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/shift/shift_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/shift/shift_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_5BIT " "Found entity 1: SHIFT_5BIT" {  } { { "src/JUMP/SHIFT/SHIFT_5BIT.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_5BIT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift2/lpm_constant2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift2/lpm_constant2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "src/SHIFT2/lpm_constant2.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/lpm_constant2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUProject " "Elaborating entity \"CPUProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612871524809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ADDER PC_ADDER:inst " "Elaborating entity \"PC_ADDER\" for hierarchy \"PC_ADDER:inst\"" {  } { { "CPUProject.bdf" "inst" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 56 400 560 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PC_ADDER:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"PC_ADDER:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "src/PC_ADDER/PC_ADDER.v" "LPM_ADD_SUB_component" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/PC_ADDER.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_ADDER:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"PC_ADDER:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "src/PC_ADDER/PC_ADDER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/PC_ADDER.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871524854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_ADDER:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"PC_ADDER:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524858 ""}  } { { "src/PC_ADDER/PC_ADDER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/PC_ADDER.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871524858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mqh " "Found entity 1: add_sub_mqh" {  } { { "db/add_sub_mqh.tdf" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/add_sub_mqh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871524946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871524946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mqh PC_ADDER:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_mqh:auto_generated " "Elaborating entity \"add_sub_mqh\" for hierarchy \"PC_ADDER:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_mqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:PC " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:PC\"" {  } { { "CPUProject.bdf" "PC" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 344 128 304 488 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:PC " "Elaborated megafunction instantiation \"LPM_FF:PC\"" {  } { { "CPUProject.bdf" "" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 344 128 304 488 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871524975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:PC " "Instantiated megafunction \"LPM_FF:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524976 ""}  } { { "CPUProject.bdf" "" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 344 128 304 488 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871524976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_interpreter instruction_interpreter:inst6 " "Elaborating entity \"instruction_interpreter\" for hierarchy \"instruction_interpreter:inst6\"" {  } { { "CPUProject.bdf" "inst6" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 464 688 992 768 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 INSTRUCTION_INTERPRETER.v(28) " "Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(28): truncated value with size 32 to match size of target (1)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 INSTRUCTION_INTERPRETER.v(29) " "Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(29): truncated value with size 32 to match size of target (1)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 INSTRUCTION_INTERPRETER.v(30) " "Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(30): truncated value with size 32 to match size of target (1)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 INSTRUCTION_INTERPRETER.v(33) " "Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(33): truncated value with size 32 to match size of target (1)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 INSTRUCTION_INTERPRETER.v(34) " "Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(34): truncated value with size 32 to match size of target (1)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 INSTRUCTION_INTERPRETER.v(35) " "Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(35): truncated value with size 32 to match size of target (1)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 INSTRUCTION_INTERPRETER.v(36) " "Verilog HDL assignment warning at INSTRUCTION_INTERPRETER.v(36): truncated value with size 32 to match size of target (1)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "INSTRUCTION_INTERPRETER.v(123) " "Verilog HDL Case Statement warning at INSTRUCTION_INTERPRETER.v(123): incomplete case statement has no default case item" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg3 INSTRUCTION_INTERPRETER.v(38) " "Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable \"reg3\", which holds its previous value in one or more paths through the always construct" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1 INSTRUCTION_INTERPRETER.v(38) " "Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable \"reg1\", which holds its previous value in one or more paths through the always construct" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2 INSTRUCTION_INTERPRETER.v(38) " "Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable \"reg2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_r_amount INSTRUCTION_INTERPRETER.v(38) " "Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable \"s_r_amount\", which holds its previous value in one or more paths through the always construct" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_opcode INSTRUCTION_INTERPRETER.v(38) " "Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable \"alu_opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_mux_signal INSTRUCTION_INTERPRETER.v(38) " "Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable \"jump_mux_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871524984 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_back_on_register_mux_signal INSTRUCTION_INTERPRETER.v(38) " "Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable \"write_back_on_register_mux_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_input_mux_signal INSTRUCTION_INTERPRETER.v(38) " "Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable \"alu_input_mux_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "im_data INSTRUCTION_INTERPRETER.v(38) " "Verilog HDL Always Construct warning at INSTRUCTION_INTERPRETER.v(38): inferring latch(es) for variable \"im_data\", which holds its previous value in one or more paths through the always construct" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[0\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[0\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[1\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[1\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[2\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[2\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[3\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[3\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[4\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[4\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[5\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[5\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[6\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[6\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[7\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[7\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[8\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[8\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[9\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[9\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[10\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[10\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[11\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[11\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524985 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[12\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[12\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[13\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[13\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[14\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[14\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[15\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[15\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[16\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[16\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[17\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[17\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[18\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[18\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[19\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[19\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[20\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[20\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[21\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[21\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[22\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[22\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[23\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[23\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[24\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[24\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[25\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[25\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[26\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[26\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[27\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[27\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[28\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[28\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524986 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[29\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[29\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[30\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[30\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_data\[31\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"im_data\[31\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input_mux_signal INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"alu_input_mux_signal\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back_on_register_mux_signal INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"write_back_on_register_mux_signal\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_mux_signal\[0\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"jump_mux_signal\[0\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_mux_signal\[1\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"jump_mux_signal\[1\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[0\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"alu_opcode\[0\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[1\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"alu_opcode\[1\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[2\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"alu_opcode\[2\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[3\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"alu_opcode\[3\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[4\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"alu_opcode\[4\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_r_amount\[0\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"s_r_amount\[0\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_r_amount\[1\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"s_r_amount\[1\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524987 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_r_amount\[2\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"s_r_amount\[2\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_r_amount\[3\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"s_r_amount\[3\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_r_amount\[4\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"s_r_amount\[4\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[0\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg2\[0\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[1\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg2\[1\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[2\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg2\[2\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[3\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg2\[3\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2\[4\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg2\[4\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[0\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg1\[0\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[1\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg1\[1\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[2\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg1\[2\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[3\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg1\[3\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[4\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg1\[4\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3\[0\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg3\[0\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3\[1\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg3\[1\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3\[2\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg3\[2\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524988 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3\[3\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg3\[3\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524989 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3\[4\] INSTRUCTION_INTERPRETER.v(43) " "Inferred latch for \"reg3\[4\]\" at INSTRUCTION_INTERPRETER.v(43)" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1612871524989 "|CPUProject|instruction_interpreter:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY INSTRUCTION_MEMORY:inst9 " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"INSTRUCTION_MEMORY:inst9\"" {  } { { "CPUProject.bdf" "inst9" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 464 408 624 592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871524997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTRUCTION_MEMORY:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INSTRUCTION_MEMORY:inst9\|altsyncram:altsyncram_component\"" {  } { { "src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" "altsyncram_component" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTRUCTION_MEMORY:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INSTRUCTION_MEMORY:inst9\|altsyncram:altsyncram_component\"" {  } { { "src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871525044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTRUCTION_MEMORY:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"INSTRUCTION_MEMORY:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInstructions.mif " "Parameter \"init_file\" = \"instructionMemoryInstructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525045 ""}  } { { "src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871525045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55b1 " "Found entity 1: altsyncram_55b1" {  } { { "db/altsyncram_55b1.tdf" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/altsyncram_55b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871525144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871525144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55b1 INSTRUCTION_MEMORY:inst9\|altsyncram:altsyncram_component\|altsyncram_55b1:auto_generated " "Elaborating entity \"altsyncram_55b1\" for hierarchy \"INSTRUCTION_MEMORY:inst9\|altsyncram:altsyncram_component\|altsyncram_55b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:inst2 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:inst2\"" {  } { { "CPUProject.bdf" "inst2" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { -128 600 744 -16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux PC_MUX:inst2\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"PC_MUX:inst2\|lpm_mux:LPM_MUX_component\"" {  } { { "src/PC_MUX/PC_MUX.v" "LPM_MUX_component" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_MUX/PC_MUX.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_MUX:inst2\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"PC_MUX:inst2\|lpm_mux:LPM_MUX_component\"" {  } { { "src/PC_MUX/PC_MUX.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_MUX/PC_MUX.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871525242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_MUX:inst2\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"PC_MUX:inst2\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525242 ""}  } { { "src/PC_MUX/PC_MUX.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_MUX/PC_MUX.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871525242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o0d " "Found entity 1: mux_o0d" {  } { { "db/mux_o0d.tdf" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/mux_o0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871525325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871525325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o0d PC_MUX:inst2\|lpm_mux:LPM_MUX_component\|mux_o0d:auto_generated " "Elaborating entity \"mux_o0d\" for hierarchy \"PC_MUX:inst2\|lpm_mux:LPM_MUX_component\|mux_o0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUMP_ADDER JUMP_ADDER:inst11 " "Elaborating entity \"JUMP_ADDER\" for hierarchy \"JUMP_ADDER:inst11\"" {  } { { "CPUProject.bdf" "inst11" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 240 1592 1784 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub JUMP_ADDER:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"JUMP_ADDER:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "src/PC_ADDER/JUMP_ADDER.v" "LPM_ADD_SUB_component" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/JUMP_ADDER.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JUMP_ADDER:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"JUMP_ADDER:inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "src/PC_ADDER/JUMP_ADDER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/JUMP_ADDER.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871525353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JUMP_ADDER:inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"JUMP_ADDER:inst11\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525353 ""}  } { { "src/PC_ADDER/JUMP_ADDER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/PC_ADDER/JUMP_ADDER.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871525353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2nh " "Found entity 1: add_sub_2nh" {  } { { "db/add_sub_2nh.tdf" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/add_sub_2nh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871525448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871525448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2nh JUMP_ADDER:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2nh:auto_generated " "Elaborating entity \"add_sub_2nh\" for hierarchy \"JUMP_ADDER:inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2nh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT2 SHIFT2:inst14 " "Elaborating entity \"SHIFT2\" for hierarchy \"SHIFT2:inst14\"" {  } { { "CPUProject.bdf" "inst14" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 272 1112 1312 352 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift SHIFT2:inst14\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"SHIFT2:inst14\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "src/SHIFT2/SHIFT2.v" "LPM_CLSHIFT_component" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/SHIFT2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHIFT2:inst14\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"SHIFT2:inst14\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "src/SHIFT2/SHIFT2.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/SHIFT2.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871525488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHIFT2:inst14\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"SHIFT2:inst14\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 2 " "Parameter \"lpm_widthdist\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525488 ""}  } { { "src/SHIFT2/SHIFT2.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/SHIFT2.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871525488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_rkb " "Found entity 1: lpm_clshift_rkb" {  } { { "db/lpm_clshift_rkb.tdf" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/lpm_clshift_rkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871525502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871525502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_rkb SHIFT2:inst14\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated " "Elaborating entity \"lpm_clshift_rkb\" for hierarchy \"SHIFT2:inst14\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_rkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant2 lpm_constant2:inst16 " "Elaborating entity \"lpm_constant2\" for hierarchy \"lpm_constant2:inst16\"" {  } { { "CPUProject.bdf" "inst16" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 296 904 1016 344 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant2:inst16\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant2:inst16\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "src/SHIFT2/lpm_constant2.v" "LPM_CONSTANT_component" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/lpm_constant2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant2:inst16\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant2:inst16\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "src/SHIFT2/lpm_constant2.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/lpm_constant2.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871525544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant2:inst16\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant2:inst16\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2 " "Parameter \"lpm_cvalue\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525544 ""}  } { { "src/SHIFT2/lpm_constant2.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/SHIFT2/lpm_constant2.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871525544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_array register_array:inst5 " "Elaborating entity \"register_array\" for hierarchy \"register_array:inst5\"" {  } { { "CPUProject.bdf" "inst5" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 432 1200 1440 608 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525549 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i REGISTER_ARRAY.v(26) " "Verilog HDL Always Construct warning at REGISTER_ARRAY.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "src/REGISTER_ARRAY/REGISTER_ARRAY.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/REGISTER_ARRAY/REGISTER_ARRAY.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1612871525559 "|CPUProject|register_array:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXER MULTIPLEXER:inst17 " "Elaborating entity \"MULTIPLEXER\" for hierarchy \"MULTIPLEXER:inst17\"" {  } { { "CPUProject.bdf" "inst17" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 600 2720 2864 680 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MULTIPLEXER:inst17\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MULTIPLEXER:inst17\|lpm_mux:LPM_MUX_component\"" {  } { { "src/MUX/MULTIPLEXER.v" "LPM_MUX_component" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/MUX/MULTIPLEXER.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MULTIPLEXER:inst17\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MULTIPLEXER:inst17\|lpm_mux:LPM_MUX_component\"" {  } { { "src/MUX/MULTIPLEXER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/MUX/MULTIPLEXER.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871525575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MULTIPLEXER:inst17\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MULTIPLEXER:inst17\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525575 ""}  } { { "src/MUX/MULTIPLEXER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/MUX/MULTIPLEXER.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871525575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/mux_l0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871525656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871525656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d MULTIPLEXER:inst17\|lpm_mux:LPM_MUX_component\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"MULTIPLEXER:inst17\|lpm_mux:LPM_MUX_component\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JMP JMP:inst4 " "Elaborating entity \"JMP\" for hierarchy \"JMP:inst4\"" {  } { { "CPUProject.bdf" "inst4" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/CPUProject.bdf" { { -112 184 392 -16 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD JMP:inst4\|ADD:inst10 " "Elaborating entity \"ADD\" for hierarchy \"JMP:inst4\|ADD:inst10\"" {  } { { "src/JUMP/JMP.bdf" "inst10" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/JMP.bdf" { { 80 1000 1160 176 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub JMP:inst4\|ADD:inst10\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"JMP:inst4\|ADD:inst10\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "src/JUMP/ADD/ADD.v" "LPM_ADD_SUB_component" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/ADD/ADD.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JMP:inst4\|ADD:inst10\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"JMP:inst4\|ADD:inst10\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "src/JUMP/ADD/ADD.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/ADD/ADD.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871525932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JMP:inst4\|ADD:inst10\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"JMP:inst4\|ADD:inst10\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871525933 ""}  } { { "src/JUMP/ADD/ADD.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/ADD/ADD.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871525933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5uh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5uh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5uh " "Found entity 1: add_sub_5uh" {  } { { "db/add_sub_5uh.tdf" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/add_sub_5uh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871526172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871526172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5uh JMP:inst4\|ADD:inst10\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_5uh:auto_generated " "Elaborating entity \"add_sub_5uh\" for hierarchy \"JMP:inst4\|ADD:inst10\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_5uh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871526180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_5BIT JMP:inst4\|SHIFT_5BIT:inst1 " "Elaborating entity \"SHIFT_5BIT\" for hierarchy \"JMP:inst4\|SHIFT_5BIT:inst1\"" {  } { { "src/JUMP/JMP.bdf" "inst1" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/JMP.bdf" { { -24 776 952 56 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871526194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift JMP:inst4\|SHIFT_5BIT:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"JMP:inst4\|SHIFT_5BIT:inst1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "src/JUMP/SHIFT/SHIFT_5BIT.v" "LPM_CLSHIFT_component" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_5BIT.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871526199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JMP:inst4\|SHIFT_5BIT:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"JMP:inst4\|SHIFT_5BIT:inst1\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "src/JUMP/SHIFT/SHIFT_5BIT.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_5BIT.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871526201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JMP:inst4\|SHIFT_5BIT:inst1\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"JMP:inst4\|SHIFT_5BIT:inst1\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871526201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871526201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871526201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871526201 ""}  } { { "src/JUMP/SHIFT/SHIFT_5BIT.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_5BIT.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612871526201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/db/lpm_clshift_ukb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612871526222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612871526222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb JMP:inst4\|SHIFT_5BIT:inst1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"JMP:inst4\|SHIFT_5BIT:inst1\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871526239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extender JMP:inst4\|zero_extender:inst3 " "Elaborating entity \"zero_extender\" for hierarchy \"JMP:inst4\|zero_extender:inst3\"" {  } { { "src/JUMP/JMP.bdf" "inst3" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/JMP.bdf" { { 32 304 536 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612871526248 ""}
{ "Error" "EVRFX_VERI_UNSIZED_OPERANDS_NOT_ALLOWED" "ZERO_EXTENDER.v(10) " "Verilog HDL error at ZERO_EXTENDER.v(10): unsized constants are not allowed in concatenations" {  } { { "src/ZERO_EXTENDER/ZERO_EXTENDER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/ZERO_EXTENDER/ZERO_EXTENDER.v" 10 0 0 } }  } 0 10257 "Verilog HDL error at %1!s!: unsized constants are not allowed in concatenations" 0 0 "Quartus II" 0 -1 1612871526251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "590 32 ZERO_EXTENDER.v(10) " "Verilog HDL assignment warning at ZERO_EXTENDER.v(10): truncated value with size 590 to match size of target (32)" {  } { { "src/ZERO_EXTENDER/ZERO_EXTENDER.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/ZERO_EXTENDER/ZERO_EXTENDER.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612871526251 "|CPUProject|JMP:inst4|zero_extender:inst3"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "JMP:inst4\|zero_extender:inst3 " "Can't elaborate user hierarchy \"JMP:inst4\|zero_extender:inst3\"" {  } { { "src/JUMP/JMP.bdf" "inst3" { Schematic "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/src/JUMP/JMP.bdf" { { 32 304 536 112 "inst3" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612871526252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/output_files/CPUProject.map.smsg " "Generated suppressed messages file C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/output_files/CPUProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1612871526533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612871526696 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 09 15:22:06 2021 " "Processing ended: Tue Feb 09 15:22:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612871526696 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612871526696 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612871526696 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612871526696 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 21 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 21 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612871527468 ""}
