// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "A_IO_L2_in_intra_trans.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic A_IO_L2_in_intra_trans::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic A_IO_L2_in_intra_trans::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> A_IO_L2_in_intra_trans::ap_ST_fsm_state1 = "1";
const sc_lv<3> A_IO_L2_in_intra_trans::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> A_IO_L2_in_intra_trans::ap_ST_fsm_state4 = "100";
const bool A_IO_L2_in_intra_trans::ap_const_boolean_1 = true;
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_1 = "1";
const bool A_IO_L2_in_intra_trans::ap_const_boolean_0 = false;
const sc_lv<1> A_IO_L2_in_intra_trans::ap_const_lv1_0 = "0";
const sc_lv<1> A_IO_L2_in_intra_trans::ap_const_lv1_1 = "1";
const sc_lv<10> A_IO_L2_in_intra_trans::ap_const_lv10_0 = "0000000000";
const sc_lv<4> A_IO_L2_in_intra_trans::ap_const_lv4_0 = "0000";
const sc_lv<8> A_IO_L2_in_intra_trans::ap_const_lv8_0 = "00000000";
const sc_lv<10> A_IO_L2_in_intra_trans::ap_const_lv10_200 = "1000000000";
const sc_lv<10> A_IO_L2_in_intra_trans::ap_const_lv10_1 = "1";
const sc_lv<4> A_IO_L2_in_intra_trans::ap_const_lv4_1 = "1";
const sc_lv<8> A_IO_L2_in_intra_trans::ap_const_lv8_40 = "1000000";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_3 = "11";
const sc_lv<4> A_IO_L2_in_intra_trans::ap_const_lv4_8 = "1000";
const sc_lv<8> A_IO_L2_in_intra_trans::ap_const_lv8_1 = "1";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_40 = "1000000";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_7F = "1111111";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_80 = "10000000";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_BF = "10111111";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_C0 = "11000000";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_FF = "11111111";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_100 = "100000000";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_13F = "100111111";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_140 = "101000000";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_17F = "101111111";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_180 = "110000000";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_1BF = "110111111";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_1C0 = "111000000";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_1FF = "111111111";
const sc_lv<32> A_IO_L2_in_intra_trans::ap_const_lv32_2 = "10";

A_IO_L2_in_intra_trans::A_IO_L2_in_intra_trans(sc_module_name name) : sc_module(name), mVcdFile(0) {
    kernel0_mux_83_64_1_1_U15 = new kernel0_mux_83_64_1_1<1,1,64,64,64,64,64,64,64,64,3,64>("kernel0_mux_83_64_1_1_U15");
    kernel0_mux_83_64_1_1_U15->din0(out_data_V_fu_361_p1);
    kernel0_mux_83_64_1_1_U15->din1(out_data_V_fu_361_p2);
    kernel0_mux_83_64_1_1_U15->din2(out_data_V_fu_361_p3);
    kernel0_mux_83_64_1_1_U15->din3(out_data_V_fu_361_p4);
    kernel0_mux_83_64_1_1_U15->din4(out_data_V_fu_361_p5);
    kernel0_mux_83_64_1_1_U15->din5(out_data_V_fu_361_p6);
    kernel0_mux_83_64_1_1_U15->din6(out_data_V_fu_361_p7);
    kernel0_mux_83_64_1_1_U15->din7(out_data_V_fu_361_p8);
    kernel0_mux_83_64_1_1_U15->din8(trunc_ln1371_reg_401);
    kernel0_mux_83_64_1_1_U15->dout(out_data_V_fu_361_p10);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln321_fu_256_p2);
    sensitive << ( zext_ln321_fu_252_p1 );
    sensitive << ( zext_ln1371_fu_212_p1 );

    SC_METHOD(thread_add_ln62_fu_178_p2);
    sensitive << ( indvar_flatten11_reg_128 );

    SC_METHOD(thread_add_ln64_fu_273_p2);
    sensitive << ( indvar_flatten_reg_150 );

    SC_METHOD(thread_and_ln1371_fu_232_p2);
    sensitive << ( icmp_ln66_fu_226_p2 );
    sensitive << ( xor_ln1371_fu_220_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln62_reg_387 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln62_reg_387 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln62_reg_387 );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( icmp_ln62_reg_387 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln62_fu_172_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_phi_mux_p_088_0_phi_fu_143_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln62_reg_387 );
    sensitive << ( p_088_0_reg_139 );
    sensitive << ( select_ln1371_reg_396 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_c5_V_fu_184_p2);
    sensitive << ( ap_phi_mux_p_088_0_phi_fu_143_p4 );

    SC_METHOD(thread_c7_V_fu_267_p2);
    sensitive << ( select_ln66_fu_244_p3 );

    SC_METHOD(thread_fifo_A_local_out_V_V_blk_n);
    sensitive << ( fifo_A_local_out_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln62_reg_387 );

    SC_METHOD(thread_fifo_A_local_out_V_V_din);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln62_reg_387 );
    sensitive << ( out_data_V_fu_361_p10 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_fifo_A_local_out_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln62_reg_387 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_icmp_ln62_fu_172_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten11_reg_128 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln64_fu_190_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_150 );
    sensitive << ( icmp_ln62_fu_172_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln66_fu_226_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( p_066_0_reg_161 );
    sensitive << ( icmp_ln62_fu_172_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_intra_trans_en_read_read_fu_102_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( intra_trans_en );

    SC_METHOD(thread_local_A_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln321_7_fu_262_p1 );

    SC_METHOD(thread_local_A_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_or_ln66_fu_238_p2);
    sensitive << ( icmp_ln64_fu_190_p2 );
    sensitive << ( and_ln1371_fu_232_p2 );

    SC_METHOD(thread_out_data_V_fu_361_p1);
    sensitive << ( local_A_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_data_V_fu_361_p2);
    sensitive << ( local_A_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_data_V_fu_361_p3);
    sensitive << ( local_A_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_data_V_fu_361_p4);
    sensitive << ( local_A_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_data_V_fu_361_p5);
    sensitive << ( local_A_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_data_V_fu_361_p6);
    sensitive << ( local_A_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_data_V_fu_361_p7);
    sensitive << ( local_A_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_out_data_V_fu_361_p8);
    sensitive << ( local_A_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_select_ln1371_fu_196_p3);
    sensitive << ( ap_phi_mux_p_088_0_phi_fu_143_p4 );
    sensitive << ( icmp_ln64_fu_190_p2 );
    sensitive << ( c5_V_fu_184_p2 );

    SC_METHOD(thread_select_ln64_fu_279_p3);
    sensitive << ( icmp_ln64_fu_190_p2 );
    sensitive << ( add_ln64_fu_273_p2 );

    SC_METHOD(thread_select_ln66_fu_244_p3);
    sensitive << ( p_066_0_reg_161 );
    sensitive << ( or_ln66_fu_238_p2 );

    SC_METHOD(thread_tmp_10_fu_204_p3);
    sensitive << ( select_ln1371_fu_196_p3 );

    SC_METHOD(thread_trunc_ln1371_fu_216_p1);
    sensitive << ( select_ln1371_fu_196_p3 );

    SC_METHOD(thread_xor_ln1371_fu_220_p2);
    sensitive << ( icmp_ln64_fu_190_p2 );

    SC_METHOD(thread_zext_ln1371_fu_212_p1);
    sensitive << ( tmp_10_fu_204_p3 );

    SC_METHOD(thread_zext_ln321_7_fu_262_p1);
    sensitive << ( add_ln321_fu_256_p2 );

    SC_METHOD(thread_zext_ln321_fu_252_p1);
    sensitive << ( select_ln66_fu_244_p3 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( intra_trans_en_read_read_fu_102_p2 );
    sensitive << ( icmp_ln62_fu_172_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "A_IO_L2_in_intra_trans_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, local_A_V_address0, "(port)local_A_V_address0");
    sc_trace(mVcdFile, local_A_V_ce0, "(port)local_A_V_ce0");
    sc_trace(mVcdFile, local_A_V_q0, "(port)local_A_V_q0");
    sc_trace(mVcdFile, fifo_A_local_out_V_V_din, "(port)fifo_A_local_out_V_V_din");
    sc_trace(mVcdFile, fifo_A_local_out_V_V_full_n, "(port)fifo_A_local_out_V_V_full_n");
    sc_trace(mVcdFile, fifo_A_local_out_V_V_write, "(port)fifo_A_local_out_V_V_write");
    sc_trace(mVcdFile, intra_trans_en, "(port)intra_trans_en");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, fifo_A_local_out_V_V_blk_n, "fifo_A_local_out_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln62_reg_387, "icmp_ln62_reg_387");
    sc_trace(mVcdFile, indvar_flatten11_reg_128, "indvar_flatten11_reg_128");
    sc_trace(mVcdFile, p_088_0_reg_139, "p_088_0_reg_139");
    sc_trace(mVcdFile, indvar_flatten_reg_150, "indvar_flatten_reg_150");
    sc_trace(mVcdFile, p_066_0_reg_161, "p_066_0_reg_161");
    sc_trace(mVcdFile, intra_trans_en_read_read_fu_102_p2, "intra_trans_en_read_read_fu_102_p2");
    sc_trace(mVcdFile, icmp_ln62_fu_172_p2, "icmp_ln62_fu_172_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, add_ln62_fu_178_p2, "add_ln62_fu_178_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln1371_fu_196_p3, "select_ln1371_fu_196_p3");
    sc_trace(mVcdFile, select_ln1371_reg_396, "select_ln1371_reg_396");
    sc_trace(mVcdFile, trunc_ln1371_fu_216_p1, "trunc_ln1371_fu_216_p1");
    sc_trace(mVcdFile, trunc_ln1371_reg_401, "trunc_ln1371_reg_401");
    sc_trace(mVcdFile, c7_V_fu_267_p2, "c7_V_fu_267_p2");
    sc_trace(mVcdFile, select_ln64_fu_279_p3, "select_ln64_fu_279_p3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_phi_mux_p_088_0_phi_fu_143_p4, "ap_phi_mux_p_088_0_phi_fu_143_p4");
    sc_trace(mVcdFile, zext_ln321_7_fu_262_p1, "zext_ln321_7_fu_262_p1");
    sc_trace(mVcdFile, out_data_V_fu_361_p10, "out_data_V_fu_361_p10");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, icmp_ln64_fu_190_p2, "icmp_ln64_fu_190_p2");
    sc_trace(mVcdFile, c5_V_fu_184_p2, "c5_V_fu_184_p2");
    sc_trace(mVcdFile, tmp_10_fu_204_p3, "tmp_10_fu_204_p3");
    sc_trace(mVcdFile, icmp_ln66_fu_226_p2, "icmp_ln66_fu_226_p2");
    sc_trace(mVcdFile, xor_ln1371_fu_220_p2, "xor_ln1371_fu_220_p2");
    sc_trace(mVcdFile, and_ln1371_fu_232_p2, "and_ln1371_fu_232_p2");
    sc_trace(mVcdFile, or_ln66_fu_238_p2, "or_ln66_fu_238_p2");
    sc_trace(mVcdFile, select_ln66_fu_244_p3, "select_ln66_fu_244_p3");
    sc_trace(mVcdFile, zext_ln321_fu_252_p1, "zext_ln321_fu_252_p1");
    sc_trace(mVcdFile, zext_ln1371_fu_212_p1, "zext_ln1371_fu_212_p1");
    sc_trace(mVcdFile, add_ln321_fu_256_p2, "add_ln321_fu_256_p2");
    sc_trace(mVcdFile, add_ln64_fu_273_p2, "add_ln64_fu_273_p2");
    sc_trace(mVcdFile, out_data_V_fu_361_p1, "out_data_V_fu_361_p1");
    sc_trace(mVcdFile, out_data_V_fu_361_p2, "out_data_V_fu_361_p2");
    sc_trace(mVcdFile, out_data_V_fu_361_p3, "out_data_V_fu_361_p3");
    sc_trace(mVcdFile, out_data_V_fu_361_p4, "out_data_V_fu_361_p4");
    sc_trace(mVcdFile, out_data_V_fu_361_p5, "out_data_V_fu_361_p5");
    sc_trace(mVcdFile, out_data_V_fu_361_p6, "out_data_V_fu_361_p6");
    sc_trace(mVcdFile, out_data_V_fu_361_p7, "out_data_V_fu_361_p7");
    sc_trace(mVcdFile, out_data_V_fu_361_p8, "out_data_V_fu_361_p8");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

A_IO_L2_in_intra_trans::~A_IO_L2_in_intra_trans() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete kernel0_mux_83_64_1_1_U15;
}

void A_IO_L2_in_intra_trans::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                    esl_seteq<1,1,1>(intra_trans_en_read_read_fu_102_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
                    esl_seteq<1,1,1>(intra_trans_en_read_read_fu_102_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(intra_trans_en_read_read_fu_102_p2.read(), ap_const_lv1_1))) {
        indvar_flatten11_reg_128 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln62_fu_172_p2.read()))) {
        indvar_flatten11_reg_128 = add_ln62_fu_178_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(intra_trans_en_read_read_fu_102_p2.read(), ap_const_lv1_1))) {
        indvar_flatten_reg_150 = ap_const_lv8_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln62_fu_172_p2.read()))) {
        indvar_flatten_reg_150 = select_ln64_fu_279_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(intra_trans_en_read_read_fu_102_p2.read(), ap_const_lv1_1))) {
        p_066_0_reg_161 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln62_fu_172_p2.read()))) {
        p_066_0_reg_161 = c7_V_fu_267_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(intra_trans_en_read_read_fu_102_p2.read(), ap_const_lv1_1))) {
        p_088_0_reg_139 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(icmp_ln62_reg_387.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        p_088_0_reg_139 = select_ln1371_reg_396.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln62_reg_387 = icmp_ln62_fu_172_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln62_fu_172_p2.read()))) {
        select_ln1371_reg_396 = select_ln1371_fu_196_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln62_fu_172_p2.read()))) {
        trunc_ln1371_reg_401 = trunc_ln1371_fu_216_p1.read();
    }
}

void A_IO_L2_in_intra_trans::thread_add_ln321_fu_256_p2() {
    add_ln321_fu_256_p2 = (!zext_ln321_fu_252_p1.read().is_01() || !zext_ln1371_fu_212_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln321_fu_252_p1.read()) + sc_biguint<5>(zext_ln1371_fu_212_p1.read()));
}

void A_IO_L2_in_intra_trans::thread_add_ln62_fu_178_p2() {
    add_ln62_fu_178_p2 = (!indvar_flatten11_reg_128.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(indvar_flatten11_reg_128.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void A_IO_L2_in_intra_trans::thread_add_ln64_fu_273_p2() {
    add_ln64_fu_273_p2 = (!ap_const_lv8_1.is_01() || !indvar_flatten_reg_150.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(indvar_flatten_reg_150.read()));
}

void A_IO_L2_in_intra_trans::thread_and_ln1371_fu_232_p2() {
    and_ln1371_fu_232_p2 = (icmp_ln66_fu_226_p2.read() & xor_ln1371_fu_220_p2.read());
}

void A_IO_L2_in_intra_trans::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void A_IO_L2_in_intra_trans::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void A_IO_L2_in_intra_trans::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[2];
}

void A_IO_L2_in_intra_trans::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void A_IO_L2_in_intra_trans::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln62_reg_387.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_local_out_V_V_full_n.read()));
}

void A_IO_L2_in_intra_trans::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln62_reg_387.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_local_out_V_V_full_n.read()));
}

void A_IO_L2_in_intra_trans::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln62_reg_387.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_local_out_V_V_full_n.read()));
}

void A_IO_L2_in_intra_trans::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void A_IO_L2_in_intra_trans::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(icmp_ln62_reg_387.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, fifo_A_local_out_V_V_full_n.read()));
}

void A_IO_L2_in_intra_trans::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln62_fu_172_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_trans::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_trans::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void A_IO_L2_in_intra_trans::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_trans::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_trans::thread_ap_phi_mux_p_088_0_phi_fu_143_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln62_reg_387.read(), ap_const_lv1_0))) {
        ap_phi_mux_p_088_0_phi_fu_143_p4 = select_ln1371_reg_396.read();
    } else {
        ap_phi_mux_p_088_0_phi_fu_143_p4 = p_088_0_reg_139.read();
    }
}

void A_IO_L2_in_intra_trans::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_trans::thread_c5_V_fu_184_p2() {
    c5_V_fu_184_p2 = (!ap_const_lv4_1.is_01() || !ap_phi_mux_p_088_0_phi_fu_143_p4.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(ap_phi_mux_p_088_0_phi_fu_143_p4.read()));
}

void A_IO_L2_in_intra_trans::thread_c7_V_fu_267_p2() {
    c7_V_fu_267_p2 = (!ap_const_lv4_1.is_01() || !select_ln66_fu_244_p3.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln66_fu_244_p3.read()));
}

void A_IO_L2_in_intra_trans::thread_fifo_A_local_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln62_reg_387.read(), ap_const_lv1_0))) {
        fifo_A_local_out_V_V_blk_n = fifo_A_local_out_V_V_full_n.read();
    } else {
        fifo_A_local_out_V_V_blk_n = ap_const_logic_1;
    }
}

void A_IO_L2_in_intra_trans::thread_fifo_A_local_out_V_V_din() {
    fifo_A_local_out_V_V_din = out_data_V_fu_361_p10.read();
}

void A_IO_L2_in_intra_trans::thread_fifo_A_local_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln62_reg_387.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        fifo_A_local_out_V_V_write = ap_const_logic_1;
    } else {
        fifo_A_local_out_V_V_write = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_trans::thread_icmp_ln62_fu_172_p2() {
    icmp_ln62_fu_172_p2 = (!indvar_flatten11_reg_128.read().is_01() || !ap_const_lv10_200.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten11_reg_128.read() == ap_const_lv10_200);
}

void A_IO_L2_in_intra_trans::thread_icmp_ln64_fu_190_p2() {
    icmp_ln64_fu_190_p2 = (!indvar_flatten_reg_150.read().is_01() || !ap_const_lv8_40.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_150.read() == ap_const_lv8_40);
}

void A_IO_L2_in_intra_trans::thread_icmp_ln66_fu_226_p2() {
    icmp_ln66_fu_226_p2 = (!p_066_0_reg_161.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(p_066_0_reg_161.read() == ap_const_lv4_8);
}

void A_IO_L2_in_intra_trans::thread_intra_trans_en_read_read_fu_102_p2() {
    intra_trans_en_read_read_fu_102_p2 =  (sc_lv<1>) (intra_trans_en.read());
}

void A_IO_L2_in_intra_trans::thread_local_A_V_address0() {
    local_A_V_address0 =  (sc_lv<3>) (zext_ln321_7_fu_262_p1.read());
}

void A_IO_L2_in_intra_trans::thread_local_A_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        local_A_V_ce0 = ap_const_logic_1;
    } else {
        local_A_V_ce0 = ap_const_logic_0;
    }
}

void A_IO_L2_in_intra_trans::thread_or_ln66_fu_238_p2() {
    or_ln66_fu_238_p2 = (and_ln1371_fu_232_p2.read() | icmp_ln64_fu_190_p2.read());
}

void A_IO_L2_in_intra_trans::thread_out_data_V_fu_361_p1() {
    out_data_V_fu_361_p1 = local_A_V_q0.read().range(64-1, 0);
}

void A_IO_L2_in_intra_trans::thread_out_data_V_fu_361_p2() {
    out_data_V_fu_361_p2 = local_A_V_q0.read().range(127, 64);
}

void A_IO_L2_in_intra_trans::thread_out_data_V_fu_361_p3() {
    out_data_V_fu_361_p3 = local_A_V_q0.read().range(191, 128);
}

void A_IO_L2_in_intra_trans::thread_out_data_V_fu_361_p4() {
    out_data_V_fu_361_p4 = local_A_V_q0.read().range(255, 192);
}

void A_IO_L2_in_intra_trans::thread_out_data_V_fu_361_p5() {
    out_data_V_fu_361_p5 = local_A_V_q0.read().range(319, 256);
}

void A_IO_L2_in_intra_trans::thread_out_data_V_fu_361_p6() {
    out_data_V_fu_361_p6 = local_A_V_q0.read().range(383, 320);
}

void A_IO_L2_in_intra_trans::thread_out_data_V_fu_361_p7() {
    out_data_V_fu_361_p7 = local_A_V_q0.read().range(447, 384);
}

void A_IO_L2_in_intra_trans::thread_out_data_V_fu_361_p8() {
    out_data_V_fu_361_p8 = local_A_V_q0.read().range(511, 448);
}

void A_IO_L2_in_intra_trans::thread_select_ln1371_fu_196_p3() {
    select_ln1371_fu_196_p3 = (!icmp_ln64_fu_190_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln64_fu_190_p2.read()[0].to_bool())? c5_V_fu_184_p2.read(): ap_phi_mux_p_088_0_phi_fu_143_p4.read());
}

void A_IO_L2_in_intra_trans::thread_select_ln64_fu_279_p3() {
    select_ln64_fu_279_p3 = (!icmp_ln64_fu_190_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln64_fu_190_p2.read()[0].to_bool())? ap_const_lv8_1: add_ln64_fu_273_p2.read());
}

void A_IO_L2_in_intra_trans::thread_select_ln66_fu_244_p3() {
    select_ln66_fu_244_p3 = (!or_ln66_fu_238_p2.read()[0].is_01())? sc_lv<4>(): ((or_ln66_fu_238_p2.read()[0].to_bool())? ap_const_lv4_0: p_066_0_reg_161.read());
}

void A_IO_L2_in_intra_trans::thread_tmp_10_fu_204_p3() {
    tmp_10_fu_204_p3 = select_ln1371_fu_196_p3.read().range(3, 3);
}

void A_IO_L2_in_intra_trans::thread_trunc_ln1371_fu_216_p1() {
    trunc_ln1371_fu_216_p1 = select_ln1371_fu_196_p3.read().range(3-1, 0);
}

void A_IO_L2_in_intra_trans::thread_xor_ln1371_fu_220_p2() {
    xor_ln1371_fu_220_p2 = (icmp_ln64_fu_190_p2.read() ^ ap_const_lv1_1);
}

void A_IO_L2_in_intra_trans::thread_zext_ln1371_fu_212_p1() {
    zext_ln1371_fu_212_p1 = esl_zext<5,1>(tmp_10_fu_204_p3.read());
}

void A_IO_L2_in_intra_trans::thread_zext_ln321_7_fu_262_p1() {
    zext_ln321_7_fu_262_p1 = esl_zext<64,5>(add_ln321_fu_256_p2.read());
}

void A_IO_L2_in_intra_trans::thread_zext_ln321_fu_252_p1() {
    zext_ln321_fu_252_p1 = esl_zext<5,4>(select_ln66_fu_244_p3.read());
}

void A_IO_L2_in_intra_trans::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(intra_trans_en_read_read_fu_102_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_lv1_0, intra_trans_en_read_read_fu_102_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln62_fu_172_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln62_fu_172_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

