

================================================================
== Vivado HLS Report for 'hls_twoIsotropicFilt'
================================================================
* Date:           Mon Mar  1 13:01:02 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_LK
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.034|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  12548|  230404|  12548|  230404|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                 |                      |  Latency  |  Interval | Pipeline |
        |             Instance            |        Module        | min | max | min | max |   Type   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_hls_isotropic_kernel_fu_424  |hls_isotropic_kernel  |    1|    1|    1|    1| function |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |- L1_L2   |  12546|  230402|         4|          1|          1| 12544 ~ 230400 |    yes   |
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     311|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     197|    2545|    -|
|Memory           |        4|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     252|    -|
|Register         |        0|      -|    1265|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      1|    1462|    3204|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------+----------------------+---------+-------+-----+------+
    |grp_hls_isotropic_kernel_fu_424  |hls_isotropic_kernel  |        0|      0|  197|  2545|
    +---------------------------------+----------------------+---------+-------+-----+------+
    |Total                            |                      |        0|      0|  197|  2545|
    +---------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    +-------------------------------------------+---------------------------------------+----------------+
    |                  Instance                 |                 Module                |   Expression   |
    +-------------------------------------------+---------------------------------------+----------------+
    |hls_LK_am_addmul_16ns_3ns_17ns_34_1_1_U26  |hls_LK_am_addmul_16ns_3ns_17ns_34_1_1  | i0 * (i1 + i2) |
    +-------------------------------------------+---------------------------------------+----------------+

    * Memory: 
    +------------------------+-------------------------------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |                   Module                  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-------------------------------------------+---------+---+----+------+-----+------+-------------+
    |lpf_lines_buffer_V_1_U  |hls_twoIsotropicFilt_lpf_lines_buffer_V_1  |        1|  0|   0|   480|   20|     1|         9600|
    |lpf_lines_buffer_V_2_U  |hls_twoIsotropicFilt_lpf_lines_buffer_V_1  |        1|  0|   0|   480|   20|     1|         9600|
    |lpf_lines_buffer_V_3_U  |hls_twoIsotropicFilt_lpf_lines_buffer_V_1  |        1|  0|   0|   480|   20|     1|         9600|
    |lpf_lines_buffer_V_4_U  |hls_twoIsotropicFilt_lpf_lines_buffer_V_1  |        1|  0|   0|   480|   20|     1|         9600|
    +------------------------+-------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                                           |        4|  0|   0|  1920|   80|     4|        38400|
    +------------------------+-------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |col_fu_630_p2                       |     +    |      0|  0|  23|          16|           1|
    |indvar_flatten_next_fu_489_p2       |     +    |      0|  0|  40|          33|           1|
    |row_fu_503_p2                       |     +    |      0|  0|  23|          16|           1|
    |tmp_5_i_fu_461_p2                   |     +    |      0|  0|  24|          17|           2|
    |ap_condition_433                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op157_call_state4      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op81_read_state2       |    and   |      0|  0|   2|           1|           1|
    |inp1_img_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inp1_img_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |inp2_img_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inp2_img_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_588_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_17_i_fu_618_p2                  |    and   |      0|  0|   2|           1|           1|
    |tmp_19_i_fu_624_p2                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_484_p2          |   icmp   |      0|  0|  21|          34|          34|
    |icmp1_fu_537_p2                     |   icmp   |      0|  0|  13|          15|           1|
    |icmp2_fu_553_p2                     |   icmp   |      0|  0|  13|          15|           1|
    |icmp_fu_612_p2                      |   icmp   |      0|  0|  13|          15|           1|
    |inp1_img_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |inp2_img_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_i_fu_479_p2                  |   icmp   |      0|  0|  20|          17|          17|
    |tmp_12_i_fu_575_p2                  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_8_i_fu_514_p2                   |   icmp   |      0|  0|  13|          16|          16|
    |tmp_8_i_mid1_fu_509_p2              |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3    |    or    |      0|  0|   2|           1|           1|
    |col_i_mid2_fu_495_p3                |  select  |      0|  0|  16|           1|          16|
    |row_i_mid2_fu_567_p3                |  select  |      0|  0|  16|           1|          16|
    |tmp_8_i_mid2_fu_519_p3              |  select  |      0|  0|   2|           1|           1|
    |tmp_9_i_mid2_fu_559_p3              |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 311|         249|         159|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3             |   9|          2|    1|          2|
    |ap_phi_mux_p_1_i_phi_fu_404_p4      |   9|          2|   12|         24|
    |ap_phi_mux_p_2_i_phi_fu_416_p4      |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_p_1_i_reg_400  |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_p_2_i_reg_412  |   9|          2|   12|         24|
    |col_i_reg_389                       |   9|          2|   16|         32|
    |height_out_blk_n                    |   9|          2|    1|          2|
    |indvar_flatten_reg_367              |   9|          2|   33|         66|
    |inp1_img_TDATA_blk_n                |   9|          2|    1|          2|
    |inp1_img_V_data_V_0_data_out        |   9|          2|    8|         16|
    |inp1_img_V_data_V_0_state           |  15|          3|    2|          6|
    |inp1_img_V_last_V_0_state           |  15|          3|    2|          6|
    |inp2_img_TDATA_blk_n                |   9|          2|    1|          2|
    |inp2_img_V_data_V_0_data_out        |   9|          2|    8|         16|
    |inp2_img_V_data_V_0_state           |  15|          3|    2|          6|
    |inp2_img_V_last_V_0_state           |  15|          3|    2|          6|
    |out1_img_V_blk_n                    |   9|          2|    1|          2|
    |out2_img_V_blk_n                    |   9|          2|    1|          2|
    |real_start                          |   9|          2|    1|          2|
    |row_i_reg_378                       |   9|          2|   16|         32|
    |width_out_blk_n                     |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 252|         54|  148|        306|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_1_i_reg_400  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_p_2_i_reg_412  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_p_1_i_reg_400  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter2_p_2_i_reg_412  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_p_1_i_reg_400  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter3_p_2_i_reg_412  |  12|   0|   12|          0|
    |bound_reg_1016                      |  34|   0|   34|          0|
    |col_i_mid2_reg_1030                 |  16|   0|   16|          0|
    |col_i_reg_389                       |  16|   0|   16|          0|
    |exitcond_flatten_reg_1021           |   1|   0|    1|          0|
    |indvar_flatten_reg_367              |  33|   0|   33|          0|
    |inp1_img_V_data_V_0_payload_A       |   8|   0|    8|          0|
    |inp1_img_V_data_V_0_payload_B       |   8|   0|    8|          0|
    |inp1_img_V_data_V_0_sel_rd          |   1|   0|    1|          0|
    |inp1_img_V_data_V_0_sel_wr          |   1|   0|    1|          0|
    |inp1_img_V_data_V_0_state           |   2|   0|    2|          0|
    |inp1_img_V_last_V_0_state           |   2|   0|    2|          0|
    |inp2_img_V_data_V_0_payload_A       |   8|   0|    8|          0|
    |inp2_img_V_data_V_0_payload_B       |   8|   0|    8|          0|
    |inp2_img_V_data_V_0_sel_rd          |   1|   0|    1|          0|
    |inp2_img_V_data_V_0_sel_wr          |   1|   0|    1|          0|
    |inp2_img_V_data_V_0_state           |   2|   0|    2|          0|
    |inp2_img_V_last_V_0_state           |   2|   0|    2|          0|
    |lpf_lines_buffer_V_1_1_reg_1044     |   9|   0|    9|          0|
    |lpf_lines_buffer_V_2_1_reg_1050     |   9|   0|    9|          0|
    |lpf_lines_buffer_V_3_1_reg_1056     |   9|   0|    9|          0|
    |or_cond_i_reg_1067                  |   1|   0|    1|          0|
    |row_i_reg_378                       |  16|   0|   16|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |tmp_12_i_reg_1040                   |   1|   0|    1|          0|
    |tmp_17_i_reg_1081                   |   1|   0|    1|          0|
    |tmp_19_i_reg_1085                   |   1|   0|    1|          0|
    |tmp_5_i_reg_1011                    |  17|   0|   17|          0|
    |tmp_data_V_1_reg_1076               |   8|   0|    8|          0|
    |tmp_data_V_reg_1071                 |   8|   0|    8|          0|
    |window_0_V_fu_150                   |  20|   0|   24|          4|
    |window_0_V_load_reg_1094            |  20|   0|   24|          4|
    |window_10_V_fu_182                  |  20|   0|   24|          4|
    |window_10_V_load_reg_1134           |  20|   0|   24|          4|
    |window_11_V_fu_186                  |  20|   0|   24|          4|
    |window_11_V_load_reg_1139           |  20|   0|   24|          4|
    |window_12_V_fu_190                  |  20|   0|   24|          4|
    |window_12_V_load_reg_1144           |  20|   0|   24|          4|
    |window_13_V_1_reg_1184              |  20|   0|   24|          4|
    |window_13_V_fu_222                  |  20|   0|   24|          4|
    |window_15_V_fu_198                  |  20|   0|   24|          4|
    |window_15_V_load_reg_1154           |  20|   0|   24|          4|
    |window_16_V_fu_202                  |  20|   0|   24|          4|
    |window_16_V_load_reg_1159           |  20|   0|   24|          4|
    |window_17_V_fu_206                  |  20|   0|   24|          4|
    |window_17_V_load_reg_1164           |  20|   0|   24|          4|
    |window_18_V_1_reg_1189              |  20|   0|   24|          4|
    |window_18_V_fu_226                  |  20|   0|   24|          4|
    |window_1_V_fu_154                   |  20|   0|   24|          4|
    |window_1_V_load_reg_1099            |  20|   0|   24|          4|
    |window_20_V_fu_194                  |  16|   0|   24|          8|
    |window_20_V_load_reg_1149           |  16|   0|   24|          8|
    |window_21_V_fu_178                  |  16|   0|   24|          8|
    |window_21_V_load_reg_1129           |  16|   0|   24|          8|
    |window_22_V_fu_162                  |  16|   0|   24|          8|
    |window_22_V_load_reg_1109           |  16|   0|   24|          8|
    |window_23_V_1_reg_1169              |  16|   0|   24|          8|
    |window_23_V_fu_210                  |  16|   0|   24|          8|
    |window_2_V_fu_158                   |  20|   0|   24|          4|
    |window_2_V_load_reg_1104            |  20|   0|   24|          4|
    |window_3_V_1_reg_1174               |  20|   0|   24|          4|
    |window_3_V_fu_214                   |  20|   0|   24|          4|
    |window_5_V_fu_166                   |  20|   0|   24|          4|
    |window_5_V_load_reg_1114            |  20|   0|   24|          4|
    |window_6_V_fu_170                   |  20|   0|   24|          4|
    |window_6_V_load_reg_1119            |  20|   0|   24|          4|
    |window_7_V_fu_174                   |  20|   0|   24|          4|
    |window_7_V_load_reg_1124            |  20|   0|   24|          4|
    |window_8_V_1_reg_1179               |  20|   0|   24|          4|
    |window_8_V_fu_218                   |  20|   0|   24|          4|
    |exitcond_flatten_reg_1021           |  64|  32|    1|          0|
    |tmp_17_i_reg_1081                   |  64|  32|    1|          0|
    |tmp_19_i_reg_1085                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1265|  96| 1268|        192|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|ap_start           |  in |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|ap_done            | out |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|ap_idle            | out |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|ap_ready           | out |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|start_out          | out |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|start_write        | out |    1| ap_ctrl_hs | hls_twoIsotropicFilt | return value |
|inp1_img_TDATA     |  in |    8|    axis    |   inp1_img_V_data_V  |    pointer   |
|inp1_img_TVALID    |  in |    1|    axis    |   inp1_img_V_last_V  |    pointer   |
|inp1_img_TREADY    | out |    1|    axis    |   inp1_img_V_last_V  |    pointer   |
|inp1_img_TLAST     |  in |    1|    axis    |   inp1_img_V_last_V  |    pointer   |
|inp2_img_TDATA     |  in |    8|    axis    |   inp2_img_V_data_V  |    pointer   |
|inp2_img_TVALID    |  in |    1|    axis    |   inp2_img_V_last_V  |    pointer   |
|inp2_img_TREADY    | out |    1|    axis    |   inp2_img_V_last_V  |    pointer   |
|inp2_img_TLAST     |  in |    1|    axis    |   inp2_img_V_last_V  |    pointer   |
|out1_img_V_din     | out |   12|   ap_fifo  |      out1_img_V      |    pointer   |
|out1_img_V_full_n  |  in |    1|   ap_fifo  |      out1_img_V      |    pointer   |
|out1_img_V_write   | out |    1|   ap_fifo  |      out1_img_V      |    pointer   |
|out2_img_V_din     | out |   12|   ap_fifo  |      out2_img_V      |    pointer   |
|out2_img_V_full_n  |  in |    1|   ap_fifo  |      out2_img_V      |    pointer   |
|out2_img_V_write   | out |    1|   ap_fifo  |      out2_img_V      |    pointer   |
|height             |  in |   16|   ap_none  |        height        |    scalar    |
|width              |  in |   16|   ap_none  |         width        |    scalar    |
|height_out_din     | out |   16|   ap_fifo  |      height_out      |    pointer   |
|height_out_full_n  |  in |    1|   ap_fifo  |      height_out      |    pointer   |
|height_out_write   | out |    1|   ap_fifo  |      height_out      |    pointer   |
|width_out_din      | out |   16|   ap_fifo  |       width_out      |    pointer   |
|width_out_full_n   |  in |    1|   ap_fifo  |       width_out      |    pointer   |
|width_out_write    | out |    1|   ap_fifo  |       width_out      |    pointer   |
+-------------------+-----+-----+------------+----------------------+--------------+

