omem.v,verilog,xil_defaultlib,../../../../cpu1.srcs/sources_1/ip/omem_1/sim/omem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
