--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tsinghua\Autumn2018\computer\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_scan
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
Ram2Data<0>  |    1.727(R)|   -0.152(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<1>  |    2.202(R)|   -0.532(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<2>  |    1.642(R)|   -0.066(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<3>  |    1.672(R)|   -0.091(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<4>  |    0.992(R)|    0.452(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<5>  |    1.093(R)|    0.371(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<6>  |    2.277(R)|   -0.596(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<7>  |    1.431(R)|    0.081(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<8>  |    1.501(R)|    0.027(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<9>  |    1.424(R)|    0.088(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<10> |    1.513(R)|    0.012(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<11> |    1.428(R)|    0.080(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<12> |    0.987(R)|    0.464(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<13> |    1.058(R)|    0.407(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<14> |    1.334(R)|    0.185(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<15> |    0.753(R)|    0.650(R)|clk_scan_BUFGP    |   0.000|
flashData<0> |    1.190(R)|    0.269(R)|clk_scan_BUFGP    |   0.000|
flashData<1> |    1.177(R)|    0.279(R)|clk_scan_BUFGP    |   0.000|
flashData<2> |    1.450(R)|    0.064(R)|clk_scan_BUFGP    |   0.000|
flashData<3> |    1.677(R)|   -0.118(R)|clk_scan_BUFGP    |   0.000|
flashData<4> |    1.380(R)|    0.121(R)|clk_scan_BUFGP    |   0.000|
flashData<5> |    1.102(R)|    0.343(R)|clk_scan_BUFGP    |   0.000|
flashData<6> |    1.424(R)|    0.082(R)|clk_scan_BUFGP    |   0.000|
flashData<7> |    1.133(R)|    0.315(R)|clk_scan_BUFGP    |   0.000|
flashData<8> |    1.373(R)|    0.126(R)|clk_scan_BUFGP    |   0.000|
flashData<9> |    1.011(R)|    0.415(R)|clk_scan_BUFGP    |   0.000|
flashData<10>|    1.499(R)|    0.024(R)|clk_scan_BUFGP    |   0.000|
flashData<11>|    1.502(R)|    0.022(R)|clk_scan_BUFGP    |   0.000|
flashData<12>|    1.796(R)|   -0.213(R)|clk_scan_BUFGP    |   0.000|
flashData<13>|    2.029(R)|   -0.400(R)|clk_scan_BUFGP    |   0.000|
flashData<14>|    2.109(R)|   -0.463(R)|clk_scan_BUFGP    |   0.000|
flashData<15>|    2.071(R)|   -0.432(R)|clk_scan_BUFGP    |   0.000|
reset        |    6.923(R)|    0.301(R)|clk_scan_BUFGP    |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    6.269(F)|clk_BUFGP         |   0.000|
led<1>      |    6.269(F)|clk_BUFGP         |   0.000|
led<2>      |    6.253(F)|clk_BUFGP         |   0.000|
led<3>      |    6.272(F)|clk_BUFGP         |   0.000|
led<4>      |    6.260(F)|clk_BUFGP         |   0.000|
led<5>      |    6.260(F)|clk_BUFGP         |   0.000|
led<6>      |    6.245(F)|clk_BUFGP         |   0.000|
led<7>      |    6.245(F)|clk_BUFGP         |   0.000|
led<8>      |    6.232(F)|clk_BUFGP         |   0.000|
led<9>      |    6.236(F)|clk_BUFGP         |   0.000|
led<10>     |    6.236(F)|clk_BUFGP         |   0.000|
led<11>     |    6.257(F)|clk_BUFGP         |   0.000|
led<12>     |    6.257(F)|clk_BUFGP         |   0.000|
led<13>     |    6.246(F)|clk_BUFGP         |   0.000|
led<14>     |    6.323(F)|clk_BUFGP         |   0.000|
led<15>     |    6.278(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock clk_scan to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
Ram1Addr<0>  |    8.753(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<1>  |    9.221(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<2>  |    8.701(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<3>  |    9.072(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<4>  |    8.471(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<5>  |    8.406(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<6>  |    8.578(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<7>  |    8.067(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<8>  |    8.045(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<9>  |    8.152(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<10> |    8.626(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<11> |    8.544(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<12> |    8.143(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<13> |    7.910(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<14> |    8.057(R)|clk_scan_BUFGP    |   0.000|
Ram1Addr<15> |    7.880(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<0>  |    8.805(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<1>  |    8.847(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<2>  |    9.415(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<3>  |    8.588(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<4>  |    8.730(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<5>  |    8.881(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<6>  |    9.111(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<7>  |    9.111(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<8>  |    8.987(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<9>  |    9.009(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<10> |    8.548(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<11> |    8.589(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<12> |    8.433(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<13> |    8.862(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<14> |    9.567(R)|clk_scan_BUFGP    |   0.000|
Ram1Data<15> |    9.588(R)|clk_scan_BUFGP    |   0.000|
Ram1OE       |    8.570(R)|clk_scan_BUFGP    |   0.000|
Ram1WE       |    8.278(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<0>  |    9.251(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<1>  |    9.288(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<2>  |    8.724(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<3>  |    9.659(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<4>  |    9.212(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<5>  |    9.234(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<6>  |    9.453(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<7>  |    9.877(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<8>  |    9.897(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<9>  |    9.589(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<10> |    9.550(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<11> |    9.921(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<12> |    9.764(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<13> |    9.628(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<14> |    8.553(R)|clk_scan_BUFGP    |   0.000|
Ram2Addr<15> |    8.481(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<0>  |   10.115(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<1>  |    9.919(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<2>  |    9.947(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<3>  |    9.766(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<4>  |   10.122(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<5>  |   10.069(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<6>  |   10.470(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<7>  |   10.369(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<8>  |   11.225(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<9>  |   11.849(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<10> |    9.520(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<11> |   10.079(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<12> |   11.238(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<13> |   12.176(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<14> |    9.825(R)|clk_scan_BUFGP    |   0.000|
Ram2Data<15> |   11.775(R)|clk_scan_BUFGP    |   0.000|
Ram2OE       |    8.795(R)|clk_scan_BUFGP    |   0.000|
Ram2WE       |    9.524(R)|clk_scan_BUFGP    |   0.000|
flashAddr<1> |    9.454(R)|clk_scan_BUFGP    |   0.000|
flashAddr<2> |    9.176(R)|clk_scan_BUFGP    |   0.000|
flashAddr<3> |    9.232(R)|clk_scan_BUFGP    |   0.000|
flashAddr<4> |    8.756(R)|clk_scan_BUFGP    |   0.000|
flashAddr<5> |    8.606(R)|clk_scan_BUFGP    |   0.000|
flashAddr<6> |    8.647(R)|clk_scan_BUFGP    |   0.000|
flashAddr<7> |    8.553(R)|clk_scan_BUFGP    |   0.000|
flashAddr<8> |    8.125(R)|clk_scan_BUFGP    |   0.000|
flashAddr<9> |    8.713(R)|clk_scan_BUFGP    |   0.000|
flashAddr<10>|    8.033(R)|clk_scan_BUFGP    |   0.000|
flashAddr<11>|    8.046(R)|clk_scan_BUFGP    |   0.000|
flashAddr<12>|    7.997(R)|clk_scan_BUFGP    |   0.000|
flashAddr<13>|    8.022(R)|clk_scan_BUFGP    |   0.000|
flashAddr<14>|    8.203(R)|clk_scan_BUFGP    |   0.000|
flashAddr<15>|    7.993(R)|clk_scan_BUFGP    |   0.000|
flashAddr<16>|    8.202(R)|clk_scan_BUFGP    |   0.000|
flashData<0> |    9.314(R)|clk_scan_BUFGP    |   0.000|
flashData<1> |    9.308(R)|clk_scan_BUFGP    |   0.000|
flashData<2> |    9.557(R)|clk_scan_BUFGP    |   0.000|
flashData<3> |    9.562(R)|clk_scan_BUFGP    |   0.000|
flashData<4> |    9.837(R)|clk_scan_BUFGP    |   0.000|
flashData<5> |    9.851(R)|clk_scan_BUFGP    |   0.000|
flashData<6> |    9.577(R)|clk_scan_BUFGP    |   0.000|
flashData<7> |    9.591(R)|clk_scan_BUFGP    |   0.000|
flashData<8> |    9.318(R)|clk_scan_BUFGP    |   0.000|
flashData<9> |    9.053(R)|clk_scan_BUFGP    |   0.000|
flashData<10>|   10.096(R)|clk_scan_BUFGP    |   0.000|
flashData<11>|   10.110(R)|clk_scan_BUFGP    |   0.000|
flashData<12>|   10.369(R)|clk_scan_BUFGP    |   0.000|
flashData<13>|   10.355(R)|clk_scan_BUFGP    |   0.000|
flashData<14>|   10.628(R)|clk_scan_BUFGP    |   0.000|
flashData<15>|   10.607(R)|clk_scan_BUFGP    |   0.000|
flashOE      |    9.166(R)|clk_scan_BUFGP    |   0.000|
started      |   12.407(R)|clk_scan_BUFGP    |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    8.980|
clk_scan       |         |         |    3.057|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_scan
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    9.539|         |         |
clk_scan       |    7.806|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 01 17:16:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4531 MB



