<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: SPI_I2S</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SPI_I2S</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CR1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp67d8b481fc20d8735573d548306a81ba"></a>Control Register 1 </p>
</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga97602d8ded14bbd2c1deadaf308755a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock Phase  <a href="group__ADC.html#ga97602d8ded14bbd2c1deadaf308755a3">More...</a><br /></td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2616a10f5118cdc68fbdf0582481e124"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock polarity  <a href="group__ADC.html#ga2616a10f5118cdc68fbdf0582481e124">More...</a><br /></td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Master selection  <a href="group__ADC.html#ga5b3b6ae107fc37bf18e14506298d7a55">More...</a><br /></td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga261af22667719a32b3ce566c1e261936"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Baud rate control  <a href="group__ADC.html#ga261af22667719a32b3ce566c1e261936">More...</a><br /></td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI Enable  <a href="group__ADC.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">More...</a><br /></td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Frame format  <a href="group__ADC.html#gab929e9d5ddbb66f229c501ab18d0e6e8">More...</a><br /></td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga5f154374b58c0234f82ea326cb303a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal Slave Select  <a href="group__ADC.html#ga5f154374b58c0234f82ea326cb303a1e">More...</a><br /></td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0e236047e05106cf1ba7929766311382"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Software Slave Management  <a href="group__ADC.html#ga0e236047e05106cf1ba7929766311382">More...</a><br /></td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga9ffecf774b84a8cdc11ab1f931791883"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Receive Only  <a href="group__ADC.html#ga9ffecf774b84a8cdc11ab1f931791883">More...</a><br /></td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Data frame format  <a href="group__ADC.html#ga3ffabea0de695a19198d906bf6a1d9fd">More...</a><br /></td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga57072f13c2e54c12186ae8c5fdecb250"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC transfer next  <a href="group__ADC.html#ga57072f13c2e54c12186ae8c5fdecb250">More...</a><br /></td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Hardware CRC calculation enable  <a href="group__ADC.html#gac9339b7c6466f09ad26c26b3bb81c51b">More...</a><br /></td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga378953916b7701bd49f063c0366b703f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output enable in bidirectional mode  <a href="group__ADC.html#ga378953916b7701bd49f063c0366b703f">More...</a><br /></td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga43608d3c2959fc9ca64398d61cbf484e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Bidirectional data mode enable  <a href="group__ADC.html#ga43608d3c2959fc9ca64398d61cbf484e">More...</a><br /></td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CR2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb83dc565bc871d6e0f8f11afdb9ce715"></a>Control Register 2 </p>
</td></tr>
<tr class="memitem:gacb18030b7909108d4d5d4e9c0633ee30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gacb18030b7909108d4d5d4e9c0633ee30">SPI_I2S_I2S_CR2_RXDMAEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacb18030b7909108d4d5d4e9c0633ee30"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RX buffer DMA enable  <a href="group__ADC.html#gacb18030b7909108d4d5d4e9c0633ee30">More...</a><br /></td></tr>
<tr class="separator:gacb18030b7909108d4d5d4e9c0633ee30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc076b1d18d869e1fb21c9740e6cf1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gabc076b1d18d869e1fb21c9740e6cf1e7">SPI_I2S_CR2_TXDMAEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gabc076b1d18d869e1fb21c9740e6cf1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TX buffer DMA enable  <a href="group__ADC.html#gabc076b1d18d869e1fb21c9740e6cf1e7">More...</a><br /></td></tr>
<tr class="separator:gabc076b1d18d869e1fb21c9740e6cf1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101cb85351830aba6e95747d3fe62af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga101cb85351830aba6e95747d3fe62af4">SPI_I2S_CR2_SSOE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga101cb85351830aba6e95747d3fe62af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SS output enable  <a href="group__ADC.html#ga101cb85351830aba6e95747d3fe62af4">More...</a><br /></td></tr>
<tr class="separator:ga101cb85351830aba6e95747d3fe62af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfcc6dd1bb399a14fed4d42277daf68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4cfcc6dd1bb399a14fed4d42277daf68">SPI_I2S_CR2_FRF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga4cfcc6dd1bb399a14fed4d42277daf68"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Frame Format  <a href="group__ADC.html#ga4cfcc6dd1bb399a14fed4d42277daf68">More...</a><br /></td></tr>
<tr class="separator:ga4cfcc6dd1bb399a14fed4d42277daf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9355f4aeb8d917eb0c680755957cf43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9355f4aeb8d917eb0c680755957cf43c">SPI_I2S_CR2_ERRIE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga9355f4aeb8d917eb0c680755957cf43c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Error interrupt enable  <a href="group__ADC.html#ga9355f4aeb8d917eb0c680755957cf43c">More...</a><br /></td></tr>
<tr class="separator:ga9355f4aeb8d917eb0c680755957cf43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284af0224d21c4870f740adad6596c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga284af0224d21c4870f740adad6596c75">SPI_I2S_CR2_RXNEIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga284af0224d21c4870f740adad6596c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RX buffer not empty interrupt enable  <a href="group__ADC.html#ga284af0224d21c4870f740adad6596c75">More...</a><br /></td></tr>
<tr class="separator:ga284af0224d21c4870f740adad6596c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2fbc54eb43c6284effae663c3a3c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3e2fbc54eb43c6284effae663c3a3c2b">SPI_I2S_CR2_TXEIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga3e2fbc54eb43c6284effae663c3a3c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TX buffer empty interrupt enable  <a href="group__ADC.html#ga3e2fbc54eb43c6284effae663c3a3c2b">More...</a><br /></td></tr>
<tr class="separator:ga3e2fbc54eb43c6284effae663c3a3c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8cb2010d27e13509d364436256e972c0"></a>Status Register </p>
</td></tr>
<tr class="memitem:ga2400856ce2a616d1196f088343b57064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2400856ce2a616d1196f088343b57064">SPI_I2S_SR_RXNE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2400856ce2a616d1196f088343b57064"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RX buffer not empty  <a href="group__ADC.html#ga2400856ce2a616d1196f088343b57064">More...</a><br /></td></tr>
<tr class="separator:ga2400856ce2a616d1196f088343b57064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f4429e351a5f220be611e8e257e52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga05f4429e351a5f220be611e8e257e52c">SPI_I2S_SR_TXE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga05f4429e351a5f220be611e8e257e52c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Tx buffer empty  <a href="group__ADC.html#ga05f4429e351a5f220be611e8e257e52c">More...</a><br /></td></tr>
<tr class="separator:ga05f4429e351a5f220be611e8e257e52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0dee882ef25b3553614cb4459563a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa0dee882ef25b3553614cb4459563a45">SPI_I2S_SR_CHSIDE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa0dee882ef25b3553614cb4459563a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Channel Side  <a href="group__ADC.html#gaa0dee882ef25b3553614cb4459563a45">More...</a><br /></td></tr>
<tr class="separator:gaa0dee882ef25b3553614cb4459563a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f25268d326a97269b58c86e8f2b03f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7f25268d326a97269b58c86e8f2b03f6">SPI_I2S_SR_UDR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga7f25268d326a97269b58c86e8f2b03f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Underrun flag  <a href="group__ADC.html#ga7f25268d326a97269b58c86e8f2b03f6">More...</a><br /></td></tr>
<tr class="separator:ga7f25268d326a97269b58c86e8f2b03f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c24a2be86f756e480e4c84bfdc618c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga71c24a2be86f756e480e4c84bfdc618c">SPI_I2S_SR_CRCERR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga71c24a2be86f756e480e4c84bfdc618c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC error flag  <a href="group__ADC.html#ga71c24a2be86f756e480e4c84bfdc618c">More...</a><br /></td></tr>
<tr class="separator:ga71c24a2be86f756e480e4c84bfdc618c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567d256008c6dea51e9ff29662097c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga567d256008c6dea51e9ff29662097c81">SPI_I2S_SR_MODF</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga567d256008c6dea51e9ff29662097c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Mode fault  <a href="group__ADC.html#ga567d256008c6dea51e9ff29662097c81">More...</a><br /></td></tr>
<tr class="separator:ga567d256008c6dea51e9ff29662097c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc9dbb3e754feea3b94feecbe790460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7cc9dbb3e754feea3b94feecbe790460">SPI_I2S_SR_OVR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga7cc9dbb3e754feea3b94feecbe790460"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun flag  <a href="group__ADC.html#ga7cc9dbb3e754feea3b94feecbe790460">More...</a><br /></td></tr>
<tr class="separator:ga7cc9dbb3e754feea3b94feecbe790460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaffdef7453d8ddc92d86a759759fb4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gadaffdef7453d8ddc92d86a759759fb4f">SPI_I2S_SR_BSY</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gadaffdef7453d8ddc92d86a759759fb4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Busy flag  <a href="group__ADC.html#gadaffdef7453d8ddc92d86a759759fb4f">More...</a><br /></td></tr>
<tr class="separator:gadaffdef7453d8ddc92d86a759759fb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3363bdabdda6e9f218b569868c2d6891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3363bdabdda6e9f218b569868c2d6891">SPI_I2S_SR_FRE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga3363bdabdda6e9f218b569868c2d6891"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Frame format error  <a href="group__ADC.html#ga3363bdabdda6e9f218b569868c2d6891">More...</a><br /></td></tr>
<tr class="separator:ga3363bdabdda6e9f218b569868c2d6891"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">I2SCFGR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0e4bdd2680531847d71c763c580e37fe"></a>I2S Configuration Register </p>
</td></tr>
<tr class="memitem:gae2d104759fed7bce700a8c0297245965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gae2d104759fed7bce700a8c0297245965">SPI_I2S_I2SCFGR_CHLEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae2d104759fed7bce700a8c0297245965"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Channel length (bits per audio channel)  <a href="group__SPI__I2S.html#gae2d104759fed7bce700a8c0297245965">More...</a><br /></td></tr>
<tr class="separator:gae2d104759fed7bce700a8c0297245965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002e92aa2df253956ad3cffa7ce0c9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga002e92aa2df253956ad3cffa7ce0c9df">SPI_I2S_I2SCFGR_DATLEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga002e92aa2df253956ad3cffa7ce0c9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Data length to be transfered  <a href="group__SPI__I2S.html#ga002e92aa2df253956ad3cffa7ce0c9df">More...</a><br /></td></tr>
<tr class="separator:ga002e92aa2df253956ad3cffa7ce0c9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8124fd95198e4907251ad7b25d4c827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gaf8124fd95198e4907251ad7b25d4c827">SPI_I2S_I2SCFGR_CKPOL</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaf8124fd95198e4907251ad7b25d4c827"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Steady state clock polarity  <a href="group__SPI__I2S.html#gaf8124fd95198e4907251ad7b25d4c827">More...</a><br /></td></tr>
<tr class="separator:gaf8124fd95198e4907251ad7b25d4c827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0637625032e50d1e4ad40b8203a4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga7e0637625032e50d1e4ad40b8203a4c7">SPI_I2S_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7e0637625032e50d1e4ad40b8203a4c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] I2S standard selection  <a href="group__SPI__I2S.html#ga7e0637625032e50d1e4ad40b8203a4c7">More...</a><br /></td></tr>
<tr class="separator:ga7e0637625032e50d1e4ad40b8203a4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba63191541c5634ff066ea6548b5cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga6ba63191541c5634ff066ea6548b5cd6">SPI_I2S_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga6ba63191541c5634ff066ea6548b5cd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PCM frame synchronization  <a href="group__SPI__I2S.html#ga6ba63191541c5634ff066ea6548b5cd6">More...</a><br /></td></tr>
<tr class="separator:ga6ba63191541c5634ff066ea6548b5cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b517910ec7fb5bbdea7ef852595f3c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga6b517910ec7fb5bbdea7ef852595f3c3">SPI_I2S_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga6b517910ec7fb5bbdea7ef852595f3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] I2S configuration mode  <a href="group__SPI__I2S.html#ga6b517910ec7fb5bbdea7ef852595f3c3">More...</a><br /></td></tr>
<tr class="separator:ga6b517910ec7fb5bbdea7ef852595f3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db1123df20d6e9d8c77dc4661fbff95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga0db1123df20d6e9d8c77dc4661fbff95">SPI_I2S_I2SCFGR_I2SE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga0db1123df20d6e9d8c77dc4661fbff95"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2S enable  <a href="group__SPI__I2S.html#ga0db1123df20d6e9d8c77dc4661fbff95">More...</a><br /></td></tr>
<tr class="separator:ga0db1123df20d6e9d8c77dc4661fbff95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11b8dee3b890c4b12e2b8b938eba763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gae11b8dee3b890c4b12e2b8b938eba763">SPI_I2S_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gae11b8dee3b890c4b12e2b8b938eba763"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2S mode selection  <a href="group__SPI__I2S.html#gae11b8dee3b890c4b12e2b8b938eba763">More...</a><br /></td></tr>
<tr class="separator:gae11b8dee3b890c4b12e2b8b938eba763"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">I2SPR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp26f0d6b04cbef5bd07f5666e3e1039b4"></a>I2S Prescaler Register </p>
</td></tr>
<tr class="memitem:gaf54d108c36201e6721b7ee0471efba07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gaf54d108c36201e6721b7ee0471efba07">SPI_I2S_I2SPR_I2SDIV</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf54d108c36201e6721b7ee0471efba07"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] I2S linear prescaler  <a href="group__SPI__I2S.html#gaf54d108c36201e6721b7ee0471efba07">More...</a><br /></td></tr>
<tr class="separator:gaf54d108c36201e6721b7ee0471efba07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db0b965d6c8b989fe4fc42eca2e11c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga7db0b965d6c8b989fe4fc42eca2e11c7">SPI_I2S_I2SPR_ODD</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga7db0b965d6c8b989fe4fc42eca2e11c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Odd factor for the prescaler  <a href="group__SPI__I2S.html#ga7db0b965d6c8b989fe4fc42eca2e11c7">More...</a><br /></td></tr>
<tr class="separator:ga7db0b965d6c8b989fe4fc42eca2e11c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff47b5013d336106b15d83be356775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gac1ff47b5013d336106b15d83be356775">SPI_I2S_I2SPR_MCKOE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gac1ff47b5013d336106b15d83be356775"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Master clock output enable  <a href="group__SPI__I2S.html#gac1ff47b5013d336106b15d83be356775">More...</a><br /></td></tr>
<tr class="separator:gac1ff47b5013d336106b15d83be356775"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga43608d3c2959fc9ca64398d61cbf484e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43608d3c2959fc9ca64398d61cbf484e">&#9670;&nbsp;</a></span>SPI_CR1_BIDIMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIMODE&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga378953916b7701bd49f063c0366b703f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378953916b7701bd49f063c0366b703f">&#9670;&nbsp;</a></span>SPI_CR1_BIDIOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIOE&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga261af22667719a32b3ce566c1e261936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga261af22667719a32b3ce566c1e261936">&#9670;&nbsp;</a></span>SPI_CR1_BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97602d8ded14bbd2c1deadaf308755a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97602d8ded14bbd2c1deadaf308755a3">&#9670;&nbsp;</a></span>SPI_CR1_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPHA&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2616a10f5118cdc68fbdf0582481e124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2616a10f5118cdc68fbdf0582481e124">&#9670;&nbsp;</a></span>SPI_CR1_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPOL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac9339b7c6466f09ad26c26b3bb81c51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9339b7c6466f09ad26c26b3bb81c51b">&#9670;&nbsp;</a></span>SPI_CR1_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCEN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57072f13c2e54c12186ae8c5fdecb250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57072f13c2e54c12186ae8c5fdecb250">&#9670;&nbsp;</a></span>SPI_CR1_CRCNEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCNEXT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ffabea0de695a19198d906bf6a1d9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ffabea0de695a19198d906bf6a1d9fd">&#9670;&nbsp;</a></span>SPI_CR1_DFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_DFF&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab929e9d5ddbb66f229c501ab18d0e6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab929e9d5ddbb66f229c501ab18d0e6e8">&#9670;&nbsp;</a></span>SPI_CR1_LSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_LSBFIRST&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b3b6ae107fc37bf18e14506298d7a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3b6ae107fc37bf18e14506298d7a55">&#9670;&nbsp;</a></span>SPI_CR1_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_MSTR&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ffecf774b84a8cdc11ab1f931791883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffecf774b84a8cdc11ab1f931791883">&#9670;&nbsp;</a></span>SPI_CR1_RXONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_RXONLY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5a646d978d3b98eb7c6a5d95d75c3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a646d978d3b98eb7c6a5d95d75c3f9">&#9670;&nbsp;</a></span>SPI_CR1_SPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SPE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f154374b58c0234f82ea326cb303a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f154374b58c0234f82ea326cb303a1e">&#9670;&nbsp;</a></span>SPI_CR1_SSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSI&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e236047e05106cf1ba7929766311382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e236047e05106cf1ba7929766311382">&#9670;&nbsp;</a></span>SPI_CR1_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSM&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9355f4aeb8d917eb0c680755957cf43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9355f4aeb8d917eb0c680755957cf43c">&#9670;&nbsp;</a></span>SPI_I2S_CR2_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_ERRIE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4cfcc6dd1bb399a14fed4d42277daf68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cfcc6dd1bb399a14fed4d42277daf68">&#9670;&nbsp;</a></span>SPI_I2S_CR2_FRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_FRF&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga284af0224d21c4870f740adad6596c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga284af0224d21c4870f740adad6596c75">&#9670;&nbsp;</a></span>SPI_I2S_CR2_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_RXNEIE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga101cb85351830aba6e95747d3fe62af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101cb85351830aba6e95747d3fe62af4">&#9670;&nbsp;</a></span>SPI_I2S_CR2_SSOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_SSOE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc076b1d18d869e1fb21c9740e6cf1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc076b1d18d869e1fb21c9740e6cf1e7">&#9670;&nbsp;</a></span>SPI_I2S_CR2_TXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_TXDMAEN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e2fbc54eb43c6284effae663c3a3c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e2fbc54eb43c6284effae663c3a3c2b">&#9670;&nbsp;</a></span>SPI_I2S_CR2_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_TXEIE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb18030b7909108d4d5d4e9c0633ee30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb18030b7909108d4d5d4e9c0633ee30">&#9670;&nbsp;</a></span>SPI_I2S_I2S_CR2_RXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2S_CR2_RXDMAEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2d104759fed7bce700a8c0297245965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2d104759fed7bce700a8c0297245965">&#9670;&nbsp;</a></span>SPI_I2S_I2SCFGR_CHLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SCFGR_CHLEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf8124fd95198e4907251ad7b25d4c827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8124fd95198e4907251ad7b25d4c827">&#9670;&nbsp;</a></span>SPI_I2S_I2SCFGR_CKPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SCFGR_CKPOL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga002e92aa2df253956ad3cffa7ce0c9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga002e92aa2df253956ad3cffa7ce0c9df">&#9670;&nbsp;</a></span>SPI_I2S_I2SCFGR_DATLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SCFGR_DATLEN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6b517910ec7fb5bbdea7ef852595f3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b517910ec7fb5bbdea7ef852595f3c3">&#9670;&nbsp;</a></span>SPI_I2S_I2SCFGR_I2SCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SCFGR_I2SCFG&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0db1123df20d6e9d8c77dc4661fbff95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db1123df20d6e9d8c77dc4661fbff95">&#9670;&nbsp;</a></span>SPI_I2S_I2SCFGR_I2SE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SCFGR_I2SE&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae11b8dee3b890c4b12e2b8b938eba763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae11b8dee3b890c4b12e2b8b938eba763">&#9670;&nbsp;</a></span>SPI_I2S_I2SCFGR_I2SMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SCFGR_I2SMOD&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7e0637625032e50d1e4ad40b8203a4c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e0637625032e50d1e4ad40b8203a4c7">&#9670;&nbsp;</a></span>SPI_I2S_I2SCFGR_I2SSTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SCFGR_I2SSTD&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ba63191541c5634ff066ea6548b5cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ba63191541c5634ff066ea6548b5cd6">&#9670;&nbsp;</a></span>SPI_I2S_I2SCFGR_PCMSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SCFGR_PCMSYNC&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf54d108c36201e6721b7ee0471efba07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf54d108c36201e6721b7ee0471efba07">&#9670;&nbsp;</a></span>SPI_I2S_I2SPR_I2SDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SPR_I2SDIV&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac1ff47b5013d336106b15d83be356775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ff47b5013d336106b15d83be356775">&#9670;&nbsp;</a></span>SPI_I2S_I2SPR_MCKOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SPR_MCKOE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7db0b965d6c8b989fe4fc42eca2e11c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7db0b965d6c8b989fe4fc42eca2e11c7">&#9670;&nbsp;</a></span>SPI_I2S_I2SPR_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2SPR_ODD&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadaffdef7453d8ddc92d86a759759fb4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaffdef7453d8ddc92d86a759759fb4f">&#9670;&nbsp;</a></span>SPI_I2S_SR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_BSY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa0dee882ef25b3553614cb4459563a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0dee882ef25b3553614cb4459563a45">&#9670;&nbsp;</a></span>SPI_I2S_SR_CHSIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_CHSIDE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71c24a2be86f756e480e4c84bfdc618c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c24a2be86f756e480e4c84bfdc618c">&#9670;&nbsp;</a></span>SPI_I2S_SR_CRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_CRCERR&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3363bdabdda6e9f218b569868c2d6891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3363bdabdda6e9f218b569868c2d6891">&#9670;&nbsp;</a></span>SPI_I2S_SR_FRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_FRE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga567d256008c6dea51e9ff29662097c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga567d256008c6dea51e9ff29662097c81">&#9670;&nbsp;</a></span>SPI_I2S_SR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_MODF&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7cc9dbb3e754feea3b94feecbe790460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cc9dbb3e754feea3b94feecbe790460">&#9670;&nbsp;</a></span>SPI_I2S_SR_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_OVR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2400856ce2a616d1196f088343b57064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2400856ce2a616d1196f088343b57064">&#9670;&nbsp;</a></span>SPI_I2S_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_RXNE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05f4429e351a5f220be611e8e257e52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05f4429e351a5f220be611e8e257e52c">&#9670;&nbsp;</a></span>SPI_I2S_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_TXE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f25268d326a97269b58c86e8f2b03f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f25268d326a97269b58c86e8f2b03f6">&#9670;&nbsp;</a></span>SPI_I2S_SR_UDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_UDR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
