-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sun Feb  8 20:36:34 2026
-- Host        : DESKTOP-7DJUNIU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_l3_0_1_stub.vhdl
-- Design      : design_1_l3_0_1
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_l2_n_mem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_l2_n_mem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_l2_n_mem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_l2_n_mem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l2_n_mem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l2_n_mem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l2_n_mem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l2_n_mem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_l2_n_mem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l2_n_mem_AWVALID : out STD_LOGIC;
    m_axi_l2_n_mem_AWREADY : in STD_LOGIC;
    m_axi_l2_n_mem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_l2_n_mem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l2_n_mem_WLAST : out STD_LOGIC;
    m_axi_l2_n_mem_WVALID : out STD_LOGIC;
    m_axi_l2_n_mem_WREADY : in STD_LOGIC;
    m_axi_l2_n_mem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l2_n_mem_BVALID : in STD_LOGIC;
    m_axi_l2_n_mem_BREADY : out STD_LOGIC;
    m_axi_l2_n_mem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_l2_n_mem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_l2_n_mem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_l2_n_mem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l2_n_mem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l2_n_mem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l2_n_mem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l2_n_mem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_l2_n_mem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l2_n_mem_ARVALID : out STD_LOGIC;
    m_axi_l2_n_mem_ARREADY : in STD_LOGIC;
    m_axi_l2_n_mem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_l2_n_mem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l2_n_mem_RLAST : in STD_LOGIC;
    m_axi_l2_n_mem_RVALID : in STD_LOGIC;
    m_axi_l2_n_mem_RREADY : out STD_LOGIC;
    m_axi_l3_n_mem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_l3_n_mem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_l3_n_mem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_l3_n_mem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l3_n_mem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l3_n_mem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l3_n_mem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l3_n_mem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_l3_n_mem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l3_n_mem_AWVALID : out STD_LOGIC;
    m_axi_l3_n_mem_AWREADY : in STD_LOGIC;
    m_axi_l3_n_mem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_l3_n_mem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l3_n_mem_WLAST : out STD_LOGIC;
    m_axi_l3_n_mem_WVALID : out STD_LOGIC;
    m_axi_l3_n_mem_WREADY : in STD_LOGIC;
    m_axi_l3_n_mem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l3_n_mem_BVALID : in STD_LOGIC;
    m_axi_l3_n_mem_BREADY : out STD_LOGIC;
    m_axi_l3_n_mem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_l3_n_mem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_l3_n_mem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_l3_n_mem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l3_n_mem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l3_n_mem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l3_n_mem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l3_n_mem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_l3_n_mem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_l3_n_mem_ARVALID : out STD_LOGIC;
    m_axi_l3_n_mem_ARREADY : in STD_LOGIC;
    m_axi_l3_n_mem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_l3_n_mem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_l3_n_mem_RLAST : in STD_LOGIC;
    m_axi_l3_n_mem_RVALID : in STD_LOGIC;
    m_axi_l3_n_mem_RREADY : out STD_LOGIC
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "s_axi_control_AWADDR[3:0],s_axi_control_AWVALID,s_axi_control_AWREADY,s_axi_control_WDATA[31:0],s_axi_control_WSTRB[3:0],s_axi_control_WVALID,s_axi_control_WREADY,s_axi_control_BRESP[1:0],s_axi_control_BVALID,s_axi_control_BREADY,s_axi_control_ARADDR[3:0],s_axi_control_ARVALID,s_axi_control_ARREADY,s_axi_control_RDATA[31:0],s_axi_control_RRESP[1:0],s_axi_control_RVALID,s_axi_control_RREADY,s_axi_control_r_AWADDR[5:0],s_axi_control_r_AWVALID,s_axi_control_r_AWREADY,s_axi_control_r_WDATA[31:0],s_axi_control_r_WSTRB[3:0],s_axi_control_r_WVALID,s_axi_control_r_WREADY,s_axi_control_r_BRESP[1:0],s_axi_control_r_BVALID,s_axi_control_r_BREADY,s_axi_control_r_ARADDR[5:0],s_axi_control_r_ARVALID,s_axi_control_r_ARREADY,s_axi_control_r_RDATA[31:0],s_axi_control_r_RRESP[1:0],s_axi_control_r_RVALID,s_axi_control_r_RREADY,ap_clk,ap_rst_n,interrupt,m_axi_l2_n_mem_AWADDR[63:0],m_axi_l2_n_mem_AWLEN[7:0],m_axi_l2_n_mem_AWSIZE[2:0],m_axi_l2_n_mem_AWBURST[1:0],m_axi_l2_n_mem_AWLOCK[1:0],m_axi_l2_n_mem_AWREGION[3:0],m_axi_l2_n_mem_AWCACHE[3:0],m_axi_l2_n_mem_AWPROT[2:0],m_axi_l2_n_mem_AWQOS[3:0],m_axi_l2_n_mem_AWVALID,m_axi_l2_n_mem_AWREADY,m_axi_l2_n_mem_WDATA[31:0],m_axi_l2_n_mem_WSTRB[3:0],m_axi_l2_n_mem_WLAST,m_axi_l2_n_mem_WVALID,m_axi_l2_n_mem_WREADY,m_axi_l2_n_mem_BRESP[1:0],m_axi_l2_n_mem_BVALID,m_axi_l2_n_mem_BREADY,m_axi_l2_n_mem_ARADDR[63:0],m_axi_l2_n_mem_ARLEN[7:0],m_axi_l2_n_mem_ARSIZE[2:0],m_axi_l2_n_mem_ARBURST[1:0],m_axi_l2_n_mem_ARLOCK[1:0],m_axi_l2_n_mem_ARREGION[3:0],m_axi_l2_n_mem_ARCACHE[3:0],m_axi_l2_n_mem_ARPROT[2:0],m_axi_l2_n_mem_ARQOS[3:0],m_axi_l2_n_mem_ARVALID,m_axi_l2_n_mem_ARREADY,m_axi_l2_n_mem_RDATA[31:0],m_axi_l2_n_mem_RRESP[1:0],m_axi_l2_n_mem_RLAST,m_axi_l2_n_mem_RVALID,m_axi_l2_n_mem_RREADY,m_axi_l3_n_mem_AWADDR[63:0],m_axi_l3_n_mem_AWLEN[7:0],m_axi_l3_n_mem_AWSIZE[2:0],m_axi_l3_n_mem_AWBURST[1:0],m_axi_l3_n_mem_AWLOCK[1:0],m_axi_l3_n_mem_AWREGION[3:0],m_axi_l3_n_mem_AWCACHE[3:0],m_axi_l3_n_mem_AWPROT[2:0],m_axi_l3_n_mem_AWQOS[3:0],m_axi_l3_n_mem_AWVALID,m_axi_l3_n_mem_AWREADY,m_axi_l3_n_mem_WDATA[31:0],m_axi_l3_n_mem_WSTRB[3:0],m_axi_l3_n_mem_WLAST,m_axi_l3_n_mem_WVALID,m_axi_l3_n_mem_WREADY,m_axi_l3_n_mem_BRESP[1:0],m_axi_l3_n_mem_BVALID,m_axi_l3_n_mem_BREADY,m_axi_l3_n_mem_ARADDR[63:0],m_axi_l3_n_mem_ARLEN[7:0],m_axi_l3_n_mem_ARSIZE[2:0],m_axi_l3_n_mem_ARBURST[1:0],m_axi_l3_n_mem_ARLOCK[1:0],m_axi_l3_n_mem_ARREGION[3:0],m_axi_l3_n_mem_ARCACHE[3:0],m_axi_l3_n_mem_ARPROT[2:0],m_axi_l3_n_mem_ARQOS[3:0],m_axi_l3_n_mem_ARVALID,m_axi_l3_n_mem_ARREADY,m_axi_l3_n_mem_RDATA[31:0],m_axi_l3_n_mem_RRESP[1:0],m_axi_l3_n_mem_RLAST,m_axi_l3_n_mem_RVALID,m_axi_l3_n_mem_RREADY";
attribute x_core_info : string;
attribute x_core_info of stub : architecture is "l3,Vivado 2020.2";
begin
end;
