
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011966                       # Number of seconds simulated
sim_ticks                                 11965815417                       # Number of ticks simulated
final_tick                               577264247244                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196979                       # Simulator instruction rate (inst/s)
host_op_rate                                   254002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 277575                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347632                       # Number of bytes of host memory used
host_seconds                                 43108.46                       # Real time elapsed on the host
sim_insts                                  8491457885                       # Number of instructions simulated
sim_ops                                   10949650508                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       194176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       193920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       189312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       143104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       372864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       141184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       189312                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1656832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       535168                       # Number of bytes written to this memory
system.physmem.bytes_written::total            535168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1542                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1517                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1515                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1479                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1118                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2913                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1479                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12944                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4181                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4181                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       320914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16494990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       331611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16227561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       331611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16206167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       374400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15821070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       417188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11959402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       395794                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     31160768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       417188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11798945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       385097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15821070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138463777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       320914                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       331611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       331611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       374400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       417188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       395794                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       417188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       385097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2973805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44724741                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44724741                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44724741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       320914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16494990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       331611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16227561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       331611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16206167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       374400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15821070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       417188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11959402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       395794                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     31160768                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       417188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11798945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       385097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15821070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183188519                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28695002                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2181535                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1951737                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175117                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459391                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1433963                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128079                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5262                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12400400                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2181535                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562042                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2765716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575305                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        319062                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399680                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26605055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.761673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23839339     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425022      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          211063      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420415      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131458      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389702      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60337      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96365      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1031354      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26605055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076025                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432145                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22846020                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       599736                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2760084                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2208                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397003                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202831                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2213                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13845220                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5141                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397003                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22877438                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         349608                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       156420                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2731594                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        92988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13825238                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10289                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        74437                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18095067                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62615269                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62615269                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646430                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3448619                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1829                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          930                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           201764                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2515866                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3488                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90440                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13753314                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12867335                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8463                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2500499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5144479                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26605055                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483642                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094581                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20959436     78.78%     78.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1764604      6.63%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1904699      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1105134      4.15%     96.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       559935      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       139802      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164247      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3885      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3313      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26605055                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21226     57.47%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8526     23.08%     80.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7185     19.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10076405     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99335      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2295722     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394972      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12867335                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448417                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36937                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002871                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52385124                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16255691                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12539020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12904272                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9875                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       512908                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10220                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397003                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         228064                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11514                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13755162                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1764                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2515866                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398527                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          927                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4535                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185386                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12705662                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2263607                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       161672                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2658545                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933125                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394938                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442783                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12541757                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12539020                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7594606                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16442116                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.436976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461900                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236447                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2519179                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173841                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26208052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428740                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299880                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22033163     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633152      6.23%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056795      4.03%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330532      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       556069      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105518      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67599      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61143      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       364081      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26208052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236447                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391262                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002955                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812683                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       364081                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39599558                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27908600                       # The number of ROB writes
system.switch_cpus0.timesIdled                 515306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2089947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.869500                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.869500                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348493                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348493                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59090722                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16316956                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14739743                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                28695002                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2181821                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1952059                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       175348                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1462060                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1434125                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          128077                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         5253                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     23121704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12401608                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2181821                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1562202                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2765765                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         576395                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        316040                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1399836                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       171799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26603617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.521391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.761843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23837852     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          425270      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          211178      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          420292      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          130864      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          389719      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           60262      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96675      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1031505      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26603617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076035                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432187                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22843461                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       599914                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2760103                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2272                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        397863                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       202757                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2216                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13846163                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         5139                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        397863                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22875290                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         350792                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       154402                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2731462                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        93804                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13826340                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         10515                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        75106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18096251                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     62619567                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     62619567                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     14638319                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3457932                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1831                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           203461                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2516656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       398037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3403                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        90836                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13753931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1838                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12865617                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8581                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2506718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      5156671                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26603617                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.483604                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.094677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20959771     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1763417      6.63%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1904211      7.16%     92.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1104901      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       559691      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       139861      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       164627      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3860      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3278      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26603617                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          21254     57.55%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8509     23.04%     80.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7169     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10075213     78.31%     78.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        99287      0.77%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          900      0.01%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2295661     17.84%     96.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       394556      3.07%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12865617                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.448357                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              36932                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002871                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52380364                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16262526                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12536488                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12902549                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         9910                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       514191                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10049                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        397863                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         227307                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11589                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13755784                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2516656                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       398037                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          930                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4430                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        67800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       185735                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12703120                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2263242                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       162497                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2657762                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1932616                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            394520                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.442695                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12539263                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12536488                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7593838                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         16440999                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.436888                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.461884                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9995328                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11230744                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2525520                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       174071                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26205754                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.428560                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.299644                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     22033110     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1632174      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1056210      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330480      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       555713      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       105413      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        67585      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        61269      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       363800      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26205754                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9995328                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11230744                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2390453                       # Number of memory references committed
system.switch_cpus1.commit.loads              2002465                       # Number of loads committed
system.switch_cpus1.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1725134                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9807562                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       138072                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       363800                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            39598179                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27910728                       # The number of ROB writes
system.switch_cpus1.timesIdled                 515345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2091385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9995328                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11230744                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9995328                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.870841                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.870841                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.348330                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.348330                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59078752                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16313450                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14740313                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                28695002                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2182013                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1952140                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       175672                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1458030                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1433387                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          128249                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         5305                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23124113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12403958                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2182013                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1561636                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2766257                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         577329                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        315388                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1400227                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       172090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26606478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.521455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.761973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23840221     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          425579      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          210772      0.79%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          420075      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          131539      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          389428      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           60432      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96602      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1031830      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26606478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076042                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432269                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22836454                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       608730                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2760621                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2191                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        398478                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       202836                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2212                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13849072                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         5119                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        398478                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22869302                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         355706                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       156082                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2731310                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        95596                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13829238                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         10281                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        77132                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18100993                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     62635020                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     62635020                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14636797                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3464106                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1831                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          931                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           205015                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2517099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       398311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3311                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        90738                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13757032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12866636                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         8519                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2510893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      5167105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26606478                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.483590                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.094714                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20962162     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1764818      6.63%     85.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1902296      7.15%     92.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1105233      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       560463      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       139856      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       164458      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3889      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3303      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26606478                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          21259     57.52%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8514     23.04%     80.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7184     19.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10076668     78.32%     78.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        99242      0.77%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          900      0.01%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2295115     17.84%     96.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       394711      3.07%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12866636                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.448393                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              36957                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002872                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52385226                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16269802                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12537130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12903593                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9981                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       514885                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10346                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        398478                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         227844                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11985                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13758884                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1797                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2517099                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       398311                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          930                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       117872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        68225                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       186097                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12703869                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2263084                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       162767                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2657758                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1932666                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            394674                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.442721                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12539952                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12537130                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7594586                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         16441910                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.436910                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.461904                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9994187                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11229553                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2529749                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       174395                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26208000                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428478                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.299605                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     22036312     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1631410      6.22%     90.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1056140      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       330373      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       555771      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       105344      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67623      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        61014      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364013      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26208000                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9994187                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11229553                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2390155                       # Number of memory references committed
system.switch_cpus2.commit.loads              2002190                       # Number of loads committed
system.switch_cpus2.commit.membars                905                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1724969                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9806526                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       138067                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364013                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            39603250                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27917501                       # The number of ROB writes
system.switch_cpus2.timesIdled                 515604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2088524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9994187                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11229553                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9994187                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.871169                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.871169                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.348290                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.348290                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59081615                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16314897                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14742560                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1812                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                28695002                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2344461                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1922144                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       232564                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       956892                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          912078                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          240529                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10337                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     22418772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13335620                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2344461                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1152607                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2932301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         660272                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        677535                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1383393                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       230879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26452714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.968918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        23520413     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          317959      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          366935      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          201587      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          231083      0.87%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          127786      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           87099      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          227281      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1372571      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26452714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081703                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464737                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22237184                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       862883                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2907701                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23190                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        421752                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       380795                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2354                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16285009                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        12103                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        421752                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22272696                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         258691                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       506006                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2896681                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        96884                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16275305                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22412                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        46641                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     22627314                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     75783409                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     75783409                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19289036                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3338278                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4204                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2321                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           265398                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1555822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       845107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        22051                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       187243                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16249084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4214                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15351167                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        21398                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2043857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4735338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          423                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26452714                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580325                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270151                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19988934     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2595647      9.81%     85.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1397724      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       969583      3.67%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       845743      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       431446      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       105196      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67583      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        50858      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26452714                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3775     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14826     44.13%     55.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14996     44.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12850996     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       239901      1.56%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1879      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1419166      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       839225      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15351167                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534977                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              33597                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002189                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     57210043                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18297323                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15091224                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15384764                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        37948                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       278110                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18719                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          938                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        421752                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         206836                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14755                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16253317                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         3775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1555822                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       845107                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2321                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10677                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          170                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       131131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       265233                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15119742                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1331166                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       231425                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2170116                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2115912                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            838950                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526912                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15091502                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15091224                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8968581                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23500270                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525918                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381637                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11326165                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13896005                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2357459                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3791                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       233707                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26030962                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533826                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352804                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20354285     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2632519     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1104058      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       661321      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       459113      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       296262      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       154860      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       123867      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       244677      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26030962                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11326165                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13896005                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2104100                       # Number of memory references committed
system.switch_cpus3.commit.loads              1277712                       # Number of loads committed
system.switch_cpus3.commit.membars               1892                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1989045                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12527517                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       282708                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       244677                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42039671                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           32928694                       # The number of ROB writes
system.switch_cpus3.timesIdled                 345308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2242288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11326165                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13896005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11326165                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.533514                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.533514                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394709                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394709                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68194744                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20952876                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15190397                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3786                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                28695002                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2378532                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1946483                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       233798                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       978132                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          934067                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          244829                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10638                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     22870935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13296666                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2378532                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1178896                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2774990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         640490                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        477805                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1401112                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       233924                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     26527420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        23752430     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          129878      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          205040      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          277701      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          285898      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          241654      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          135249      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          200966      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1298604      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     26527420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082890                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463379                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22641921                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       709135                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2769841                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         3118                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        403404                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       391148                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16317090                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1540                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        403404                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        22703820                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         146796                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       421810                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2711721                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       139866                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16310439                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         18779                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        61105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     22759257                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     75877572                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     75877572                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     19688177                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3071077                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3957                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2022                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           418726                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1529526                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       826166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         9604                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       275652                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16287586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3970                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15452631                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2222                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1829198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4395681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     26527420                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582515                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269623                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     19926759     75.12%     75.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2762977     10.42%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1385269      5.22%     90.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      1005537      3.79%     94.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       793486      2.99%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       327416      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       204730      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       106867      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        14379      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     26527420                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3071     11.73%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          9948     38.00%     49.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13157     50.26%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12995591     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       230948      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1934      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1400740      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       823418      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15452631                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538513                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              26176                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001694                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     57461080                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     18120829                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15217377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15478807                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        31410                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       250729                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12749                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        403404                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         116018                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13377                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16291579                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         7187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1529526                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       826166                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2023                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       135601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       132284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       267885                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15236898                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1317133                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       215733                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2140481                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2165399                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            823348                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530995                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15217505                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15217377                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8737816                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23547067                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530315                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371079                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11476983                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14121931                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2169657                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       236508                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26124016                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540573                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.381153                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20276896     77.62%     77.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2924707     11.20%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1080312      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       515467      1.97%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       468189      1.79%     96.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       250658      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       199403      0.76%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        99337      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       309047      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26124016                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11476983                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14121931                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2092212                       # Number of memory references committed
system.switch_cpus4.commit.loads              1278795                       # Number of loads committed
system.switch_cpus4.commit.membars               1946                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           2036474                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         12723535                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       290761                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       309047                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            42106479                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           32986600                       # The number of ROB writes
system.switch_cpus4.timesIdled                 348047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2167582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11476983                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14121931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11476983                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.500222                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.500222                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.399965                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.399965                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        68568639                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       21201559                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15122061                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3896                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                28695002                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2241197                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      2021807                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       119551                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       857869                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          798530                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          123638                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         5287                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23722979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              14096753                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2241197                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       922168                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2786052                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         375428                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        539493                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1363728                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       119972                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     27301452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.934639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        24515400     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           98776      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          203045      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           84982      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          463529      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          411406      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           79260      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          167306      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1277748      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     27301452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078104                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491262                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        23594904                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       669275                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2775864                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         8723                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        252681                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       197091                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16529588                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1485                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        252681                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        23619376                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         471841                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       122037                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2761359                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        74153                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16519694                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         30975                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        27340                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          285                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19402132                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     77802525                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     77802525                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17178008                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2224109                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1928                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          980                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           190126                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3896183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1969372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        18128                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        95242                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16484933                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1935                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15843560                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         8363                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1286969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3084837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     27301452                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580319                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378120                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     21677851     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1678628      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1384680      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       596634      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       757916      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       734757      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       417457      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        32753      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        20776      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     27301452                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          40077     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        312614     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         9062      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      9941745     62.75%     62.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       138294      0.87%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          947      0.01%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3797860     23.97%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1964714     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15843560                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552137                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             361753                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022833                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     59358688                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     17774247                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15706334                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      16205313                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        27960                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       153325                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12598                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1401                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        252681                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         431108                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        20240                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16486884                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3896183                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1969372                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          981                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         13847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        68475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        71282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       139757                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15730937                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3784315                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       112623                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             5748837                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2061306                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1964522                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548212                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15706989                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15706334                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8481717                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         16709686                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547354                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507593                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     12751728                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14984704                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1503951                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       121954                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     27048771                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.553988                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.377800                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     21617651     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1980018      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       929776      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       919434      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       249609      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1070493      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        80047      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        58295      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       143448      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     27048771                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     12751728                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14984704                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               5699628                       # Number of memory references committed
system.switch_cpus5.commit.loads              3742854                       # Number of loads committed
system.switch_cpus5.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1979109                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         13324517                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       145049                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       143448                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            43393939                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           33230039                       # The number of ROB writes
system.switch_cpus5.timesIdled                 522059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1393550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           12751728                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14984704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     12751728                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.250283                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.250283                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.444388                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.444388                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        77762847                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18245141                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       19676895                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                28695002                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2379580                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1947062                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       233911                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       977766                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          934084                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          244984                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10665                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22873805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13303669                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2379580                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1179068                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2776385                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         640275                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        475496                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1401410                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       234183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26529041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23752656     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          129634      0.49%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          205133      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          278206      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          285918      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          242540      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          135407      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          200634      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1298913      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26529041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082927                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463623                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22643769                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       707799                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2771268                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         3137                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        403067                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       391574                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16324579                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1548                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        403067                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22706018                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         146296                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       420014                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2712763                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       140880                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16318065                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         18973                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        61506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     22769545                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75910349                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75910349                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19698491                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3071054                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3937                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2000                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           421681                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1529338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       826512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         9760                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       307085                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16295167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3951                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15459929                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2237                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1828201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4390928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26529041                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582755                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268508                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19903354     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2790271     10.52%     85.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1394994      5.26%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       997152      3.76%     94.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       790194      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       326882      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       204609      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       107306      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        14279      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26529041                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3061     11.71%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          9933     38.00%     49.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13144     50.29%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     13002046     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       231128      1.50%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1935      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1400982      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       823838      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15459929                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.538767                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              26138                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001691                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     57477274                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18127393                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15226305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15486067                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        31915                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       249887                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        12671                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        403067                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         115177                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13322                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16299148                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         7404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1529338                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       826512                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2002                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         11304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       134992                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       132587                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       267579                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15245764                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1318253                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       214165                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   30                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2142023                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2166621                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            823770                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.531304                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15226425                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15226305                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8741984                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         23556974                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.530626                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371100                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11482986                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     14129260                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2169903                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3903                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       236626                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     26125974                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540813                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378538                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20257731     77.54%     77.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2943702     11.27%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1078609      4.13%     92.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       516260      1.98%     94.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       480348      1.84%     96.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       251082      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       191660      0.73%     98.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        99858      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       306724      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     26125974                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11482986                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      14129260                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2093292                       # Number of memory references committed
system.switch_cpus6.commit.loads              1279451                       # Number of loads committed
system.switch_cpus6.commit.membars               1948                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           2037494                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12730167                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       290910                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       306724                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            42118335                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           33001412                       # The number of ROB writes
system.switch_cpus6.timesIdled                 348143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2165961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11482986                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             14129260                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11482986                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.498915                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.498915                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.400174                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.400174                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68610444                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       21212319                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15130520                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3898                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                28695002                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2339177                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1917845                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       232318                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       955970                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          912290                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          240057                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10273                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22437304                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13312856                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2339177                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1152347                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2929349                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         655869                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        683049                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1383980                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       230799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26469580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.966448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23540231     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          317580      1.20%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          368716      1.39%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          201797      0.76%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          230656      0.87%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          127354      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           87239      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          226209      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1369798      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26469580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081519                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463943                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22253451                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       870609                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2905116                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        22877                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        417523                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       379698                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2355                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16256401                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        12145                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        417523                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22288710                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         227042                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       546244                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2894039                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        96018                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16246375                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         22076                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        46350                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22594410                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     75656583                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     75656583                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     19307553                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3286857                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4284                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2402                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           263239                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1550151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       844765                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        22205                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       185341                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16220380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4293                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15339859                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19548                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2005469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4637906                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          502                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26469580                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579528                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269049                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20005147     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2600114      9.82%     85.40% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1397418      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       969225      3.66%     94.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       843670      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       430446      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       105281      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        67594      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        50685      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26469580                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3736     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         14521     43.74%     54.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        14942     45.01%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12842973     83.72%     83.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       240049      1.56%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1880      0.01%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1416187      9.23%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       838770      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15339859                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534583                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              33199                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002164                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     57202045                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18230318                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15083969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15373058                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        38602                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       271230                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        17629                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          940                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        417523                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         176696                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        14019                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16224699                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1550151                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       844765                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2400                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          177                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       134673                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       130250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       264923                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15110863                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1330251                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       228996                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2168782                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2115831                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            838531                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526603                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15084230                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15083969                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8967644                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23484533                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525665                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381853                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11336899                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13909292                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2315504                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3791                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       233520                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26052057                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533904                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.352892                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20370532     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2634263     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1105213      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       661302      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       460247      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       296982      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       154709      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       123927      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       244882      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26052057                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11336899                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13909292                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2106057                       # Number of memory references committed
system.switch_cpus7.commit.loads              1278921                       # Number of loads committed
system.switch_cpus7.commit.membars               1892                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1991009                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12539446                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       282983                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       244882                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42031893                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32867133                       # The number of ROB writes
system.switch_cpus7.timesIdled                 345730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2225422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11336899                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13909292                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11336899                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.531116                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.531116                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395083                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395083                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68161331                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20944959                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15167616                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3786                       # number of misc regfile writes
system.l2.replacements                          12945                       # number of replacements
system.l2.tagsinuse                      32764.635687                       # Cycle average of tags in use
system.l2.total_refs                          1537531                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45702                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.642532                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           385.812513                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     24.453780                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    807.852101                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     26.199568                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    792.069918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     25.969355                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    792.731999                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     28.269050                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    720.953197                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     31.419834                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    564.083586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     31.266040                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1491.529200                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     31.070341                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    555.426077                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     29.566015                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    715.180807                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3621.055509                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3589.789132                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3619.400014                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3114.672724                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2446.562870                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3777.744136                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2428.105560                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3113.452362                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011774                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000746                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024654                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000800                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.024192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000863                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.022002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000959                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.017214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000954                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.045518                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000948                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.016950                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.021826                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.110506                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.109552                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.110455                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.095052                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.074663                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.115288                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.074100                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.095015                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999897                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4474                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4504                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4512                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4599                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3402                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         6183                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3421                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4589                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35695                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11717                       # number of Writeback hits
system.l2.Writeback_hits::total                 11717                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   108                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4483                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4513                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4521                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4617                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3420                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         6192                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3439                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4607                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35803                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4483                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4513                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4521                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4617                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3420                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         6192                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3439                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4607                       # number of overall hits
system.l2.overall_hits::total                   35803                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1542                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1517                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1515                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1479                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1118                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2913                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1103                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1479                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12944                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1542                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1517                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1515                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1479                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2913                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1479                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12944                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1542                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1517                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1515                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1479                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1118                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2913                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1103                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1479                       # number of overall misses
system.l2.overall_misses::total                 12944                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5048808                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    255260444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4925163                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    252066620                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4954384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    248862035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5438160                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    249792808                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6365922                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    186406677                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6111396                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    482110894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6418465                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    183292666                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5851876                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    249423171                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2152329489                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5048808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    255260444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4925163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    252066620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4954384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    248862035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5438160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    249792808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6365922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    186406677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6111396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    482110894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6418465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    183292666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5851876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    249423171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2152329489                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5048808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    255260444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4925163                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    252066620                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4954384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    248862035                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5438160                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    249792808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6365922                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    186406677                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6111396                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    482110894                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6418465                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    183292666                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5851876                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    249423171                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2152329489                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6021                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         6027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         6078                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         9096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         4524                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         6068                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               48639                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11717                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11717                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               108                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6025                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6030                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         6036                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         6096                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4538                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         9105                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         4542                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         6086                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48747                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6025                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6030                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         6036                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         6096                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4538                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         9105                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         4542                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         6086                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48747                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.256316                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.251952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.251369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.243337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.247345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.320251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.243811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.243738                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.266124                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.255934                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.251575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.250994                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.242618                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.246364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.319934                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.242845                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.243017                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265534                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.255934                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.251575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.250994                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.242618                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.246364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.319934                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.242845                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.243017                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265534                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 168293.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165538.549935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 158876.225806                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166161.252472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 159818.838710                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164265.369637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst       155376                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 168893.041244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 163228.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 166732.269231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 165172.864865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 165503.224854                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 164576.025641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 166176.487761                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 162552.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 168643.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166280.090312                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 168293.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165538.549935                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 158876.225806                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166161.252472                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 159818.838710                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164265.369637                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst       155376                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 168893.041244                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 163228.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 166732.269231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 165172.864865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 165503.224854                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 164576.025641                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 166176.487761                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 162552.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 168643.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166280.090312                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 168293.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165538.549935                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 158876.225806                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166161.252472                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 159818.838710                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164265.369637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst       155376                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 168893.041244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 163228.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 166732.269231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 165172.864865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 165503.224854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 164576.025641                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 166176.487761                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 162552.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 168643.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166280.090312                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4181                       # number of writebacks
system.l2.writebacks::total                      4181                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1542                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1479                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2913                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1479                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12944                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12944                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12944                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3302674                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    165417318                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3121031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    163686997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3150923                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    160607018                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3402432                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    163639823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4097735                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    121294068                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3956775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    312489474                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4145219                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    119059403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3757445                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    163269808                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1398398143                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3302674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    165417318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3121031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    163686997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3150923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    160607018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3402432                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    163639823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4097735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    121294068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3956775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    312489474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4145219                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    119059403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3757445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    163269808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1398398143                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3302674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    165417318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3121031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    163686997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3150923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    160607018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3402432                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    163639823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4097735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    121294068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3956775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    312489474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4145219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    119059403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3757445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    163269808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1398398143                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.251952                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251369                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.247345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.320251                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.243811                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.243738                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.266124                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.255934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.251575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.250994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.242618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.246364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.319934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.242845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.243017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.255934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.251575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.250994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.242618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.246364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.319934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.242845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.243017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265534                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110089.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107274.525292                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100678.419355                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107901.777851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 101642.677419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106011.233003                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 97212.342857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 110642.206220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 105070.128205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 108492.010733                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 106939.864865                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107274.107106                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 106287.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107941.435177                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 104373.472222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 110392.027045                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108034.467166                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 110089.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107274.525292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100678.419355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107901.777851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 101642.677419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106011.233003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 97212.342857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 110642.206220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 105070.128205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 108492.010733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 106939.864865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 107274.107106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 106287.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107941.435177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 104373.472222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 110392.027045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108034.467166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 110089.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107274.525292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100678.419355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107901.777851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 101642.677419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106011.233003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 97212.342857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 110642.206220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 105070.128205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 108492.010733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 106939.864865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 107274.107106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 106287.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107941.435177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 104373.472222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 110392.027045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108034.467166                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               551.656325                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001431910                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1794680.842294                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    25.603265                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.053060                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.041031                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.884065                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399641                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399641                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399641                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399641                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399641                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399641                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6327232                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6327232                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6327232                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6327232                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6327232                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6327232                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399680                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399680                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399680                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399680                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399680                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399680                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162236.717949                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162236.717949                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162236.717949                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162236.717949                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162236.717949                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162236.717949                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5396406                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5396406                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5396406                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5396406                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5396406                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5396406                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 174077.612903                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 174077.612903                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 174077.612903                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 174077.612903                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 174077.612903                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 174077.612903                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6025                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205157                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6281                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35218.143130                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.420883                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.579117                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720394                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279606                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2072897                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2072897                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          915                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          915                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459323                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459323                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459323                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459323                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20083                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20083                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20128                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20128                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20128                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2114229015                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2114229015                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4026572                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4026572                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2118255587                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2118255587                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2118255587                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2118255587                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2092980                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2092980                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2479451                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2479451                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2479451                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2479451                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009595                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008118                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008118                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008118                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008118                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105274.561321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105274.561321                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 89479.377778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89479.377778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105239.248162                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105239.248162                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105239.248162                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105239.248162                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          818                       # number of writebacks
system.cpu0.dcache.writebacks::total              818                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14067                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14067                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14103                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14103                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14103                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14103                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6016                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6016                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6025                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6025                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    566220316                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    566220316                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       608181                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       608181                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    566828497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    566828497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    566828497                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    566828497                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94119.068484                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94119.068484                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67575.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67575.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94079.418589                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94079.418589                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94079.418589                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94079.418589                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               553.346673                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001432066                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1791470.601073                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    27.177552                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.169121                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.043554                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843220                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.886774                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1399797                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1399797                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1399797                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1399797                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1399797                       # number of overall hits
system.cpu1.icache.overall_hits::total        1399797                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.cpu1.icache.overall_misses::total           39                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6172249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6172249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6172249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6172249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6172249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6172249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1399836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1399836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1399836                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1399836                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1399836                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1399836                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158262.794872                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158262.794872                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158262.794872                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158262.794872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158262.794872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158262.794872                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5365729                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5365729                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5365729                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5365729                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5365729                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5365729                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 167679.031250                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 167679.031250                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 167679.031250                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 167679.031250                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 167679.031250                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 167679.031250                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6030                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               221204486                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6286                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35190.023226                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   184.426730                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    71.573270                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.720417                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.279583                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2072542                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2072542                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       386107                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        386107                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          917                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          917                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          908                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2458649                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2458649                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2458649                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2458649                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20134                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20134                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20179                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20179                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20179                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20179                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2110137355                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2110137355                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3930151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3930151                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2114067506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2114067506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2114067506                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2114067506                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2092676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2092676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       386152                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       386152                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2478828                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2478828                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2478828                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2478828                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009621                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009621                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008141                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008141                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008141                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008141                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104804.676418                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104804.676418                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87336.688889                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87336.688889                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104765.722087                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104765.722087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104765.722087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104765.722087                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          839                       # number of writebacks
system.cpu1.dcache.writebacks::total              839                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14113                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14113                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14149                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14149                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14149                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14149                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6021                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6030                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    564564795                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    564564795                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       603219                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       603219                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    565168014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    565168014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    565168014                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    565168014                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002433                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002433                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002433                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002433                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93765.951669                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93765.951669                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67024.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67024.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93726.038806                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93726.038806                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93726.038806                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93726.038806                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               552.853321                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001432457                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1791471.300537                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    26.799650                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.053671                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.042948                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843035                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.885983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1400188                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1400188                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1400188                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1400188                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1400188                       # number of overall hits
system.cpu2.icache.overall_hits::total        1400188                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.cpu2.icache.overall_misses::total           39                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6179294                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6179294                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6179294                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6179294                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6179294                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6179294                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1400227                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1400227                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1400227                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1400227                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1400227                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1400227                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000028                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000028                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158443.435897                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158443.435897                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158443.435897                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158443.435897                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158443.435897                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158443.435897                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           32                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5293088                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5293088                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5293088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5293088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5293088                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5293088                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       165409                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       165409                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       165409                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       165409                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       165409                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       165409                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6036                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               221204278                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6292                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35156.433249                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.860404                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.139596                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.722111                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.277889                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2072361                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2072361                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       386086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        386086                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          913                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          913                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          906                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          906                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2458447                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2458447                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2458447                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2458447                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20055                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20055                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           45                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        20100                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20100                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        20100                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20100                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2092321726                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2092321726                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3791744                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3791744                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2096113470                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2096113470                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2096113470                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2096113470                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2092416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2092416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       386131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       386131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          906                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          906                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2478547                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2478547                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2478547                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2478547                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009585                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009585                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000117                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008110                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008110                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008110                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008110                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 104329.181052                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104329.181052                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84260.977778                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84260.977778                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104284.252239                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104284.252239                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104284.252239                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104284.252239                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          854                       # number of writebacks
system.cpu2.dcache.writebacks::total              854                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14028                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14028                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           36                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14064                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14064                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14064                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14064                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6027                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6027                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6036                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6036                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6036                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6036                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    562075734                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    562075734                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       581094                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       581094                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    562656828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    562656828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    562656828                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    562656828                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002435                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002435                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002435                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002435                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93259.620707                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93259.620707                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64566                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64566                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93216.836978                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93216.836978                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93216.836978                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93216.836978                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.135363                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1076051177                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2077318.874517                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.135363                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046691                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819127                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1383350                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1383350                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1383350                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1383350                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1383350                       # number of overall hits
system.cpu3.icache.overall_hits::total        1383350                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6870982                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6870982                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6870982                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6870982                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6870982                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6870982                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1383393                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1383393                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1383393                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1383393                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1383393                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1383393                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 159790.279070                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 159790.279070                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 159790.279070                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 159790.279070                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 159790.279070                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 159790.279070                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5876303                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5876303                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5876303                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5876303                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5876303                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5876303                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 163230.638889                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 163230.638889                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 163230.638889                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 163230.638889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 163230.638889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 163230.638889                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6096                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170152250                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6352                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26787.193010                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.565236                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.434764                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.888927                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.111073                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       973095                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         973095                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       822066                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        822066                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1938                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1938                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1893                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1893                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1795161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1795161                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1795161                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1795161                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        20879                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20879                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          265                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          265                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        21144                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         21144                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        21144                       # number of overall misses
system.cpu3.dcache.overall_misses::total        21144                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2522622636                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2522622636                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     30547019                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30547019                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2553169655                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2553169655                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2553169655                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2553169655                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993974                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993974                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       822331                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       822331                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1816305                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1816305                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1816305                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1816305                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021006                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021006                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000322                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000322                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011641                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011641                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011641                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011641                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 120821.046793                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 120821.046793                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 115271.769811                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 115271.769811                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120751.497115                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120751.497115                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120751.497115                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120751.497115                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2445                       # number of writebacks
system.cpu3.dcache.writebacks::total             2445                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        14801                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14801                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          247                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        15048                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        15048                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        15048                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        15048                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6078                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6078                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6096                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6096                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6096                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6096                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    569277581                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    569277581                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1176839                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1176839                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    570454420                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    570454420                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    570454420                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    570454420                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006115                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006115                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003356                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003356                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003356                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003356                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93661.990951                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93661.990951                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65379.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65379.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93578.480971                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93578.480971                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93578.480971                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93578.480971                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               507.330614                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1074536599                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2082435.269380                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.330614                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051812                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.813030                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1401062                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1401062                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1401062                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1401062                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1401062                       # number of overall hits
system.cpu4.icache.overall_hits::total        1401062                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8385878                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8385878                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8385878                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8385878                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8385878                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8385878                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1401112                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1401112                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1401112                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1401112                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1401112                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1401112                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 167717.560000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 167717.560000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 167717.560000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 167717.560000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 167717.560000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 167717.560000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6998150                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6998150                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6998150                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6998150                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6998150                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6998150                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 170686.585366                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 170686.585366                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 170686.585366                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 170686.585366                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 170686.585366                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 170686.585366                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4538                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163968395                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4794                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34202.835836                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   221.524453                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    34.475547                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.865330                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.134670                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       963996                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         963996                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       809583                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        809583                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1999                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1999                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1948                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1948                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1773579                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1773579                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1773579                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1773579                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        14509                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        14509                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          105                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        14614                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         14614                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        14614                       # number of overall misses
system.cpu4.dcache.overall_misses::total        14614                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1665063457                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1665063457                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8534481                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8534481                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1673597938                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1673597938                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1673597938                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1673597938                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       978505                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       978505                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       809688                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       809688                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1948                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1948                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1788193                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1788193                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1788193                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1788193                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014828                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014828                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000130                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008172                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008172                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008172                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008172                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 114760.731753                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 114760.731753                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81280.771429                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81280.771429                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 114520.181880                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 114520.181880                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 114520.181880                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 114520.181880                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          946                       # number of writebacks
system.cpu4.dcache.writebacks::total              946                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         9989                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         9989                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10076                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10076                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10076                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10076                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4520                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4520                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4538                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4538                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4538                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4538                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    421502754                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    421502754                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1155911                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1155911                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    422658665                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    422658665                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    422658665                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    422658665                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004619                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004619                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002538                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002538                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93252.821681                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93252.821681                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64217.277778                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64217.277778                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93137.652049                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93137.652049                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93137.652049                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93137.652049                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               573.469692                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1108890996                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1908590.354561                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.217967                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.251725                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.051631                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867391                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.919022                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1363678                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1363678                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1363678                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1363678                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1363678                       # number of overall hits
system.cpu5.icache.overall_hits::total        1363678                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8429082                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8429082                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8429082                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8429082                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8429082                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8429082                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1363728                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1363728                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1363728                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1363728                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1363728                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1363728                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 168581.640000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 168581.640000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 168581.640000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 168581.640000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 168581.640000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 168581.640000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6610923                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6610923                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6610923                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6610923                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6610923                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6610923                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 173971.657895                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 173971.657895                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 173971.657895                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 173971.657895                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 173971.657895                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 173971.657895                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  9105                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               440734657                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  9361                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              47082.005875                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.165291                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.834709                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.434239                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.565761                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3572525                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3572525                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1954814                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1954814                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          958                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          958                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          954                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      5527339                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5527339                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      5527339                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5527339                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        32034                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        32034                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        32064                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         32064                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        32064                       # number of overall misses
system.cpu5.dcache.overall_misses::total        32064                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   3615828787                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   3615828787                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2326157                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2326157                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   3618154944                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   3618154944                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   3618154944                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   3618154944                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3604559                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3604559                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1954844                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1954844                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      5559403                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5559403                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      5559403                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5559403                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008887                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008887                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005768                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005768                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005768                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005768                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112874.720204                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112874.720204                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77538.566667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77538.566667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112841.658683                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112841.658683                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112841.658683                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112841.658683                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2438                       # number of writebacks
system.cpu5.dcache.writebacks::total             2438                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        22938                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        22938                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           21                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        22959                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        22959                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        22959                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        22959                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         9096                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         9096                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         9105                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         9105                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         9105                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         9105                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    937426518                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    937426518                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       593254                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       593254                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    938019772                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    938019772                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    938019772                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    938019772                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001638                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001638                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103059.203826                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 103059.203826                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65917.111111                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65917.111111                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 103022.490060                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 103022.490060                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 103022.490060                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 103022.490060                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               508.349833                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1074536897                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2078407.924565                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.349833                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.053445                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.814663                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1401360                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1401360                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1401360                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1401360                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1401360                       # number of overall hits
system.cpu6.icache.overall_hits::total        1401360                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8552683                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8552683                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8552683                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8552683                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8552683                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8552683                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1401410                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1401410                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1401410                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1401410                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1401410                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1401410                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 171053.660000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 171053.660000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 171053.660000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 171053.660000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 171053.660000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 171053.660000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7228952                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7228952                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7228952                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7228952                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7228952                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7228952                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 172117.904762                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 172117.904762                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 172117.904762                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 172117.904762                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 172117.904762                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 172117.904762                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4542                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               163969218                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4798                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              34174.493122                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   221.532773                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    34.467227                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.865362                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.134638                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       964421                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         964421                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       810006                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        810006                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1973                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1973                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1949                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1949                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1774427                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1774427                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1774427                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1774427                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        14580                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        14580                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          105                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        14685                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         14685                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        14685                       # number of overall misses
system.cpu6.dcache.overall_misses::total        14685                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1670492042                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1670492042                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8665603                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8665603                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1679157645                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1679157645                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1679157645                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1679157645                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       979001                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       979001                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       810111                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       810111                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1949                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1949                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1789112                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1789112                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1789112                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1789112                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014893                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014893                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000130                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008208                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008208                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008208                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008208                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 114574.214129                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 114574.214129                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82529.552381                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82529.552381                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 114345.089888                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 114345.089888                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 114345.089888                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 114345.089888                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          952                       # number of writebacks
system.cpu6.dcache.writebacks::total              952                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10056                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10056                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           87                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        10143                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        10143                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        10143                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        10143                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4524                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4524                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4542                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4542                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4542                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4542                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    419458291                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    419458291                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1173359                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1173359                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    420631650                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    420631650                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    420631650                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    420631650                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004621                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004621                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002539                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002539                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92718.455128                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92718.455128                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65186.611111                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65186.611111                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92609.346103                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92609.346103                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92609.346103                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92609.346103                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               512.816962                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1076051761                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2073317.458574                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.816962                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049386                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.821822                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1383934                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1383934                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1383934                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1383934                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1383934                       # number of overall hits
system.cpu7.icache.overall_hits::total        1383934                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7384631                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7384631                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7384631                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7384631                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7384631                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7384631                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1383980                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1383980                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1383980                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1383980                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1383980                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1383980                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000033                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000033                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160535.456522                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160535.456522                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160535.456522                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160535.456522                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160535.456522                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160535.456522                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6281025                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6281025                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6281025                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6281025                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6281025                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6281025                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 169757.432432                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 169757.432432                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 169757.432432                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 169757.432432                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 169757.432432                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 169757.432432                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6086                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               170151286                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6342                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              26829.278776                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.562010                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.437990                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888914                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111086                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       971352                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         971352                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       822812                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        822812                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1971                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1971                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1893                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1893                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1794164                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1794164                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1794164                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1794164                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        20718                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20718                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          265                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          265                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        20983                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         20983                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        20983                       # number of overall misses
system.cpu7.dcache.overall_misses::total        20983                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2510351250                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2510351250                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     28545858                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     28545858                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2538897108                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2538897108                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2538897108                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2538897108                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       992070                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       992070                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       823077                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       823077                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1815147                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1815147                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1815147                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1815147                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.020884                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.020884                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000322                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000322                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011560                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011560                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011560                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011560                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 121167.644078                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 121167.644078                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 107720.218868                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 107720.218868                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 120997.812896                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 120997.812896                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 120997.812896                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 120997.812896                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2425                       # number of writebacks
system.cpu7.dcache.writebacks::total             2425                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        14650                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        14650                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          247                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        14897                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        14897                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        14897                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        14897                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6068                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6068                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6086                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6086                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6086                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6086                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    568425736                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    568425736                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1190602                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1190602                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    569616338                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    569616338                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    569616338                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    569616338                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006117                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006117                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003353                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003353                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003353                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003353                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93675.961767                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93675.961767                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66144.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66144.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93594.534670                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93594.534670                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93594.534670                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93594.534670                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
