<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="D:/The Second Semester/Digital Circuits and Logical Design Laboratory/Final Assignment/vivado/project_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="ae2eec764b4744b9aec062ea56b899d8"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS42_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/xup_74LS148_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/xup_74LS90_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS21_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/xup_74LS48_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS30_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_SPI_master_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS138_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/xup_nand4_1"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/xup_74LS164_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS32_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS74_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/xup_clk_div_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/xup_74LS151_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_VGA_1440x900_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS27_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_UART_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS11_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS20_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS10_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS04_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS02_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../BaiduNetdiskDownload/201803/74IP/XUP_74LS00_1.0"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../clock/clock.srcs/sources_1/bd/design_1/design_1.bd"/>
          <Attr Name="ImportTime" Val="1529739856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_decimal_counter_3_0/design_1_decimal_counter_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_decimal_counter_2_0/design_1_decimal_counter_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_decimal_counter_1_0/design_1_decimal_counter_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_decimal_counter_0_0/design_1_decimal_counter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_clk_div_0_0/design_1_clk_div_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_clk_div_1_0/design_1_clk_div_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_mux_8_to_1_3_0/design_1_mux_8_to_1_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_mux_8_to_1_2_0/design_1_mux_8_to_1_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_mux_8_to_1_1_0/design_1_mux_8_to_1_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_decode138_0_0/design_1_decode138_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_mux_8_to_1_0_0/design_1_mux_8_to_1_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_decimal_counter_4_0/design_1_decimal_counter_4_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_four_2_input_nand_gate_0_0/design_1_four_2_input_nand_gate_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_six_not_gate_0_0/design_1_six_not_gate_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_BCD2SEG7_0_0/design_1_BCD2SEG7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.hwdef"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1.hwh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.v"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../clock/clock.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
          <Attr Name="ImportTime" Val="1529739856"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/clock.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../clock/clock.srcs/constrs_1/new/clock.xdc"/>
          <Attr Name="ImportTime" Val="1529744316"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
