VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {I2CAndMemory}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {fast_1_98V_m40C}
  {PVT Mode} {min}
  {Tree Type} {best_case}
  {Process} {1.000}
  {Voltage} {1.980}
  {Temperature} {-40.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:14 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {November 26, 2025}
END_BANNER
PATH 1
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[16][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[16][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Removal} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.547}
    {} {Slack Time} {0.290}
  END_SLK_CLC
  SLK 0.290
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {0.256} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.073} {0.173} {0.547} {0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.290} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.294} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.470} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.206} {0.531} {0.186} {0.476} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[22][2]} {C}
  ENDPT {mem_inst/registers_reg[22][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Removal} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.257}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.547}
    {} {Slack Time} {0.290}
  END_SLK_CLC
  SLK 0.290
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {0.255} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.073} {0.173} {0.547} {0.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.290} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.294} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.470} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.006} {0.000} {0.206} {0.531} {0.186} {0.476} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.189}
    {+} {Removal} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.260}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.551}
    {} {Slack Time} {0.291}
  END_SLK_CLC
  SLK 0.291
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {0.254} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.006} {0.000} {0.074} {0.173} {0.551} {0.260} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.291} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.296} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.467} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.014} {0.000} {0.205} {0.523} {0.189} {0.480} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[16][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[16][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Removal} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.255}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.547}
    {} {Slack Time} {0.292}
  END_SLK_CLC
  SLK 0.292
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {0.254} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.073} {0.173} {0.547} {0.255} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.292} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.295} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.471} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.005} {0.000} {0.206} {0.531} {0.185} {0.476} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.547}
    {} {Slack Time} {0.293}
  END_SLK_CLC
  SLK 0.293
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {0.252} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.001} {0.000} {0.073} {0.173} {0.547} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.293} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.310} {0.003} {0.296} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.204} {} {0.178} {0.472} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.004} {0.000} {0.204} {0.532} {0.183} {0.476} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {-0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.253}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.547}
    {} {Slack Time} {0.294}
  END_SLK_CLC
  SLK 0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {0.252} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.001} {0.000} {0.073} {0.173} {0.547} {0.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.294} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.310} {0.003} {0.296} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.204} {} {0.178} {0.472} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.004} {0.000} {0.204} {0.532} {0.182} {0.476} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {i2c_inst/sda_out_reg297} {C}
  ENDPT {i2c_inst/sda_out_reg297} {SN} {DFRSQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.189}
    {+} {Removal} {0.300}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.569}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.480}
    {} {Slack Time} {0.911}
  END_SLK_CLC
  SLK 0.911
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.366} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {0.074} {0.173} {0.551} {-0.360} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {0.924} {0.000} {1.214} {} {1.475} {0.563} {} {35} {(61.46, 76.05) (62.58, 76.09)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} {0.006} {0.000} {1.215} {0.282} {1.480} {0.569} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.911} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.916} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {1.087} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.205} {0.523} {0.189} {1.100} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[7][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[7][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.265}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.287}
    {} {Slack Time} {1.022}
  END_SLK_CLC
  SLK 1.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.477} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.473} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.263} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {0.950} {0.444} {1.287} {0.265} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.022} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.197} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.009} {0.000} {0.200} {0.515} {0.183} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][4]} {C}
  ENDPT {mem_inst/registers_reg[27][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.286}
    {} {Slack Time} {1.022}
  END_SLK_CLC
  SLK 1.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.477} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.473} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.263} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.001} {0.000} {0.949} {0.444} {1.286} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.022} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.197} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.200} {0.515} {0.182} {1.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][5]} {C}
  ENDPT {mem_inst/registers_reg[13][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.265}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.287}
    {} {Slack Time} {1.022}
  END_SLK_CLC
  SLK 1.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.477} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.473} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.263} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {0.950} {0.444} {1.287} {0.265} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.022} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.197} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.009} {0.000} {0.200} {0.515} {0.184} {1.206} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][4]} {C}
  ENDPT {mem_inst/registers_reg[13][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.287}
    {} {Slack Time} {1.022}
  END_SLK_CLC
  SLK 1.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.477} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.473} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.263} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {0.949} {0.444} {1.287} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.022} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.197} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.182} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][2]} {C}
  ENDPT {mem_inst/registers_reg[14][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.287}
    {} {Slack Time} {1.023}
  END_SLK_CLC
  SLK 1.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.477} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.473} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.262} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {0.949} {0.444} {1.287} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.023} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.197} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.182} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[21][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[21][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.287}
    {} {Slack Time} {1.023}
  END_SLK_CLC
  SLK 1.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.477} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.473} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.262} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {0.950} {0.444} {1.287} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.023} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.197} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[7][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[7][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.263}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.286}
    {} {Slack Time} {1.023}
  END_SLK_CLC
  SLK 1.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.477} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.473} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.262} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.001} {0.000} {0.949} {0.444} {1.286} {0.263} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.023} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.198} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.200} {0.515} {0.182} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][6]} {C}
  ENDPT {mem_inst/registers_reg[14][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.287}
    {} {Slack Time} {1.023}
  END_SLK_CLC
  SLK 1.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.477} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.474} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.262} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {0.950} {0.444} {1.287} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.023} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.198} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.182} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][6]} {C}
  ENDPT {mem_inst/registers_reg[13][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.263}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.286}
    {} {Slack Time} {1.023}
  END_SLK_CLC
  SLK 1.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.477} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.474} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.262} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.001} {0.000} {0.949} {0.444} {1.286} {0.263} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.023} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.198} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.200} {0.515} {0.182} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.478} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.474} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.198} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.182} {1.206} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][1]} {C}
  ENDPT {mem_inst/registers_reg[14][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.265}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.478} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.474} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.265} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.198} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.265}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.478} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.474} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.265} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.198} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.265}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.478} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.474} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.265} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.265}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.289}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.478} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.474} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {0.950} {0.444} {1.289} {0.265} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][0]} {C}
  ENDPT {mem_inst/registers_reg[14][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.478} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.474} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.206} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.478} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.474} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.206} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][7]} {C}
  ENDPT {mem_inst/registers_reg[14][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.478} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][4]} {C}
  ENDPT {mem_inst/registers_reg[14][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.478} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][5]} {C}
  ENDPT {mem_inst/registers_reg[14][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.479} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.029} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[7][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[7][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.181}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.263}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.287}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.479} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {0.950} {0.444} {1.287} {0.263} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.029} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.200} {0.515} {0.181} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][7]} {C}
  ENDPT {mem_inst/registers_reg[13][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.263}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.479} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.263} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.029} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.200} {0.515} {0.182} {1.206} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[7][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[7][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.182}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.288}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.479} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {0.950} {0.444} {1.288} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.029} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.200} {0.515} {0.182} {1.206} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[6][5]} {C}
  ENDPT {mem_inst/registers_reg[6][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.265}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.289}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.479} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {0.950} {0.444} {1.289} {0.265} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.029} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[0][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[0][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.265}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.289}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.479} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {0.950} {0.444} {1.289} {0.265} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.029} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[6][1]} {C}
  ENDPT {mem_inst/registers_reg[6][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.264}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.289}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.479} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {0.950} {0.444} {1.289} {0.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.029} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.200} {0.515} {0.183} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][2]} {C}
  ENDPT {mem_inst/registers_reg[13][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.261}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.286}
    {} {Slack Time} {1.024}
  END_SLK_CLC
  SLK 1.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.479} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.261} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.001} {0.000} {0.949} {0.444} {1.286} {0.261} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.024} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {1.029} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.199} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.005} {0.000} {0.200} {0.515} {0.180} {1.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[21][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[21][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.262}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.286}
    {} {Slack Time} {1.025}
  END_SLK_CLC
  SLK 1.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.479} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.475} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.260} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.001} {0.000} {0.949} {0.444} {1.286} {0.262} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.025} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.310} {0.003} {1.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.196} {} {0.173} {1.198} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.196} {0.507} {0.180} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[21][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[21][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.262}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.287}
    {} {Slack Time} {1.025}
  END_SLK_CLC
  SLK 1.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.480} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.476} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.260} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {0.949} {0.444} {1.287} {0.262} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.025} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.310} {0.003} {1.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.196} {} {0.173} {1.199} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.196} {0.507} {0.180} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][6]} {C}
  ENDPT {mem_inst/registers_reg[27][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.179}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.260}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.286}
    {} {Slack Time} {1.026}
  END_SLK_CLC
  SLK 1.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.480} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.476} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.259} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.001} {0.000} {0.949} {0.444} {1.286} {0.260} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.026} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.030} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.200} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.004} {0.000} {0.200} {0.515} {0.179} {1.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][2]} {C}
  ENDPT {mem_inst/registers_reg[27][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.179}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.260}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.286}
    {} {Slack Time} {1.026}
  END_SLK_CLC
  SLK 1.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.480} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.476} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.259} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.001} {0.000} {0.949} {0.444} {1.286} {0.260} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.026} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.030} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.200} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.004} {0.000} {0.200} {0.515} {0.179} {1.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[5][5]} {C}
  ENDPT {mem_inst/registers_reg[5][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.181}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.263}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.289}
    {} {Slack Time} {1.026}
  END_SLK_CLC
  SLK 1.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.481} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.477} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.259} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {0.950} {0.444} {1.289} {0.263} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.026} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {1.031} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.171} {1.197} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.010} {0.000} {0.203} {0.514} {0.181} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][7]} {C}
  ENDPT {mem_inst/registers_reg[27][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.179}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.260}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.287}
    {} {Slack Time} {1.026}
  END_SLK_CLC
  SLK 1.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.481} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.477} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.259} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {0.949} {0.444} {1.287} {0.260} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.026} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.004} {1.031} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {1.201} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.004} {0.000} {0.200} {0.515} {0.179} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[5][1]} {C}
  ENDPT {mem_inst/registers_reg[5][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.262}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.289}
    {} {Slack Time} {1.027}
  END_SLK_CLC
  SLK 1.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.482} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.478} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.258} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {0.950} {0.444} {1.289} {0.262} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.027} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {1.032} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.170} {1.198} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.010} {0.000} {0.203} {0.514} {0.180} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[0][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[0][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.178}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.260}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.289}
    {} {Slack Time} {1.029}
  END_SLK_CLC
  SLK 1.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.483} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.479} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.256} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {0.950} {0.444} {1.289} {0.260} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.029} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {1.034} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.170} {1.199} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.008} {0.000} {0.203} {0.514} {0.178} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[0][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[0][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.177}
    {+} {Removal} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.259}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.289}
    {} {Slack Time} {1.030}
  END_SLK_CLC
  SLK 1.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.484} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.074} {0.173} {0.549} {-0.480} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.736} {0.000} {0.949} {} {1.285} {0.255} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {0.950} {0.444} {1.289} {0.259} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.030} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {1.035} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.171} {1.200} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.007} {0.000} {0.203} {0.514} {0.177} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[34][1]} {C}
  ENDPT {mem_inst/registers_reg[34][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Removal} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.269}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.302}
    {} {Slack Time} {1.033}
  END_SLK_CLC
  SLK 1.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.487} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {0.074} {0.173} {0.551} {-0.482} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.750} {0.000} {0.978} {} {1.301} {0.268} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.001} {0.000} {0.978} {0.457} {1.302} {0.269} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.033} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {1.037} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {1.208} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.523} {0.186} {1.218} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/Data_out_reg[6]} {C}
  ENDPT {mem_inst/Data_out_reg[6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Removal} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.269}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.303}
    {} {Slack Time} {1.034}
  END_SLK_CLC
  SLK 1.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.489} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {0.074} {0.173} {0.551} {-0.484} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.750} {0.000} {0.978} {} {1.301} {0.266} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.003} {0.000} {0.978} {0.457} {1.303} {0.269} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.034} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {1.039} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {1.205} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.204} {0.518} {0.185} {1.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[33][0]} {C}
  ENDPT {mem_inst/registers_reg[33][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Removal} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.269}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.303}
    {} {Slack Time} {1.034}
  END_SLK_CLC
  SLK 1.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.489} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {0.074} {0.173} {0.551} {-0.484} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.750} {0.000} {0.978} {} {1.301} {0.266} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.003} {0.000} {0.978} {0.457} {1.303} {0.269} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.034} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {1.039} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {1.205} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.204} {0.518} {0.185} {1.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/Data_out_reg[1]} {C}
  ENDPT {mem_inst/Data_out_reg[1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.184}
    {+} {Removal} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.302}
    {} {Slack Time} {1.035}
  END_SLK_CLC
  SLK 1.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.489} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {0.074} {0.173} {0.551} {-0.484} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.750} {0.000} {0.978} {} {1.301} {0.266} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.001} {0.000} {0.978} {0.457} {1.302} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.035} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {1.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {1.210} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.523} {0.184} {1.218} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[28][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[28][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.184}
    {+} {Removal} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.302}
    {} {Slack Time} {1.035}
  END_SLK_CLC
  SLK 1.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.489} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {0.074} {0.173} {0.551} {-0.484} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.750} {0.000} {0.978} {} {1.301} {0.266} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.001} {0.000} {0.978} {0.457} {1.302} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.035} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {1.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {1.210} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.523} {0.184} {1.218} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[36][5]} {C}
  ENDPT {mem_inst/registers_reg[36][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.184}
    {+} {Removal} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.302}
    {} {Slack Time} {1.035}
  END_SLK_CLC
  SLK 1.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.489} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {0.074} {0.173} {0.551} {-0.484} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.750} {0.000} {0.978} {} {1.301} {0.266} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.001} {0.000} {0.978} {0.457} {1.302} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.035} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {1.039} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {1.210} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.205} {0.523} {0.184} {1.218} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/Data_out_reg[0]} {C}
  ENDPT {mem_inst/Data_out_reg[0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.184}
    {+} {Removal} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.303}
    {} {Slack Time} {1.035}
  END_SLK_CLC
  SLK 1.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.490} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {0.074} {0.173} {0.551} {-0.485} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.750} {0.000} {0.978} {} {1.301} {0.266} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.002} {0.000} {0.978} {0.457} {1.303} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.035} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {1.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {1.211} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.523} {0.184} {1.219} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[34][7]} {C}
  ENDPT {mem_inst/registers_reg[34][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Removal} {0.004}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.270}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.305}
    {} {Slack Time} {1.035}
  END_SLK_CLC
  SLK 1.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.045}
    {=} {Beginpoint Arrival Time} {0.545}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.073} {0.173} {0.545} {-0.490} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {0.074} {0.173} {0.551} {-0.485} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.750} {0.000} {0.978} {} {1.301} {0.266} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.004} {0.000} {0.978} {0.457} {1.305} {0.270} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {1.035} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {1.040} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {1.211} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.205} {0.523} {0.186} {1.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_sync_reg[0]} {C}
  ENDPT {i2c_inst/scl_sync_reg[0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {SCL} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.566}
    {} {Slack Time} {0.292}
  END_SLK_CLC
  SLK 0.292
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.003}
    {=} {Beginpoint Arrival Time} {0.503}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SCL} {^} {} {} {SCL} {} {} {} {0.015} {0.005} {0.503} {0.211} {} {1} {(0.00, 49.00) } 
    NET {} {} {} {} {} {SCL} {} {0.000} {0.000} {0.015} {0.005} {0.503} {0.211} {} {} {} 
    INST {i2c_inst/FE_PHC12_SCL} {A} {^} {Q} {^} {} {BUHDX1} {0.063} {0.000} {0.032} {} {0.566} {0.274} {} {1} {(17.22, 43.79) (18.34, 43.74)} 
    NET {} {} {} {} {} {i2c_inst/FE_PHN12_SCL} {} {0.000} {0.000} {0.032} {0.004} {0.566} {0.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.292} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.296} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.467} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.205} {0.523} {0.186} {0.478} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][4]} {C}
  ENDPT {mem_inst/registers_reg[3][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.271}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.600}
    {} {Slack Time} {0.329}
  END_SLK_CLC
  SLK 0.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][4]} {^} {} {} {ADC_in[0][4]} {} {} {} {0.016} {0.010} {0.504} {0.175} {} {1} {(163.24, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][4]} {} {-0.002} {-0.002} {0.016} {0.010} {0.502} {0.173} {} {} {} 
    INST {mem_inst/g24602__1617} {E} {^} {Q} {^} {} {AO222HDX0} {0.098} {0.000} {0.043} {} {0.600} {0.271} {} {1} {(171.08, 57.40) (166.84, 57.01)} 
    NET {} {} {} {} {} {mem_inst/n_950} {} {0.000} {0.000} {0.043} {0.002} {0.600} {0.271} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.329} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.333} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.499} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.013} {0.000} {0.205} {0.518} {0.183} {0.512} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][0]} {C}
  ENDPT {mem_inst/registers_reg[3][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.273}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.604}
    {} {Slack Time} {0.330}
  END_SLK_CLC
  SLK 0.330
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][0]} {^} {} {} {ADC_in[0][0]} {} {} {} {0.018} {0.014} {0.505} {0.175} {} {1} {(159.32, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][0]} {} {0.000} {0.000} {0.018} {0.014} {0.505} {0.175} {} {} {} 
    INST {mem_inst/g24595__5107} {E} {^} {Q} {^} {} {AO222HDX0} {0.098} {0.000} {0.043} {} {0.604} {0.273} {} {1} {(161.00, 80.36) (156.76, 80.75)} 
    NET {} {} {} {} {} {mem_inst/n_957} {} {0.000} {0.000} {0.043} {0.002} {0.604} {0.273} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.330} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.335} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.501} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.204} {0.518} {0.185} {0.515} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][6]} {C}
  ENDPT {mem_inst/registers_reg[4][6]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.271}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.602}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][6]} {^} {} {} {ADC_in[1][6]} {} {} {} {0.016} {0.009} {0.504} {0.173} {} {1} {(175.56, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][6]} {} {0.000} {0.000} {0.016} {0.009} {0.504} {0.173} {} {} {} 
    INST {mem_inst/g24406__5115} {E} {^} {Q} {^} {} {AO222HDX0} {0.098} {0.000} {0.043} {} {0.602} {0.271} {} {1} {(176.12, 62.44) (171.88, 62.83)} 
    NET {} {} {} {} {} {mem_inst/n_998} {} {0.000} {0.000} {0.043} {0.002} {0.602} {0.271} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.331} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.335} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.501} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.013} {0.000} {0.205} {0.518} {0.183} {0.514} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][5]} {C}
  ENDPT {mem_inst/registers_reg[4][5]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.271}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.607}
    {} {Slack Time} {0.336}
  END_SLK_CLC
  SLK 0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][5]} {^} {} {} {ADC_in[1][5]} {} {} {} {0.018} {0.015} {0.505} {0.170} {} {1} {(175.00, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][5]} {} {-0.003} {-0.003} {0.018} {0.015} {0.502} {0.166} {} {} {} 
    INST {mem_inst/g24405__1881} {E} {^} {Q} {^} {} {AO222HDX0} {0.105} {0.000} {0.051} {} {0.607} {0.271} {} {1} {(171.64, 93.24) (167.40, 92.85)} 
    NET {} {} {} {} {} {mem_inst/n_999} {} {0.000} {0.000} {0.051} {0.003} {0.607} {0.271} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.336} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.340} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.506} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.013} {0.000} {0.205} {0.518} {0.183} {0.519} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][1]} {C}
  ENDPT {mem_inst/registers_reg[3][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.271}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.607}
    {} {Slack Time} {0.336}
  END_SLK_CLC
  SLK 0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][1]} {^} {} {} {ADC_in[0][1]} {} {} {} {0.017} {0.012} {0.505} {0.169} {} {1} {(165.48, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][1]} {} {-0.002} {-0.003} {0.017} {0.012} {0.502} {0.166} {} {} {} 
    INST {mem_inst/g24596__6260} {E} {^} {Q} {^} {} {AO222HDX0} {0.105} {0.000} {0.051} {} {0.607} {0.271} {} {1} {(166.04, 75.32) (161.80, 74.93)} 
    NET {} {} {} {} {} {mem_inst/n_956} {} {0.000} {0.000} {0.051} {0.003} {0.607} {0.271} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.336} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.341} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.506} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.012} {0.000} {0.205} {0.518} {0.183} {0.519} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][7]} {C}
  ENDPT {mem_inst/registers_reg[4][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.271}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.607}
    {} {Slack Time} {0.336}
  END_SLK_CLC
  SLK 0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][7]} {^} {} {} {ADC_in[1][7]} {} {} {} {0.018} {0.014} {0.505} {0.169} {} {1} {(164.92, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][7]} {} {-0.002} {-0.002} {0.018} {0.014} {0.503} {0.167} {} {} {} 
    INST {mem_inst/g24407__7482} {E} {^} {Q} {^} {} {AO222HDX0} {0.104} {0.000} {0.050} {} {0.607} {0.271} {} {1} {(162.68, 84.28) (166.92, 83.89)} 
    NET {} {} {} {} {} {mem_inst/n_997} {} {0.000} {0.000} {0.050} {0.003} {0.607} {0.271} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.336} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.341} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.507} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.012} {0.000} {0.205} {0.518} {0.183} {0.519} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][7]} {C}
  ENDPT {mem_inst/registers_reg[5][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.184}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.609}
    {} {Slack Time} {0.337}
  END_SLK_CLC
  SLK 0.337
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][7]} {^} {} {} {ADC_in[2][7]} {} {} {} {0.017} {0.012} {0.505} {0.168} {} {1} {(204.68, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][7]} {} {-0.002} {-0.002} {0.017} {0.012} {0.502} {0.166} {} {} {} 
    INST {mem_inst/g24415__7410} {E} {^} {Q} {^} {} {AO222HDX0} {0.107} {0.000} {0.053} {} {0.609} {0.272} {} {1} {(204.68, 80.36) (200.44, 80.75)} 
    NET {} {} {} {} {} {mem_inst/n_989} {} {0.000} {0.000} {0.053} {0.004} {0.609} {0.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.337} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.341} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.170} {0.507} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.013} {0.000} {0.203} {0.514} {0.184} {0.521} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][3]} {C}
  ENDPT {mem_inst/registers_reg[4][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.610}
    {} {Slack Time} {0.337}
  END_SLK_CLC
  SLK 0.337
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][3]} {^} {} {} {ADC_in[1][3]} {} {} {} {0.016} {0.010} {0.504} {0.167} {} {1} {(152.60, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][3]} {} {-0.002} {-0.002} {0.016} {0.010} {0.502} {0.165} {} {} {} 
    INST {mem_inst/g24403__7098} {E} {^} {Q} {^} {} {AO222HDX0} {0.108} {0.000} {0.055} {} {0.610} {0.274} {} {1} {(152.60, 62.44) (148.36, 62.83)} 
    NET {} {} {} {} {} {mem_inst/n_1001} {} {0.000} {0.000} {0.055} {0.004} {0.610} {0.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.337} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.341} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.507} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.204} {0.518} {0.185} {0.522} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][5]} {C}
  ENDPT {mem_inst/registers_reg[5][5]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.181}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.269}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.607}
    {} {Slack Time} {0.338}
  END_SLK_CLC
  SLK 0.338
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][5]} {^} {} {} {ADC_in[2][5]} {} {} {} {0.018} {0.015} {0.506} {0.168} {} {2} {(205.80, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][5]} {} {-0.002} {-0.002} {0.018} {0.015} {0.504} {0.166} {} {} {} 
    INST {mem_inst/g24413__2346} {E} {^} {Q} {^} {} {AO222HDX0} {0.103} {0.000} {0.049} {} {0.607} {0.269} {} {1} {(203.00, 89.32) (198.76, 89.71)} 
    NET {} {} {} {} {} {mem_inst/n_991} {} {0.000} {0.000} {0.049} {0.003} {0.607} {0.269} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.338} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.343} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.171} {0.508} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.010} {0.000} {0.203} {0.514} {0.181} {0.519} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][2]} {C}
  ENDPT {mem_inst/registers_reg[5][2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.607}
    {} {Slack Time} {0.339}
  END_SLK_CLC
  SLK 0.339
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][2]} {^} {} {} {ADC_in[2][2]} {} {} {} {0.016} {0.011} {0.504} {0.165} {} {1} {(205.80, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][2]} {} {-0.002} {-0.002} {0.016} {0.011} {0.502} {0.163} {} {} {} 
    INST {mem_inst/g24410__9315} {E} {^} {Q} {^} {} {AO222HDX0} {0.105} {0.000} {0.051} {} {0.607} {0.268} {} {1} {(202.44, 66.36) (198.20, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_994} {} {0.000} {0.000} {0.051} {0.003} {0.607} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.339} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.344} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.170} {0.510} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.009} {0.000} {0.203} {0.514} {0.180} {0.519} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][0]} {C}
  ENDPT {mem_inst/registers_reg[4][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.273}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.613}
    {} {Slack Time} {0.340}
  END_SLK_CLC
  SLK 0.340
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][0]} {^} {} {} {ADC_in[1][0]} {} {} {} {0.018} {0.014} {0.505} {0.165} {} {1} {(157.08, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][0]} {} {-0.002} {-0.002} {0.018} {0.014} {0.504} {0.164} {} {} {} 
    INST {mem_inst/g24400__1705} {E} {^} {Q} {^} {} {AO222HDX0} {0.109} {0.000} {0.056} {} {0.613} {0.273} {} {1} {(157.64, 84.28) (153.40, 83.89)} 
    NET {} {} {} {} {} {mem_inst/n_1004} {} {0.000} {0.000} {0.056} {0.004} {0.613} {0.273} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.340} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.345} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.510} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.014} {0.000} {0.204} {0.518} {0.185} {0.525} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][1]} {C}
  ENDPT {mem_inst/registers_reg[4][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.612}
    {} {Slack Time} {0.340}
  END_SLK_CLC
  SLK 0.340
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][1]} {^} {} {} {ADC_in[1][1]} {} {} {} {0.018} {0.015} {0.506} {0.166} {} {1} {(164.36, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][1]} {} {-0.002} {-0.002} {0.018} {0.015} {0.503} {0.163} {} {} {} 
    INST {mem_inst/g24402__8246} {E} {^} {Q} {^} {} {AO222HDX0} {0.109} {0.000} {0.055} {} {0.612} {0.272} {} {1} {(162.68, 93.24) (158.44, 92.85)} 
    NET {} {} {} {} {} {mem_inst/n_1002} {} {0.000} {0.000} {0.055} {0.004} {0.612} {0.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.340} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.345} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.510} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.013} {0.000} {0.205} {0.518} {0.183} {0.523} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][2]} {C}
  ENDPT {mem_inst/registers_reg[4][2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.271}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.612}
    {} {Slack Time} {0.341}
  END_SLK_CLC
  SLK 0.341
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][2]} {^} {} {} {ADC_in[1][2]} {} {} {} {0.017} {0.013} {0.505} {0.164} {} {1} {(174.44, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][2]} {} {0.000} {0.000} {0.017} {0.013} {0.505} {0.164} {} {} {} 
    INST {mem_inst/g24401__5122} {E} {^} {Q} {^} {} {AO222HDX0} {0.107} {0.000} {0.053} {} {0.612} {0.271} {} {1} {(173.88, 66.36) (169.64, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_1003} {} {0.000} {0.000} {0.053} {0.004} {0.612} {0.271} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.341} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.346} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.511} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.013} {0.000} {0.205} {0.518} {0.183} {0.524} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][7]} {C}
  ENDPT {mem_inst/registers_reg[3][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.179}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.609}
    {} {Slack Time} {0.341}
  END_SLK_CLC
  SLK 0.341
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][7]} {^} {} {} {ADC_in[0][7]} {} {} {} {0.018} {0.015} {0.506} {0.164} {} {2} {(179.48, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][7]} {} {0.000} {0.000} {0.018} {0.015} {0.506} {0.164} {} {} {} 
    INST {mem_inst/g24601__3680} {E} {^} {Q} {^} {} {AO222HDX0} {0.104} {0.000} {0.049} {} {0.609} {0.268} {} {1} {(180.04, 75.32) (175.80, 74.93)} 
    NET {} {} {} {} {} {mem_inst/n_951} {} {0.000} {0.000} {0.049} {0.003} {0.609} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.341} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.346} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.170} {0.512} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.009} {0.000} {0.203} {0.514} {0.179} {0.521} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][2]} {C}
  ENDPT {mem_inst/registers_reg[3][2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.613}
    {} {Slack Time} {0.342}
  END_SLK_CLC
  SLK 0.342
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][2]} {^} {} {} {ADC_in[0][2]} {} {} {} {0.016} {0.009} {0.504} {0.162} {} {1} {(173.32, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][2]} {} {-0.003} {-0.003} {0.016} {0.009} {0.501} {0.159} {} {} {} 
    INST {mem_inst/g24597__4319} {E} {^} {Q} {^} {} {AO222HDX0} {0.112} {0.000} {0.060} {} {0.613} {0.272} {} {1} {(175.56, 53.48) (179.80, 53.87)} 
    NET {} {} {} {} {} {mem_inst/n_955} {} {0.000} {0.000} {0.060} {0.004} {0.613} {0.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.342} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.346} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.512} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.013} {0.000} {0.205} {0.518} {0.183} {0.525} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][5]} {C}
  ENDPT {mem_inst/registers_reg[3][5]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.613}
    {} {Slack Time} {0.342}
  END_SLK_CLC
  SLK 0.342
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][5]} {^} {} {} {ADC_in[0][5]} {} {} {} {0.016} {0.008} {0.504} {0.162} {} {1} {(173.32, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][5]} {} {0.000} {0.000} {0.016} {0.008} {0.504} {0.162} {} {} {} 
    INST {mem_inst/g24599__5526} {E} {^} {Q} {^} {} {AO222HDX0} {0.110} {0.000} {0.057} {} {0.613} {0.272} {} {1} {(171.64, 53.48) (167.40, 53.87)} 
    NET {} {} {} {} {} {mem_inst/n_953} {} {0.000} {0.000} {0.057} {0.004} {0.613} {0.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.342} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.346} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.512} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.013} {0.000} {0.205} {0.518} {0.183} {0.525} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][1]} {C}
  ENDPT {mem_inst/registers_reg[5][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.269}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.612}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][1]} {^} {} {} {ADC_in[2][1]} {} {} {} {0.018} {0.014} {0.505} {0.162} {} {1} {(193.48, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][1]} {} {0.000} {0.000} {0.018} {0.014} {0.505} {0.162} {} {} {} 
    INST {mem_inst/g24409__6161} {E} {^} {Q} {^} {} {AO222HDX0} {0.106} {0.000} {0.052} {} {0.612} {0.269} {} {1} {(194.04, 89.32) (189.80, 89.71)} 
    NET {} {} {} {} {} {mem_inst/n_995} {} {0.000} {0.000} {0.052} {0.004} {0.612} {0.269} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.343} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.348} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.171} {0.514} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.010} {0.000} {0.203} {0.514} {0.180} {0.523} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][0]} {C}
  ENDPT {mem_inst/registers_reg[5][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.179}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.612}
    {} {Slack Time} {0.344}
  END_SLK_CLC
  SLK 0.344
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][0]} {^} {} {} {ADC_in[2][0]} {} {} {} {0.017} {0.012} {0.505} {0.161} {} {1} {(193.48, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][0]} {} {0.000} {0.000} {0.017} {0.012} {0.505} {0.161} {} {} {} 
    INST {mem_inst/g24408__4733} {E} {^} {Q} {^} {} {AO222HDX0} {0.107} {0.000} {0.053} {} {0.612} {0.268} {} {1} {(194.60, 84.28) (190.36, 83.89)} 
    NET {} {} {} {} {} {mem_inst/n_996} {} {0.000} {0.000} {0.053} {0.004} {0.612} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.344} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.349} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.170} {0.515} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.009} {0.000} {0.203} {0.514} {0.179} {0.524} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][3]} {C}
  ENDPT {mem_inst/registers_reg[3][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {0.346}
  END_SLK_CLC
  SLK 0.346
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][3]} {^} {} {} {ADC_in[0][3]} {} {} {} {0.017} {0.012} {0.505} {0.159} {} {1} {(154.84, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][3]} {} {0.000} {0.000} {0.017} {0.012} {0.505} {0.159} {} {} {} 
    INST {mem_inst/g24598__8428} {E} {^} {Q} {^} {} {AO222HDX0} {0.115} {0.000} {0.063} {} {0.620} {0.274} {} {1} {(158.20, 62.44) (153.96, 62.83)} 
    NET {} {} {} {} {} {mem_inst/n_954} {} {0.000} {0.000} {0.063} {0.005} {0.620} {0.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.346} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.350} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.516} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.204} {0.518} {0.185} {0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][6]} {C}
  ENDPT {mem_inst/registers_reg[3][6]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.615}
    {} {Slack Time} {0.346}
  END_SLK_CLC
  SLK 0.346
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][6]} {^} {} {} {ADC_in[0][6]} {} {} {} {0.016} {0.009} {0.504} {0.158} {} {1} {(177.24, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][6]} {} {0.000} {0.000} {0.016} {0.009} {0.504} {0.158} {} {} {} 
    INST {mem_inst/g24600__6783} {E} {^} {Q} {^} {} {AO222HDX0} {0.111} {0.000} {0.058} {} {0.615} {0.268} {} {1} {(175.56, 57.40) (179.80, 57.01)} 
    NET {} {} {} {} {} {mem_inst/n_952} {} {0.000} {0.000} {0.058} {0.004} {0.615} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.346} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.351} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.171} {0.517} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.009} {0.000} {0.203} {0.514} {0.180} {0.526} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][6]} {C}
  ENDPT {mem_inst/registers_reg[5][6]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.619}
    {} {Slack Time} {0.347}
  END_SLK_CLC
  SLK 0.347
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][6]} {^} {} {} {ADC_in[2][6]} {} {} {} {0.017} {0.011} {0.504} {0.157} {} {1} {(206.92, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][6]} {} {0.000} {0.000} {0.017} {0.011} {0.505} {0.157} {} {} {} 
    INST {mem_inst/g24414__1666} {E} {^} {Q} {^} {} {AO222HDX0} {0.115} {0.000} {0.062} {} {0.619} {0.272} {} {1} {(206.92, 66.36) (211.16, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_990} {} {0.000} {0.000} {0.062} {0.005} {0.619} {0.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.347} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.352} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.171} {0.518} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.013} {0.000} {0.203} {0.514} {0.183} {0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][4]} {C}
  ENDPT {mem_inst/registers_reg[5][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][4]} {^} {} {} {ADC_in[2][4]} {} {} {} {0.017} {0.012} {0.505} {0.157} {} {1} {(209.72, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][4]} {} {-0.002} {-0.002} {0.017} {0.012} {0.503} {0.155} {} {} {} 
    INST {mem_inst/g24412__2883} {E} {^} {Q} {^} {} {AO222HDX0} {0.117} {0.000} {0.065} {} {0.620} {0.272} {} {1} {(206.92, 75.32) (211.16, 74.93)} 
    NET {} {} {} {} {} {mem_inst/n_992} {} {0.000} {0.000} {0.065} {0.005} {0.620} {0.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.348} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.352} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.171} {0.518} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.013} {0.000} {0.203} {0.514} {0.183} {0.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][3]} {C}
  ENDPT {mem_inst/registers_reg[5][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.269}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.617}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][3]} {^} {} {} {ADC_in[2][3]} {} {} {} {0.017} {0.011} {0.504} {0.157} {} {1} {(197.40, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][3]} {} {0.000} {0.000} {0.017} {0.011} {0.505} {0.157} {} {} {} 
    INST {mem_inst/g24411__9945} {E} {^} {Q} {^} {} {AO222HDX0} {0.112} {0.000} {0.059} {} {0.617} {0.269} {} {1} {(195.72, 71.40) (191.48, 71.79)} 
    NET {} {} {} {} {} {mem_inst/n_993} {} {0.000} {0.000} {0.059} {0.004} {0.617} {0.269} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.348} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.353} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.202} {} {0.171} {0.518} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.010} {0.000} {0.203} {0.514} {0.180} {0.528} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][4]} {C}
  ENDPT {mem_inst/registers_reg[4][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.627}
    {} {Slack Time} {0.354}
  END_SLK_CLC
  SLK 0.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.004}
    {=} {Beginpoint Arrival Time} {0.504}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][4]} {^} {} {} {ADC_in[1][4]} {} {} {} {0.016} {0.010} {0.504} {0.150} {} {1} {(159.88, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][4]} {} {-0.002} {-0.002} {0.016} {0.010} {0.502} {0.148} {} {} {} 
    INST {mem_inst/g24404__6131} {E} {^} {Q} {^} {} {AO222HDX0} {0.125} {0.000} {0.075} {} {0.627} {0.274} {} {1} {(160.44, 66.36) (156.20, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_1000} {} {0.000} {0.000} {0.075} {0.006} {0.627} {0.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.354} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.358} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.524} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.204} {0.518} {0.185} {0.539} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/sda_sync_reg[0]} {C}
  ENDPT {i2c_inst/sda_sync_reg[0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {SDA} {} {v} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.179}
    {+} {Hold} {-0.036}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.222}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.659}
    {} {Slack Time} {0.437}
  END_SLK_CLC
  SLK 0.437
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.018}
    {=} {Beginpoint Arrival Time} {0.518}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SDA} {v} {} {} {SDA} {} {} {} {0.028} {0.058} {0.518} {0.082} {} {2} {} 
    NET {} {} {} {} {} {SDA} {} {0.000} {0.000} {0.028} {0.058} {0.519} {0.082} {} {} {} 
    INST {i2c_inst/g3673__1666} {AN} {v} {Q} {v} {} {NO2I1HDX1} {0.140} {-0.001} {0.064} {} {0.659} {0.222} {} {3} {(17.22, 70.70) (18.90, 70.57)} 
    NET {} {} {} {} {} {i2c_inst/n_93} {} {0.000} {0.000} {0.064} {0.021} {0.659} {0.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.437} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.441} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.612} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.003} {0.000} {0.204} {0.523} {0.179} {0.615} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_sync_reg[1]} {C}
  ENDPT {i2c_inst/scl_sync_reg[1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {i2c_inst/scl_sync_reg[0]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.754}
    {} {Slack Time} {0.479}
  END_SLK_CLC
  SLK 0.479
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.134} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.130} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.150} {} {0.485} {0.005} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.151} {0.402} {0.492} {0.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/scl_sync_reg[0]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.261} {0.000} {0.039} {} {0.754} {0.274} {} {1} {(22.68, 52.92) (28.28, 54.60)} 
    NET {} {} {} {} {} {i2c_inst/scl_sync[0]} {} {0.000} {0.000} {0.039} {0.003} {0.754} {0.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.479} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.484} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.655} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.205} {0.523} {0.186} {0.665} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/sda_sync_reg[1]} {C}
  ENDPT {i2c_inst/sda_sync_reg[1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {i2c_inst/sda_sync_reg[0]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.179}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.267}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.748}
    {} {Slack Time} {0.481}
  END_SLK_CLC
  SLK 0.481
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.135} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.132} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.150} {} {0.485} {0.004} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.002} {0.000} {0.150} {0.402} {0.487} {0.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/sda_sync_reg[0]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.261} {0.000} {0.038} {} {0.748} {0.267} {} {1} {(25.48, 151.48) (31.08, 153.16)} 
    NET {} {} {} {} {} {i2c_inst/sda_sync[0]} {} {0.000} {0.000} {0.038} {0.003} {0.748} {0.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.481} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.485} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.656} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.003} {0.000} {0.204} {0.523} {0.179} {0.659} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_sync_reg[2]} {C}
  ENDPT {i2c_inst/scl_sync_reg[2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {i2c_inst/scl_sync_reg[1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.275}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.790}
    {} {Slack Time} {0.515}
  END_SLK_CLC
  SLK 0.515
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.170} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.166} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.150} {} {0.485} {-0.030} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.151} {0.402} {0.492} {-0.023} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/scl_sync_reg[1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.297} {0.000} {0.079} {} {0.790} {0.275} {} {3} {(22.68, 57.96) (17.08, 56.28)} 
    NET {} {} {} {} {} {i2c_inst/scl_sync[1]} {} {0.000} {0.000} {0.079} {0.013} {0.790} {0.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.515} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.519} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.690} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.205} {0.523} {0.186} {0.701} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/sda_sync_reg[2]} {C}
  ENDPT {i2c_inst/sda_sync_reg[2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {i2c_inst/sda_sync_reg[1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.275}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.798}
    {} {Slack Time} {0.523}
  END_SLK_CLC
  SLK 0.523
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.178} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.174} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.150} {} {0.485} {-0.038} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.002} {0.000} {0.150} {0.402} {0.487} {-0.036} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/sda_sync_reg[1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.311} {-0.002} {0.096} {} {0.798} {0.275} {} {3} {(24.36, 147.56) (18.76, 145.88)} 
    NET {} {} {} {} {} {i2c_inst/sda_sync[1]} {} {0.000} {0.000} {0.096} {0.017} {0.798} {0.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.523} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.527} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.698} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.523} {0.186} {0.709} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/stop_cond_reg} {C}
  ENDPT {i2c_inst/stop_cond_reg} {D} {DFRRHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {i2c_inst/sda_sync_reg[2]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Hold} {-0.031}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.813}
    {} {Slack Time} {0.579}
  END_SLK_CLC
  SLK 0.579
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.234} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.231} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.150} {} {0.485} {-0.095} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.151} {0.402} {0.492} {-0.087} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/sda_sync_reg[2]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.282} {0.000} {0.062} {} {0.775} {0.195} {} {2} {(22.68, 88.76) (28.28, 90.44)} 
    NET {} {} {} {} {} {i2c_inst/sda_sync[2]} {} {0.000} {0.000} {0.062} {0.009} {0.775} {0.195} {} {} {} 
    INST {i2c_inst/g3596__3680} {C} {^} {Q} {v} {} {NO3I2HDX1} {0.039} {0.000} {0.030} {} {0.813} {0.234} {} {1} {(21.00, 93.24) (19.74, 94.02)} 
    NET {} {} {} {} {} {i2c_inst/n_168} {} {0.000} {0.000} {0.030} {0.004} {0.813} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.579} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.584} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.755} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.523} {0.185} {0.765} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_falling_reg} {C}
  ENDPT {i2c_inst/scl_falling_reg} {D} {DFRRHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {i2c_inst/scl_sync_reg[1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {-0.031}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.832}
    {} {Slack Time} {0.598}
  END_SLK_CLC
  SLK 0.598
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.252} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.249} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.150} {} {0.485} {-0.113} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.151} {0.402} {0.492} {-0.105} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/scl_sync_reg[1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.297} {0.000} {0.079} {} {0.790} {0.192} {} {3} {(22.68, 57.96) (17.08, 56.28)} 
    NET {} {} {} {} {} {i2c_inst/scl_sync[1]} {} {0.000} {0.000} {0.079} {0.013} {0.790} {0.192} {} {} {} 
    INST {i2c_inst/g3741__1666} {B} {^} {Q} {v} {} {NO2I1HDX1} {0.043} {0.000} {0.030} {} {0.832} {0.234} {} {1} {(26.04, 75.32) (24.78, 76.15)} 
    NET {} {} {} {} {} {i2c_inst/n_28} {} {0.000} {0.000} {0.030} {0.004} {0.832} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.598} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.602} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.773} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.523} {0.186} {0.784} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/start_cond_reg} {C}
  ENDPT {i2c_inst/start_cond_reg} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {i2c_inst/sda_sync_reg[1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {-0.030}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.235}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.844}
    {} {Slack Time} {0.609}
  END_SLK_CLC
  SLK 0.609
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.263} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.260} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.150} {} {0.485} {-0.124} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.002} {0.000} {0.150} {0.402} {0.487} {-0.122} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/sda_sync_reg[1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.311} {-0.002} {0.096} {} {0.798} {0.189} {} {3} {(24.36, 147.56) (18.76, 145.88)} 
    NET {} {} {} {} {} {i2c_inst/sda_sync[1]} {} {0.000} {0.000} {0.096} {0.017} {0.798} {0.189} {} {} {} 
    INST {i2c_inst/g3730__4733} {C} {^} {Q} {v} {} {NO3I2HDX1} {0.046} {0.000} {0.031} {} {0.844} {0.235} {} {1} {(24.92, 93.24) (23.66, 94.02)} 
    NET {} {} {} {} {} {i2c_inst/n_37} {} {0.000} {0.000} {0.031} {0.004} {0.844} {0.235} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.609} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.613} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.784} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.523} {0.186} {0.794} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[9][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[9][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[15][4]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.275}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.890}
    {} {Slack Time} {0.615}
  END_SLK_CLC
  SLK 0.615
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.270} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.002} {0.000} {0.005} {0.236} {0.347} {-0.268} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.140} {0.000} {0.151} {} {0.487} {-0.128} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.005} {0.000} {0.152} {0.407} {0.493} {-0.122} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[15][4]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.287} {0.000} {0.067} {} {0.780} {0.165} {} {3} {(106.12, 187.32) (100.52, 189.00)} 
    NET {} {} {} {} {} {mem_inst/registers[15][4]} {} {0.000} {0.000} {0.067} {0.010} {0.780} {0.165} {} {} {} 
    INST {mem_inst/g25840} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.110} {0.000} {0.042} {} {0.890} {0.275} {} {1} {(99.71, 183.57) (98.70, 184.10)} 
    NET {} {} {} {} {} {mem_inst/n_143} {} {0.000} {0.000} {0.042} {0.002} {0.890} {0.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.615} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.619} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.795} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.206} {0.531} {0.186} {0.801} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_rising_reg} {C}
  ENDPT {i2c_inst/scl_rising_reg} {D} {DFRRHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {i2c_inst/scl_sync_reg[2]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {-0.031}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.852}
    {} {Slack Time} {0.617}
  END_SLK_CLC
  SLK 0.617
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.272} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.268} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.150} {} {0.485} {-0.133} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.151} {0.402} {0.492} {-0.125} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/scl_sync_reg[2]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.314} {0.000} {0.098} {} {0.806} {0.189} {} {4} {(24.36, 61.88) (29.96, 63.56)} 
    NET {} {} {} {} {} {i2c_inst/scl_sync[2]} {} {0.000} {0.000} {0.098} {0.018} {0.806} {0.189} {} {} {} 
    INST {i2c_inst/g3731__6161} {B} {^} {Q} {v} {} {NO2I1HDX1} {0.046} {0.000} {0.030} {} {0.852} {0.234} {} {1} {(22.12, 75.32) (20.86, 76.15)} 
    NET {} {} {} {} {} {i2c_inst/n_36} {} {0.000} {0.000} {0.030} {0.004} {0.852} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.617} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.621} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.204} {} {0.175} {0.792} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.523} {0.186} {0.803} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[8][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[14][3]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.273}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.894}
    {} {Slack Time} {0.621}
  END_SLK_CLC
  SLK 0.621
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.276} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.272} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.135} {0.000} {0.146} {} {0.483} {-0.137} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.005} {0.000} {0.147} {0.391} {0.489} {-0.132} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[14][3]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.294} {0.000} {0.076} {} {0.783} {0.162} {} {3} {(253.40, 133.56) (259.00, 135.24)} 
    NET {} {} {} {} {} {mem_inst/registers[14][3]} {} {0.000} {0.000} {0.076} {0.012} {0.783} {0.162} {} {} {} 
    INST {mem_inst/g25681__5115} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.111} {0.000} {0.042} {} {0.894} {0.273} {} {1} {(259.81, 129.81) (260.82, 130.34)} 
    NET {} {} {} {} {} {mem_inst/n_274} {} {0.000} {0.000} {0.042} {0.002} {0.894} {0.273} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.621} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.310} {0.005} {0.625} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.170} {0.000} {0.199} {} {0.175} {0.796} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.200} {0.515} {0.185} {0.806} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[2][7]} {C}
  ENDPT {mem_inst/registers_reg[2][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[2][7]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.181}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.270}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.892}
    {} {Slack Time} {0.622}
  END_SLK_CLC
  SLK 0.622
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.276} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.273} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.132} {0.000} {0.151} {} {0.481} {-0.140} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.152} {0.397} {0.489} {-0.132} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[2][7]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.285} {0.000} {0.065} {} {0.775} {0.153} {} {2} {(174.44, 111.72) (180.04, 110.04)} 
    NET {} {} {} {} {} {mem_inst/registers[2][7]} {} {0.000} {0.000} {0.065} {0.010} {0.775} {0.153} {} {} {} 
    INST {mem_inst/g25011__1705} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.117} {0.000} {0.051} {} {0.892} {0.270} {} {1} {(173.07, 106.51) (172.06, 105.98)} 
    NET {} {} {} {} {} {mem_inst/n_668} {} {0.000} {0.000} {0.051} {0.003} {0.892} {0.270} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.622} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.626} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.792} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.011} {0.000} {0.205} {0.518} {0.181} {0.803} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[28][0]} {C}
  ENDPT {mem_inst/registers_reg[28][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[28][0]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.891}
    {} {Slack Time} {0.623}
  END_SLK_CLC
  SLK 0.623
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.277} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.002} {0.000} {0.005} {0.236} {0.348} {-0.275} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.144} {} {0.483} {-0.140} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.144} {0.389} {0.488} {-0.135} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[28][0]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.292} {0.000} {0.074} {} {0.780} {0.157} {} {3} {(253.40, 210.28) (259.00, 208.60)} 
    NET {} {} {} {} {} {mem_inst/registers[28][0]} {} {0.000} {0.000} {0.074} {0.012} {0.780} {0.157} {} {} {} 
    INST {mem_inst/g24988__1881} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.111} {0.000} {0.042} {} {0.891} {0.268} {} {1} {(245.25, 210.45) (246.26, 210.98)} 
    NET {} {} {} {} {} {mem_inst/n_691} {} {0.000} {0.000} {0.042} {0.002} {0.891} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.623} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.310} {0.003} {0.626} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.196} {} {0.174} {0.796} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.196} {0.507} {0.180} {0.803} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[23][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[29][3]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.891}
    {} {Slack Time} {0.624}
  END_SLK_CLC
  SLK 0.624
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.278} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.002} {0.000} {0.005} {0.236} {0.348} {-0.276} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.144} {} {0.483} {-0.140} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.144} {0.389} {0.488} {-0.136} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[29][3]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.287} {0.000} {0.069} {} {0.775} {0.151} {} {3} {(263.48, 223.16) (257.88, 224.84)} 
    NET {} {} {} {} {} {mem_inst/registers[29][3]} {} {0.000} {0.000} {0.069} {0.010} {0.775} {0.151} {} {} {} 
    INST {mem_inst/g25851} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.117} {0.000} {0.050} {} {0.891} {0.268} {} {1} {(253.15, 237.33) (252.14, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_132} {} {0.000} {0.000} {0.050} {0.003} {0.891} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.624} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.310} {0.003} {0.627} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.196} {} {0.174} {0.797} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.196} {0.507} {0.180} {0.803} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[13][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[13][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[19][7]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.271}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.895}
    {} {Slack Time} {0.624}
  END_SLK_CLC
  SLK 0.624
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.278} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.002} {0.000} {0.005} {0.236} {0.347} {-0.276} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.140} {0.000} {0.151} {} {0.487} {-0.136} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.003} {0.000} {0.152} {0.407} {0.490} {-0.133} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[19][7]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.289} {0.000} {0.069} {} {0.779} {0.156} {} {3} {(166.60, 223.16) (161.00, 224.84)} 
    NET {} {} {} {} {} {mem_inst/registers[19][7]} {} {0.000} {0.000} {0.069} {0.011} {0.779} {0.156} {} {} {} 
    INST {mem_inst/g25922} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.115} {0.000} {0.048} {} {0.895} {0.271} {} {1} {(161.87, 231.95) (160.86, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_61} {} {0.000} {0.000} {0.048} {0.003} {0.895} {0.271} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.624} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.310} {0.003} {0.626} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.204} {} {0.178} {0.802} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.004} {0.000} {0.204} {0.532} {0.183} {0.806} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[0][7]} {C}
  ENDPT {mem_inst/registers_reg[0][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[0][7]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.183}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.272}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.896}
    {} {Slack Time} {0.624}
  END_SLK_CLC
  SLK 0.624
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.278} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.006} {0.236} {0.349} {-0.275} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.132} {0.000} {0.151} {} {0.481} {-0.143} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.010} {0.000} {0.152} {0.397} {0.491} {-0.133} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[0][7]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.288} {0.000} {0.068} {} {0.779} {0.155} {} {2} {(130.76, 93.80) (136.36, 92.12)} 
    NET {} {} {} {} {} {mem_inst/registers[0][7]} {} {0.000} {0.000} {0.068} {0.010} {0.779} {0.155} {} {} {} 
    INST {mem_inst/g25117__8428} {IN0} {^} {Q} {^} {} {MU2HDX0} {0.117} {0.000} {0.051} {} {0.896} {0.272} {} {1} {(130.76, 89.32) (127.26, 88.06)} 
    NET {} {} {} {} {} {mem_inst/n_562} {} {0.000} {0.000} {0.051} {0.004} {0.896} {0.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.624} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.310} {0.005} {0.628} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.166} {0.000} {0.203} {} {0.170} {0.794} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.013} {0.000} {0.204} {0.518} {0.183} {0.807} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[16][1]} {C}
  ENDPT {mem_inst/registers_reg[16][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[16][1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.185}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.898}
    {} {Slack Time} {0.624}
  END_SLK_CLC
  SLK 0.624
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.279} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.005} {0.236} {0.348} {-0.276} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.140} {0.000} {0.152} {} {0.488} {-0.136} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.152} {0.410} {0.492} {-0.132} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[16][1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.294} {0.000} {0.075} {} {0.787} {0.163} {} {3} {(82.04, 205.24) (87.64, 206.92)} 
    NET {} {} {} {} {} {mem_inst/registers[16][1]} {} {0.000} {0.000} {0.075} {0.012} {0.787} {0.163} {} {} {} 
    INST {mem_inst/g24730__2398} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.111} {0.000} {0.042} {} {0.898} {0.274} {} {1} {(74.45, 205.07) (75.46, 204.54)} 
    NET {} {} {} {} {} {mem_inst/n_927} {} {0.000} {0.000} {0.042} {0.002} {0.898} {0.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.624} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.628} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.804} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.006} {0.000} {0.206} {0.531} {0.185} {0.809} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[22][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[28][0]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.892}
    {} {Slack Time} {0.624}
  END_SLK_CLC
  SLK 0.624
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.279} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.002} {0.000} {0.005} {0.236} {0.348} {-0.277} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.144} {} {0.483} {-0.141} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.144} {0.389} {0.488} {-0.136} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[28][0]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.292} {0.000} {0.074} {} {0.780} {0.155} {} {3} {(253.40, 210.28) (259.00, 208.60)} 
    NET {} {} {} {} {} {mem_inst/registers[28][0]} {} {0.000} {0.000} {0.074} {0.012} {0.780} {0.155} {} {} {} 
    INST {mem_inst/g25886} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.113} {0.000} {0.044} {} {0.892} {0.268} {} {1} {(258.69, 205.07) (259.70, 204.54)} 
    NET {} {} {} {} {} {mem_inst/n_97} {} {0.000} {0.000} {0.044} {0.003} {0.892} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.624} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.310} {0.003} {0.627} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.196} {} {0.174} {0.798} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.196} {0.507} {0.180} {0.804} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[17][1]} {C}
  ENDPT {mem_inst/registers_reg[17][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[17][1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.188}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.276}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.901}
    {} {Slack Time} {0.624}
  END_SLK_CLC
  SLK 0.624
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.279} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.005} {0.236} {0.348} {-0.276} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.140} {0.000} {0.152} {} {0.488} {-0.136} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.006} {0.000} {0.152} {0.410} {0.494} {-0.130} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[17][1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.291} {0.000} {0.071} {} {0.785} {0.160} {} {3} {(42.84, 214.20) (37.24, 215.88)} 
    NET {} {} {} {} {} {mem_inst/registers[17][1]} {} {0.000} {0.000} {0.071} {0.011} {0.785} {0.160} {} {} {} 
    INST {mem_inst/g24965__9315} {IN0} {^} {Q} {^} {} {MU2HDX0} {0.116} {0.000} {0.050} {} {0.901} {0.276} {} {1} {(51.24, 209.72) (47.74, 210.98)} 
    NET {} {} {} {} {} {mem_inst/n_714} {} {0.000} {0.000} {0.050} {0.003} {0.901} {0.276} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.624} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.628} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.804} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.008} {0.000} {0.206} {0.531} {0.188} {0.812} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[16][4]} {C}
  ENDPT {mem_inst/registers_reg[16][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[16][4]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.275}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.899}
    {} {Slack Time} {0.625}
  END_SLK_CLC
  SLK 0.625
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.280} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.005} {0.236} {0.348} {-0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.140} {0.000} {0.152} {} {0.488} {-0.137} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.005} {0.000} {0.152} {0.410} {0.493} {-0.132} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[16][4]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.290} {0.000} {0.071} {} {0.783} {0.158} {} {3} {(93.24, 196.28) (98.84, 197.96)} 
    NET {} {} {} {} {} {mem_inst/registers[16][4]} {} {0.000} {0.000} {0.071} {0.011} {0.783} {0.158} {} {} {} 
    INST {mem_inst/g24727__7410} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.116} {0.000} {0.049} {} {0.899} {0.275} {} {1} {(86.83, 192.53) (85.82, 193.06)} 
    NET {} {} {} {} {} {mem_inst/n_930} {} {0.000} {0.000} {0.049} {0.003} {0.899} {0.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.625} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.629} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.805} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.006} {0.000} {0.206} {0.531} {0.186} {0.811} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[15][7]} {C}
  ENDPT {mem_inst/registers_reg[15][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[15][7]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.186}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.274}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.900}
    {} {Slack Time} {0.625}
  END_SLK_CLC
  SLK 0.625
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.280} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.005} {0.236} {0.348} {-0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.140} {0.000} {0.152} {} {0.488} {-0.137} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.005} {0.000} {0.152} {0.410} {0.493} {-0.132} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[15][7]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.288} {0.000} {0.068} {} {0.781} {0.156} {} {3} {(91.00, 223.16) (85.40, 224.84)} 
    NET {} {} {} {} {} {mem_inst/registers[15][7]} {} {0.000} {0.000} {0.068} {0.010} {0.781} {0.156} {} {} {} 
    INST {mem_inst/g24978__5526} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.119} {0.000} {0.052} {} {0.900} {0.274} {} {1} {(92.93, 219.41) (93.94, 219.94)} 
    NET {} {} {} {} {} {mem_inst/n_701} {} {0.000} {0.000} {0.052} {0.004} {0.900} {0.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.625} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.629} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.805} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.006} {0.000} {0.206} {0.531} {0.186} {0.811} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[22][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[28][3]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.180}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.894}
    {} {Slack Time} {0.625}
  END_SLK_CLC
  SLK 0.625
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.280} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.002} {0.000} {0.005} {0.236} {0.348} {-0.278} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.136} {0.000} {0.144} {} {0.483} {-0.142} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.144} {0.389} {0.488} {-0.137} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[28][3]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.294} {0.000} {0.076} {} {0.782} {0.156} {} {3} {(253.40, 196.28) (247.80, 197.96)} 
    NET {} {} {} {} {} {mem_inst/registers[28][3]} {} {0.000} {0.000} {0.076} {0.012} {0.782} {0.156} {} {} {} 
    INST {mem_inst/g25880} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.112} {0.000} {0.043} {} {0.894} {0.268} {} {1} {(258.69, 201.49) (259.70, 202.02)} 
    NET {} {} {} {} {} {mem_inst/n_103} {} {0.000} {0.000} {0.043} {0.003} {0.894} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.625} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.310} {0.003} {0.628} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.171} {0.000} {0.196} {} {0.173} {0.799} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.196} {0.507} {0.180} {0.805} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[10][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[10][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[16][4]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.187}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.275}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.901}
    {} {Slack Time} {0.626}
  END_SLK_CLC
  SLK 0.626
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.280} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.005} {0.236} {0.348} {-0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.140} {0.000} {0.152} {} {0.488} {-0.137} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.005} {0.000} {0.152} {0.410} {0.493} {-0.133} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[16][4]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.290} {0.000} {0.071} {} {0.783} {0.158} {} {3} {(93.24, 196.28) (98.84, 197.96)} 
    NET {} {} {} {} {} {mem_inst/registers[16][4]} {} {0.000} {0.000} {0.071} {0.011} {0.783} {0.158} {} {} {} 
    INST {mem_inst/g25867} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.117} {0.000} {0.050} {} {0.901} {0.275} {} {1} {(80.61, 192.53) (81.62, 193.06)} 
    NET {} {} {} {} {} {mem_inst/n_116} {} {0.000} {0.000} {0.050} {0.003} {0.901} {0.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.626} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.629} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.805} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.206} {0.531} {0.187} {0.812} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[9][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[9][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[15][1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.187}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.275}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.901}
    {} {Slack Time} {0.626}
  END_SLK_CLC
  SLK 0.626
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.280} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.005} {0.236} {0.348} {-0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.140} {0.000} {0.152} {} {0.488} {-0.137} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.005} {0.000} {0.152} {0.410} {0.493} {-0.133} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[15][1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.288} {0.000} {0.069} {} {0.781} {0.156} {} {3} {(91.56, 201.32) (85.96, 199.64)} 
    NET {} {} {} {} {} {mem_inst/registers[15][1]} {} {0.000} {0.000} {0.069} {0.010} {0.781} {0.156} {} {} {} 
    INST {mem_inst/g25831} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.120} {0.000} {0.053} {} {0.901} {0.275} {} {1} {(82.29, 201.49) (83.30, 202.02)} 
    NET {} {} {} {} {} {mem_inst/n_152} {} {0.000} {0.000} {0.053} {0.004} {0.901} {0.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.626} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.629} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.805} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.206} {0.531} {0.187} {0.812} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[17][5]} {C}
  ENDPT {mem_inst/registers_reg[17][5]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_reg[17][5]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.188}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.276}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.902}
    {} {Slack Time} {0.626}
  END_SLK_CLC
  SLK 0.626
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.345}
    {=} {Beginpoint Arrival Time} {0.345}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.236} {0.345} {-0.281} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.005} {0.236} {0.348} {-0.278} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.140} {0.000} {0.152} {} {0.488} {-0.138} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.006} {0.000} {0.152} {0.410} {0.494} {-0.132} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[17][5]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.298} {0.000} {0.079} {} {0.792} {0.165} {} {3} {(41.72, 246.12) (36.12, 244.44)} 
    NET {} {} {} {} {} {mem_inst/registers[17][5]} {} {0.000} {0.000} {0.079} {0.013} {0.792} {0.165} {} {} {} 
    INST {mem_inst/g24969__1666} {IN0} {^} {Q} {^} {} {MU2HDX0} {0.111} {0.000} {0.042} {} {0.902} {0.276} {} {1} {(51.80, 245.56) (48.30, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_710} {} {0.000} {0.000} {0.042} {0.002} {0.902} {0.276} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.310} {0.000} {0.626} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.007} {0.310} {0.004} {0.630} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.176} {0.000} {0.205} {} {0.180} {0.806} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.008} {0.000} {0.206} {0.531} {0.188} {0.814} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

