Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : arm
Version: J-2014.09-SP4
Date   : Mon Feb 27 22:19:44 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          1.24
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.26
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               7193
  Buf/Inv Cell Count:             714
  Buf Cell Count:                  28
  Inv Cell Count:                 686
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6663
  Sequential Cell Count:          530
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    14720.783024
  Noncombinational Area:  3498.800556
  Buf/Inv Area:            946.178115
  Total Buffer Area:            61.50
  Total Inverter Area:         884.68
  Macro/Black Box Area:      0.000000
  Net Area:               6464.287991
  -----------------------------------
  Cell Area:             18219.583580
  Design Area:           24683.871571


  Design Rules
  -----------------------------------
  Total Number of Nets:          7318
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.67
  Logic Optimization:                 26.03
  Mapping Optimization:              564.15
  -----------------------------------------
  Overall Compile Time:              672.19
  Overall Compile Wall Clock Time:   891.92

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
