<!DOCTYPE html>
<html>
<head>
<title>RISC-V Assembly Language Summary</title>
<meta charset="utf-8">
<style>

#mainDiv {
  background-color: white;
  width: 100%;
  text-align: center;
}

#pseudomainDiv {
  background-color: white;
  width: 100%;
  text-align: center;
}


#tablewrapper {
    display: inline-block;
}
#tablewrapperreg {
    /*display: inline-block;*/
    display: inline-block;
}


#docfooter {
  /*background-color: red;*/
}
#titleH {
	font-family: Arial, Helvetica, sans-serif;
	font-size: 35px;
	color: black;
	  text-align: center;

/*	margin: auto; /*center horizontally*/
  position: relative; /* makes next element align vertically bellow this one*/
  
}

body {
	font-family: Arial, Helvetica, sans-serif;
}

pre code {
			background-color: #eee;
			border: 1px solid #999;
			display: block;
			padding: 20px;
			
		}

img {
      display: block;
      margin: 0 auto;
	
}

.curierfont {font-family:courier, courier new, serif;}
.bolded { font-weight: bold; }

.styled-table {
    border-collapse: collapse;
    margin-top: 5px;
    margin-bottom: 25px;
    margin-right: 0;
    margin-left: 0px;
    /*margin: 25px 0;*/
    font-size: 0.9em;
    font-family: sans-serif;
    min-width: 400px;
    box-shadow: 0 0 20px rgba(0, 0, 0, 0.15);
}

.styled-table thead tr {
    background-color: #009879;
    color: #ffffff;
    text-align: center;
}

.styled-table th,
.styled-table td {
    padding: 12px 15px;
}

.styled-table tbody tr {
    border-bottom: 1px solid #dddddd;
}

.styled-table tbody tr:nth-of-type(even) {
    background-color: #f3f3f3;
}

.styled-table tbody tr:last-of-type {
    border-bottom: 2px solid #009879;
}

.styled-table tbody tr.active-row {
    font-weight: bold;
    color: #009879;
}

.FigureText {
	font-family: "Times New Roman", Times, serif;
	font-size: 16px;
	color: black;
	text-align: center;
    margin-bottom: 0px;

/*	margin: auto; /*center horizontally*/
  position: relative; /* makes next element align vertically bellow this one*/
  
}

h2 {
    font-size: 14pt;    
}

h1 {
    font-size: 20pt;    
}


.cdc {
  text-align: center;
}

.cdcl {
  display: inline-block;
  text-align: left;
}


pre code {
			background-color: #eee;
			border: 1px solid #999;
			display: block;
			padding: 20px;
			
		}
</style>


</head>
<body>

    <h1>Tomasulo's Algorithm</h1>

<section>

    <h2>Introduction</h2>
    <p>
        This text is a compilation of the notes I've taken while studying computer architecture. I intended to write about some aspects of <a href="tomasulopaper.pdf"> Tomasulo's algorithm </a> that aren't clear
        to other students like me using the RISC-V architecture.
    </p>

    <h2>Description of Tomasulo's Algorithm</h2>
    <ul>
        <li>Allows out-of-order execution. It avoids RAW hazards waiting for the operands while executing other instructions.</li>
        <li>Avoids WAR and WAW hazards through <i>register renaming</i>.</li>
        <li>Hardware loop unrolling.</li>
        <li>No need for special compilers.</li>        
    </ul> 

    <h2>Parts of the Tomasulo's Machine</h2>
    First, let's start reviewing the parts of a Tomasulo machine. Note that this example uses floating point, but it can be used with other types of data.
    <img src="tommachpar.png" alt="Tomasulo's Machine Parts">
    <div class="cdc">
        <ol class="cdcl">
            <li>The <b>Instruction Queue</b>, where instructions are issued in order, one each cycle, <span style="color:green;">in green. </span></li>
            <li>The <b>Reservation Stations</b> where operations are waiting to be executed <span style="color:blue;">in blue. </span></li>
                Each RE holds the operation to be performed, the operands, and a busy bit:
            <li>The <b>Floating Point Registers</b> <span style="color:red;">in red</span>, RISC-V has 32, but 5 will suffice for this example. </li>
                Each register has a field that indicates which Reservation Station holds the value that should be written to said register.
            <li>The memory <b>Load and Store Buffers</b>, which hold the operations waiting for memory, <span style="color:darkorange;">in yellow.</span> </li>
            <li>The <b>Common Data Bus</b> where FP and memory results are broadcast wherever they're needed, <span style="color:violet;">in violet.​</span></li>
        </ol> 
    </div>

    <h2>Stages of a Tomasulo's Machine</h2>
    <ol>
        <li><b>Issue</b>:</li>
        Gets the next instruction from the Instruction Queue. 
        If there is a Reservation Station empty, the operation is sent there, otherwise stall. 
        Copies the values of operands to the Reservation Station (register renaming), eliminating WAR/WAW hazzards. 
        If there are missing operands, wait for them to be broadcast through the Common Data Bus.
        <li><b>Execute</b>:</li>
        The operation in a Reservation Station waits until it has all operands. 
        When it's ready, the operation is sent to the corresponding functional unit.
        <li><b>Write Result</b>:.</li>
        Write the result of the instruction to the Common Data Bus and then to registers and pending Reservation Stations.
    </ol> 

    <h2>Examples of the Tomasulo's Algorithm</h2>
    <p>The following example was taken from <a href="https://www.youtube.com/watch?v=jyjE6NHtkiA"> this video.</a></p>
    <p style="text-align:center">
        <iframe src="https://1drv.ms/p/c/4cedddcc0fb3a373/IQRzo7MPzN3tIIBMeAcAAAAAASMGz1ifvjVZ3BrflgqTtWA?em=2&amp;wdAr=1.7777777777777777" width="1428px" height="864px" frameborder="0">Esto es un archivo de presentación de <a target="_blank" href="https://office.com">Microsoft Office</a> incrustado con tecnología de <a target="_blank" href="https://office.com/webapps">Office</a>.</iframe>
    </p>
    <p>Download files <a href="tomasuloV2.pptx"> tomasuloV2.pptx</a> <a href="tomasuloV2.pdf"> tomasuloV2.pdf</a> </p>

    <p>The following example is based in <a href="http://www.facom.ufms.br/~ricardo/Courses/AdvTopCompSys/Material/tomasulo-training.pdf"> this pdf.</a></p>
    <p style="text-align:center">
        <iframe src="https://1drv.ms/p/c/4cedddcc0fb3a373/IQRSOnJjGeLVSplGjrztPf4-AdiiHzlzYnxfrgaUs-cC3vQ?em=2&amp;wdAr=1.7777777777777777" width="1428px" height="864px" frameborder="0">This is an embedded <a target="_blank" href="https://office.com">Microsoft Office</a> presentation, powered by <a target="_blank" href="https://office.com/webapps">Office</a>.</iframe>
    </p>
    <p>Download files <a href="tomasuloloop.pptx"> tomasuloloop.pptx</a> <a href="tomasuloloop.pdf"> tomasuloloop.pdf</a> </p>

    <h2>Unclear aspects of the Tomasulo's Algorithm</h2>
    <h3>Exceptions</h3>
    <p>No instruction is executed until the branch that precedes a instruction has completed. This guarantees that an instruction that causes an exception really would have been executed. 
    </p>
    <p> In a bare Tomasulo Machine you will get <em> imprecise exceptions</em>. This happens because instructions are completed out of order. 
        That means that some instructions following the causing exception may execute before the exception-controlling code executes.</p>
    <h3>WAW Hazards</h3>
    <p> How does Tomasulo's Algorithm guarantee that this sequence gets the correct result, when it's obvous the fadd instruction will complete before the fdiv? </p>
<pre> <code>1: fdiv.s f0, f4, f5
2: fadd.s f0, f1, f2
</code> </pre>
    <p> 
    Each register has a field that points to which Reservation Station should hold its value. 
    Since instructions are issued in order, the register F0 will be marked as waiting for the fdiv fist, and then for the fadd, as it should be, so it will hold the correct value in the end.
    </p>
    <h3>What if two instructions need to broadcast through the Common Data Bus at the same time?</h3>
    <p>I haven't found a clear answer to this. My guess is that arbitration mechanisms would have to be implemented.
    </p>

    
</section>



<footer id="docfooter">
</footer>

</body>
</html>



