// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


// This design is a good example of the use of a while loop with a break statement.

// The following code will add two numbers in the range -128 to 127 and
// will display the resulting output on the screen.

signed_adder a_b_s_overflow;

while (a_b_s_overflow.a_b_s_overflow) {
    a_b_s_overflow.s = a_b_s_overflow.a_b_s_overflow;
    a_b_s_overflow.a_b_s_overflow = a_b_s_overflow.a_b_s_overflow + b_s_overflow;
    a_b_s_overflow.b_s_overflow = a_b_s_overflow.a_b_s_overflow + b_endmodule
