/*
 * RISC-V Instruction Set Simulator
 * 
 * A simple single-cycle simulator of the RV32I instruction set architecture.
 * 
 * @author Hans Jakob Damsgaard (hansjakobdamsgaard@gmail.com)
 */

import java.io.*;

public class IsaSim {
	// Insert path to binary file containing RISC-V instructions
	public final static String filePath = "tests/INDSÃ†T NAVN HER!";

	static int pc; // Program counter (counting in bytes)
	static int reg[] = new int[32]; // 32 registers

	public static void main(String[] args) throws IOException {
		System.out.println("Hello RISC-V World!");
		byte progr[] = readBinary(filePath);
		pc = 0;

		for (;;) {
			// Combine four bytes to produce a single instruction
			int instr = (progr[pc] << 24) + (progr[pc+1] << 16) + (progr[pc+2] << 8) + progr[pc+3];
			// Retrieve the least significant seven bits of the instruction
			// indicating the type of instruction
			int opcode = instr & 0x7f;

			switch (opcode) {
				case 0x27: // LUI
					break;

				case 0x17: // AUIPC
					break;

				case 0x6F: // JAL
					jumpAndLink(instr);
					break;

				case 0x67: // JALR
					jumpAndLinkRegister(instr);
					break;

				case 0x63: // Branch instructions
					branchInstruction(instr);
					break;

				case 0x03: // Load instructions
					break;

				case 0x23: // Store instructions
					break;

				case 0x13: // Immediate instructions
					immediateInstruction(instr);
					break;

				case 0x33: // Arithmetic instructions
					arithmeticInstruction(instr);
					break;

				case 0x0F: // Fence (NOT IMPLEMENTED)
					break;
				case 0x73: // Ecalls and CSR (SOME IMPLEMENTED, SOME LEFT OUT)
					break;
				default:
					System.out.println("Opcode " + opcode + " not yet implemented");
					break;
			}

			pc += 4; // Counting in bytes
			reg[0] = 0; // Resetting the x0 register
			
			if (pc >= progr.length) {
				printFile();
				break;
			}
		}

		System.out.println("Program exit");
	}

	public static void jumpAndLink(int instr) {
		// General information
		int rd = (instr >> 7) & 0x1F;

		// TODO: Implement this completely
	}

	public static void jumpAndLinkRegister(int instr) {
		// General information
		int rd = (instr >> 7) & 0x1F;
		int rs1 = (instr >> 15) & 0x1F;
		int imm = (instr >> 20);

		// TODO: Implement this completely
	}

	public static void branchInstruction(int instr) {
		// General information
		int rs1 = (instr >> 15) & 0x1F;
		int rs2 = (instr >> 20) & 0x1F;

		int imm = 1312; // TODO: Implement this

		// Determining the type of instruction
		int funct3 = (instr >> 12) & 0x7;
		switch (funct3) {
			case 0x0: // BEQ
				break;
			case 0x1: // BNE
				break;
			case 0x4: // BLT
				break;
			case 0x5: // BGE
				break;
			case 0x6: // BLTU
				break;
			case 0x7: // BGEU
				break;
		}
	}

	public static void immediateInstruction(int instr) {
		// General information
		int rd = (instr >> 7) & 0x1F;
		int rs1 = (instr >> 15) & 0x1F;
		int imm = (instr >> 20);
		// Determining the type of instruction
		int funct3 = (instr >> 12) & 0x7;
		switch (funct3) {
			case 0x0: // ADDI
				reg[rd] = reg[rs1] + imm;
				break;
			case 0x2: // SLTI
				break; // TODO: Implement this
			case 0x3: // SLTIU
				break; // TODO: Implement this
			case 0x4: // XORI
				reg[rd] = reg[rs1] ^ imm;
				break;
			case 0x6: // ORI
				reg[rd] = reg[rs1] | imm;
				break;
			case 0x7: // ANDI
				reg[rd] = reg[rs1] & imm;
				break;
			default:
				// Additional information 
				int funct7 = (instr >> 25);
				int shamt = (instr >> 20) & 0x1F;
				if (funct3 == 0x1 && funct7 == 0x00) { // SLLI
					reg[rd] = (reg[rs1] << shamt);
					break;
				} else if (funct3 == 0x20 && funct7 == 0x00) { // SRLI
					reg[rd] = (reg[rs1] >>> shamt);
					break;
				} else { // SRAI
					reg[rd] = (reg[rs1] >> shamt);
					break;
				}
		}
	}

	public static void arithmeticInstruction(int instr) {
		// General information
		int rd = (instr >> 7) & 0x1F;
		int rs1 = (instr >> 15) & 0x1F;
		int rs2 = (instr >> 20) & 0x1F;
		// Determining the type of instruction
		int funct3 = (instr >> 12) & 0x7;
		int funct7 = (instr >> 25);
		switch (funct3) {
		case 0x0: // ADD or SUB
			if (funct7 == 0x00) { // ADD
				reg[rd] = reg[rs1] + reg[rs2];
			} else { // SUB
				reg[rd] = reg[rs1] - reg[rs2];
			}
			break;
		case 0x1: // SLL
			reg[rd] = (reg[rs1] << (reg[rs2] & 0x1F));
			break;
		case 0x2: // SLT (signed comparison)
			if (reg[rs1] < reg[rs2]) {
				reg[rd] = 1;
			} else {
				reg[rd] = 0;
			}
			break;
		/*case 0x3: // SLTU (unsigned comparison)
			if (rs1 == 0 && reg[rs2] != 0) { // See manual page 15
				reg[rd] = 1;
			} else {
				if ((unsigned) reg[rs1] < (unsigned) reg[rs2]) { // TODO: Fix this
					reg[rd] = 1;
				} else {
					reg[rd] = 0;
				}
			}
			break;*/
		case 0x4: // XOR
			reg[rd] = reg[rs1] ^ reg[rs2];
			break;
		case 0x5: // SRL or SRA
			if (funct7 == 0x00) { // SRL
				reg[rd] = (reg[rs1] >>> (reg[rs2] & 0x1F));
			} else { // SRA
				reg[rd] = (reg[rs1] >> (reg[rs2] & 0x1F));
			}
			break;
		case 0x6: // OR
			reg[rd] = reg[rs1] | reg[rs2];
			break;
		case 0x7: // AND
			reg[rd] = reg[rs1] & reg[rs2];
			break;
		}
	}

	public static void printFile() throws IOException {
		PrintWriter writer = null;
		try {
			writer = new PrintWriter(filePath + "_reg.txt", "UTF-8");
			writer.println("Post-execution register content");
			for (int i = 0; i < reg.length; i++) {
				writer.println("x" + i + " : " + reg[i]);
			}
		} catch (IOException e) {
			e.printStackTrace();
		} finally {
			if (writer != null) {
				writer.close();
			}
		}
	}

	public static byte[] readBinary(String filePath) throws IOException {
		// TODO: Find appropriate reader type and implement reading in a binary file
		// into a byte array of appropriate size (read typically returns -1 when
		// EOF is reached)
		byte progr[] = null;
		try {
			
		} catch (IOException e) {
			e.printStackTrace();
		} finally {
			
		}
		return progr;
	}
}