Analysis & Synthesis report for vga_demo
Fri Nov 14 19:19:32 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |vga_demo|y_Q
 10. State Machine - |vga_demo|object:O2|y_Q
 11. State Machine - |vga_demo|object:O1|y_Q
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for object:O1|object_mem:U6|altsyncram:altsyncram_component|altsyncram_7hh1:auto_generated
 16. Source assignments for object:O2|object_mem:U6|altsyncram:altsyncram_component|altsyncram_44h1:auto_generated
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |vga_demo
 19. Parameter Settings for User Entity Instance: regn:USC
 20. Parameter Settings for User Entity Instance: object:O1
 21. Parameter Settings for User Entity Instance: object:O1|upDn_count:UX
 22. Parameter Settings for User Entity Instance: object:O1|upDn_count:UY
 23. Parameter Settings for User Entity Instance: object:O1|upDn_count:U3
 24. Parameter Settings for User Entity Instance: object:O1|upDn_count:U4
 25. Parameter Settings for User Entity Instance: object:O1|object_mem:U6
 26. Parameter Settings for User Entity Instance: object:O1|object_mem:U6|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: object:O1|regn:U7
 28. Parameter Settings for User Entity Instance: object:O1|regn:U8
 29. Parameter Settings for User Entity Instance: object:O1|regn:U9
 30. Parameter Settings for User Entity Instance: object:O2
 31. Parameter Settings for User Entity Instance: object:O2|upDn_count:UX
 32. Parameter Settings for User Entity Instance: object:O2|upDn_count:UY
 33. Parameter Settings for User Entity Instance: object:O2|upDn_count:U3
 34. Parameter Settings for User Entity Instance: object:O2|upDn_count:U4
 35. Parameter Settings for User Entity Instance: object:O2|object_mem:U6
 36. Parameter Settings for User Entity Instance: object:O2|object_mem:U6|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: object:O2|regn:U7
 38. Parameter Settings for User Entity Instance: object:O2|regn:U8
 39. Parameter Settings for User Entity Instance: object:O2|regn:U9
 40. Parameter Settings for User Entity Instance: vga_adapter:VGA
 41. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 42. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 43. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 45. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 46. altsyncram Parameter Settings by Entity Instance
 47. altpll Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "object:O2|regn:U9"
 49. Port Connectivity Checks: "object:O2|regn:U8"
 50. Port Connectivity Checks: "object:O2|regn:U7"
 51. Port Connectivity Checks: "object:O2|upDn_count:U4"
 52. Port Connectivity Checks: "object:O2|upDn_count:U3"
 53. Port Connectivity Checks: "object:O2|upDn_count:UY"
 54. Port Connectivity Checks: "object:O2|upDn_count:UX"
 55. Port Connectivity Checks: "object:O1|regn:U9"
 56. Port Connectivity Checks: "object:O1|regn:U8"
 57. Port Connectivity Checks: "object:O1|regn:U7"
 58. Port Connectivity Checks: "object:O1|upDn_count:U4"
 59. Port Connectivity Checks: "object:O1|upDn_count:U3"
 60. Port Connectivity Checks: "object:O1|upDn_count:UY"
 61. Port Connectivity Checks: "object:O1|upDn_count:UX"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 14 19:19:32 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; vga_demo                                    ;
; Top-level Entity Name           ; vga_demo                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 205                                         ;
; Total pins                      ; 98                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,769,408                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_demo           ; vga_demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                   ; Library ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; ../src/object_mem.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/object_mem.v                         ;         ;
; ../src/vga_demo.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v                           ;         ;
; ../src/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v            ;         ;
; ../src/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_address_translator.v ;         ;
; ../src/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_controller.v         ;         ;
; ../src/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v                ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;         ;
; aglobal181.inc                              ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/aglobal181.inc                                                   ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;         ;
; altrom.inc                                  ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/altrom.inc                                                       ;         ;
; altram.inc                                  ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/altram.inc                                                       ;         ;
; altdpram.inc                                ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/altdpram.inc                                                     ;         ;
; db/altsyncram_7hh1.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_7hh1.tdf           ;         ;
; mif/object_mem_16_16_9.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/mif/object_mem_16_16_9.mif       ;         ;
; db/altsyncram_44h1.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_44h1.tdf           ;         ;
; mif/circle_16_16_9.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/mif/circle_16_16_9.mif           ;         ;
; db/altsyncram_d1n1.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_d1n1.tdf           ;         ;
; db/decode_3na.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/decode_3na.tdf                ;         ;
; db/decode_s2a.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/decode_s2a.tdf                ;         ;
; db/mux_khb.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/mux_khb.tdf                   ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/altpll.tdf                                                       ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/stratix_pll.inc                                                  ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/stratixii_pll.inc                                                ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                           ; d:/ece241_lab/quartus/libraries/megafunctions/cycloneii_pll.inc                                                ;         ;
; db/altpll_80u.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altpll_80u.tdf                ;         ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 384            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 547            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 214            ;
;     -- 5 input functions                    ; 37             ;
;     -- 4 input functions                    ; 83             ;
;     -- <=3 input functions                  ; 213            ;
;                                             ;                ;
; Dedicated logic registers                   ; 205            ;
;                                             ;                ;
; I/O pins                                    ; 98             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2769408        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 528            ;
; Total fan-out                               ; 13950          ;
; Average fan-out                             ; 10.64          ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |vga_demo                                               ; 547 (37)            ; 205 (42)                  ; 2769408           ; 0          ; 98   ; 0            ; |vga_demo                                                                                                ; vga_demo               ; work         ;
;    |hex7seg:H0|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|hex7seg:H0                                                                                     ; hex7seg                ; work         ;
;    |hex7seg:H1|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|hex7seg:H1                                                                                     ; hex7seg                ; work         ;
;    |hex7seg:H2|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|hex7seg:H2                                                                                     ; hex7seg                ; work         ;
;    |hex7seg:H3|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|hex7seg:H3                                                                                     ; hex7seg                ; work         ;
;    |hex7seg:H4|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|hex7seg:H4                                                                                     ; hex7seg                ; work         ;
;    |hex7seg:H5|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|hex7seg:H5                                                                                     ; hex7seg                ; work         ;
;    |object:O1|                                          ; 96 (44)             ; 55 (8)                    ; 2304              ; 0          ; 0    ; 0            ; |vga_demo|object:O1                                                                                      ; object                 ; work         ;
;       |object_mem:U6|                                   ; 0 (0)               ; 0 (0)                     ; 2304              ; 0          ; 0    ; 0            ; |vga_demo|object:O1|object_mem:U6                                                                        ; object_mem             ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2304              ; 0          ; 0    ; 0            ; |vga_demo|object:O1|object_mem:U6|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_7hh1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2304              ; 0          ; 0    ; 0            ; |vga_demo|object:O1|object_mem:U6|altsyncram:altsyncram_component|altsyncram_7hh1:auto_generated         ; altsyncram_7hh1        ; work         ;
;       |regn:U7|                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O1|regn:U7                                                                              ; regn                   ; work         ;
;       |regn:U8|                                         ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O1|regn:U8                                                                              ; regn                   ; work         ;
;       |regn:U9|                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O1|regn:U9                                                                              ; regn                   ; work         ;
;       |upDn_count:U3|                                   ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O1|upDn_count:U3                                                                        ; upDn_count             ; work         ;
;       |upDn_count:U4|                                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O1|upDn_count:U4                                                                        ; upDn_count             ; work         ;
;       |upDn_count:UX|                                   ; 21 (21)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O1|upDn_count:UX                                                                        ; upDn_count             ; work         ;
;       |upDn_count:UY|                                   ; 19 (19)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O1|upDn_count:UY                                                                        ; upDn_count             ; work         ;
;    |object:O2|                                          ; 96 (44)             ; 54 (7)                    ; 2304              ; 0          ; 0    ; 0            ; |vga_demo|object:O2                                                                                      ; object                 ; work         ;
;       |object_mem:U6|                                   ; 0 (0)               ; 0 (0)                     ; 2304              ; 0          ; 0    ; 0            ; |vga_demo|object:O2|object_mem:U6                                                                        ; object_mem             ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2304              ; 0          ; 0    ; 0            ; |vga_demo|object:O2|object_mem:U6|altsyncram:altsyncram_component                                        ; altsyncram             ; work         ;
;             |altsyncram_44h1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2304              ; 0          ; 0    ; 0            ; |vga_demo|object:O2|object_mem:U6|altsyncram:altsyncram_component|altsyncram_44h1:auto_generated         ; altsyncram_44h1        ; work         ;
;       |regn:U7|                                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O2|regn:U7                                                                              ; regn                   ; work         ;
;       |regn:U8|                                         ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O2|regn:U8                                                                              ; regn                   ; work         ;
;       |regn:U9|                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O2|regn:U9                                                                              ; regn                   ; work         ;
;       |upDn_count:U3|                                   ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O2|upDn_count:U3                                                                        ; upDn_count             ; work         ;
;       |upDn_count:U4|                                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O2|upDn_count:U4                                                                        ; upDn_count             ; work         ;
;       |upDn_count:UX|                                   ; 21 (21)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O2|upDn_count:UX                                                                        ; upDn_count             ; work         ;
;       |upDn_count:UY|                                   ; 19 (19)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|object:O2|upDn_count:UY                                                                        ; upDn_count             ; work         ;
;    |regn:USC|                                           ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|regn:USC                                                                                       ; regn                   ; work         ;
;    |sync:S1|                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|sync:S1                                                                                        ; sync                   ; work         ;
;    |sync:S2|                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|sync:S2                                                                                        ; sync                   ; work         ;
;    |sync:S3|                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|sync:S3                                                                                        ; sync                   ; work         ;
;    |sync:S4|                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|sync:S4                                                                                        ; sync                   ; work         ;
;    |vga_adapter:VGA|                                    ; 275 (5)             ; 38 (0)                    ; 2764800           ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 172 (0)             ; 12 (0)                    ; 2764800           ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_d1n1:auto_generated|               ; 172 (0)             ; 12 (12)                   ; 2764800           ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated                          ; altsyncram_d1n1        ; work         ;
;             |decode_3na:decode2|                        ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated|decode_3na:decode2       ; decode_3na             ; work         ;
;             |decode_s2a:rden_decode_b|                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated|decode_s2a:rden_decode_b ; decode_s2a             ; work         ;
;             |mux_khb:mux3|                              ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated|mux_khb:mux3             ; mux_khb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 78 (66)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_demo|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                          ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+
; object:O1|object_mem:U6|altsyncram:altsyncram_component|altsyncram_7hh1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 9            ; --           ; --           ; 2304    ; ./MIF/object_mem_16_16_9.mif ;
; object:O2|object_mem:U6|altsyncram:altsyncram_component|altsyncram_44h1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 9            ; --           ; --           ; 2304    ; ./MIF/circle_16_16_9.mif     ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 307200       ; 9            ; 307200       ; 9            ; 2764800 ; ./rainbow_640_9.mif          ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------+
; State Machine - |vga_demo|y_Q         ;
+-------+-------+-------+-------+-------+
; Name  ; y_Q.D ; y_Q.C ; y_Q.B ; y_Q.A ;
+-------+-------+-------+-------+-------+
; y_Q.A ; 0     ; 0     ; 0     ; 0     ;
; y_Q.B ; 0     ; 0     ; 1     ; 1     ;
; y_Q.C ; 0     ; 1     ; 0     ; 1     ;
; y_Q.D ; 1     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |vga_demo|object:O2|y_Q                               ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; y_Q.H ; y_Q.G ; y_Q.F ; y_Q.E ; y_Q.D ; y_Q.C ; y_Q.B ; y_Q.A ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; y_Q.A ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; y_Q.B ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; y_Q.C ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; y_Q.D ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; y_Q.E ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.F ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.G ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.H ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |vga_demo|object:O1|y_Q                               ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; y_Q.H ; y_Q.G ; y_Q.F ; y_Q.E ; y_Q.D ; y_Q.C ; y_Q.B ; y_Q.A ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; y_Q.A ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; y_Q.B ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; y_Q.C ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; y_Q.D ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; y_Q.E ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.F ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.G ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.H ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+


+---------------------------------------------------------------------+
; Registers Removed During Synthesis                                  ;
+---------------------------------------+-----------------------------+
; Register name                         ; Reason for Removal          ;
+---------------------------------------+-----------------------------+
; y_Q~2                                 ; Lost fanout                 ;
; y_Q~3                                 ; Lost fanout                 ;
; object:O2|y_Q~2                       ; Lost fanout                 ;
; object:O2|y_Q~3                       ; Lost fanout                 ;
; object:O2|y_Q~4                       ; Lost fanout                 ;
; object:O1|y_Q~2                       ; Lost fanout                 ;
; object:O1|y_Q~3                       ; Lost fanout                 ;
; object:O1|y_Q~4                       ; Lost fanout                 ;
; object:O2|y_Q.A                       ; Merged with object:O1|y_Q.A ;
; Total Number of Removed Registers = 9 ;                             ;
+---------------------------------------+-----------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 205   ;
; Number of registers using Synchronous Clear  ; 155   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 104   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_demo|regn:USC|Q[5]                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vga_demo|Serial[13]                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_demo|Packet[2]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga_demo|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_demo|object:O2|upDn_count:U3|Q[1]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_demo|object:O2|upDn_count:U4|Q[3]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_demo|object:O1|upDn_count:U3|Q[3]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_demo|object:O1|upDn_count:U4|Q[3]                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vga_demo|object:O2|upDn_count:UX|Q[0]                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vga_demo|object:O1|upDn_count:UX|Q[3]                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga_demo|object:O2|upDn_count:UY|Q[4]                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga_demo|object:O1|upDn_count:UY|Q[2]                                                                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated|mux_khb:mux3|l3_w8_n4_mux_dataout ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vga_demo|MUX_color[8]                                                                                            ;
; 33:1               ; 9 bits    ; 198 LEs       ; 198 LEs              ; 0 LEs                  ; No         ; |vga_demo|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated|mux_khb:mux3|l6_w2_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for object:O1|object_mem:U6|altsyncram:altsyncram_component|altsyncram_7hh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for object:O2|object_mem:U6|altsyncram:altsyncram_component|altsyncram_44h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vga_demo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; nX             ; 10    ; Signed Integer                                  ;
; nY             ; 9     ; Signed Integer                                  ;
; A              ; 00    ; Unsigned Binary                                 ;
; B              ; 01    ; Unsigned Binary                                 ;
; C              ; 10    ; Unsigned Binary                                 ;
; D              ; 11    ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:USC ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 8     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1          ;
+----------------+------------------------------+-----------------+
; Parameter Name ; Value                        ; Type            ;
+----------------+------------------------------+-----------------+
; nX             ; 10                           ; Signed Integer  ;
; nY             ; 9                            ; Signed Integer  ;
; XOFFSET        ; 320                          ; Signed Integer  ;
; YOFFSET        ; 240                          ; Signed Integer  ;
; LEFT           ; 00                           ; Unsigned Binary ;
; RIGHT          ; 11                           ; Unsigned Binary ;
; UP             ; 01                           ; Unsigned Binary ;
; DOWN           ; 10                           ; Unsigned Binary ;
; xOBJ           ; 4                            ; Signed Integer  ;
; yOBJ           ; 4                            ; Signed Integer  ;
; BOX_SIZE_X     ; 16                           ; Signed Integer  ;
; BOX_SIZE_Y     ; 16                           ; Signed Integer  ;
; Mn             ; 8                            ; Signed Integer  ;
; INIT_FILE      ; ./MIF/object_mem_16_16_9.mif ; String          ;
; A              ; 000                          ; Unsigned Binary ;
; B              ; 001                          ; Unsigned Binary ;
; C              ; 010                          ; Unsigned Binary ;
; D              ; 011                          ; Unsigned Binary ;
; E              ; 100                          ; Unsigned Binary ;
; F              ; 101                          ; Unsigned Binary ;
; G              ; 110                          ; Unsigned Binary ;
; H              ; 111                          ; Unsigned Binary ;
+----------------+------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1|upDn_count:UX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 10    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1|upDn_count:UY ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1|upDn_count:U3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1|upDn_count:U4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1|object_mem:U6 ;
+----------------+------------------------------+----------------------+
; Parameter Name ; Value                        ; Type                 ;
+----------------+------------------------------+----------------------+
; n              ; 9                            ; Signed Integer       ;
; Mn             ; 8                            ; Signed Integer       ;
; INIT_FILE      ; ./MIF/object_mem_16_16_9.mif ; String               ;
+----------------+------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1|object_mem:U6|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+----------------------------------+
; Parameter Name                     ; Value                        ; Type                             ;
+------------------------------------+------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                          ;
; OPERATION_MODE                     ; ROM                          ; Untyped                          ;
; WIDTH_A                            ; 9                            ; Signed Integer                   ;
; WIDTHAD_A                          ; 8                            ; Signed Integer                   ;
; NUMWORDS_A                         ; 256                          ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                          ;
; WIDTH_B                            ; 1                            ; Untyped                          ;
; WIDTHAD_B                          ; 1                            ; Untyped                          ;
; NUMWORDS_B                         ; 1                            ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                          ;
; BYTE_SIZE                          ; 8                            ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                          ;
; INIT_FILE                          ; ./MIF/object_mem_16_16_9.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_7hh1              ; Untyped                          ;
+------------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1|regn:U7 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 10    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1|regn:U8 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O1|regn:U9 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2      ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; nX             ; 10                       ; Signed Integer  ;
; nY             ; 9                        ; Signed Integer  ;
; XOFFSET        ; 160                      ; Signed Integer  ;
; YOFFSET        ; 150                      ; Signed Integer  ;
; LEFT           ; 01                       ; Unsigned Binary ;
; RIGHT          ; 11                       ; Unsigned Binary ;
; UP             ; 10                       ; Unsigned Binary ;
; DOWN           ; 00                       ; Unsigned Binary ;
; xOBJ           ; 4                        ; Signed Integer  ;
; yOBJ           ; 4                        ; Signed Integer  ;
; BOX_SIZE_X     ; 16                       ; Signed Integer  ;
; BOX_SIZE_Y     ; 16                       ; Signed Integer  ;
; Mn             ; 8                        ; Signed Integer  ;
; INIT_FILE      ; ./MIF/circle_16_16_9.mif ; String          ;
; A              ; 000                      ; Unsigned Binary ;
; B              ; 001                      ; Unsigned Binary ;
; C              ; 010                      ; Unsigned Binary ;
; D              ; 011                      ; Unsigned Binary ;
; E              ; 100                      ; Unsigned Binary ;
; F              ; 101                      ; Unsigned Binary ;
; G              ; 110                      ; Unsigned Binary ;
; H              ; 111                      ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2|upDn_count:UX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 10    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2|upDn_count:UY ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2|upDn_count:U3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2|upDn_count:U4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2|object_mem:U6 ;
+----------------+--------------------------+--------------------------+
; Parameter Name ; Value                    ; Type                     ;
+----------------+--------------------------+--------------------------+
; n              ; 9                        ; Signed Integer           ;
; Mn             ; 8                        ; Signed Integer           ;
; INIT_FILE      ; ./MIF/circle_16_16_9.mif ; String                   ;
+----------------+--------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2|object_mem:U6|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+--------------------------------------+
; Parameter Name                     ; Value                    ; Type                                 ;
+------------------------------------+--------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                              ;
; OPERATION_MODE                     ; ROM                      ; Untyped                              ;
; WIDTH_A                            ; 9                        ; Signed Integer                       ;
; WIDTHAD_A                          ; 8                        ; Signed Integer                       ;
; NUMWORDS_A                         ; 256                      ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                              ;
; WIDTH_B                            ; 1                        ; Untyped                              ;
; WIDTHAD_B                          ; 1                        ; Untyped                              ;
; NUMWORDS_B                         ; 1                        ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                              ;
; BYTE_SIZE                          ; 8                        ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                              ;
; INIT_FILE                          ; ./MIF/circle_16_16_9.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_44h1          ; Untyped                              ;
+------------------------------------+--------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2|regn:U7 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 10    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2|regn:U8 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: object:O2|regn:U9 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+------------------+---------------------+---------------------+
; Parameter Name   ; Value               ; Type                ;
+------------------+---------------------+---------------------+
; RESOLUTION       ; 640x480             ; String              ;
; COLOR_DEPTH      ; 9                   ; Signed Integer      ;
; nX               ; 10                  ; Signed Integer      ;
; nY               ; 9                   ; Signed Integer      ;
; Mn               ; 19                  ; Signed Integer      ;
; COLS             ; 640                 ; Signed Integer      ;
; ROWS             ; 480                 ; Signed Integer      ;
; BACKGROUND_IMAGE ; ./rainbow_640_9.mif ; String              ;
+------------------+---------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; nX             ; 10    ; Signed Integer                                                                   ;
; nY             ; 9     ; Signed Integer                                                                   ;
; Mn             ; 19    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 19                   ; Signed Integer          ;
; NUMWORDS_A                         ; 307200               ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 19                   ; Signed Integer          ;
; NUMWORDS_B                         ; 307200               ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ./rainbow_640_9.mif  ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_d1n1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+--------------------+-------------+-----------------------------------------------------+
; Parameter Name     ; Value       ; Type                                                ;
+--------------------+-------------+-----------------------------------------------------+
; RESOLUTION         ; 640x480     ; String                                              ;
; COLOR_DEPTH        ; 9           ; Signed Integer                                      ;
; nX                 ; 10          ; Signed Integer                                      ;
; nY                 ; 9           ; Signed Integer                                      ;
; Mn                 ; 19          ; Signed Integer                                      ;
; COLS               ; 640         ; Signed Integer                                      ;
; ROWS               ; 480         ; Signed Integer                                      ;
; C_VERT_NUM_PIXELS  ; 00111100000 ; Unsigned Binary                                     ;
; C_VERT_SYNC_START  ; 00111101101 ; Unsigned Binary                                     ;
; C_VERT_SYNC_END    ; 00111101110 ; Unsigned Binary                                     ;
; C_VERT_TOTAL_COUNT ; 01000001101 ; Unsigned Binary                                     ;
; C_HORZ_NUM_PIXELS  ; 01010000000 ; Unsigned Binary                                     ;
; C_HORZ_SYNC_START  ; 01010010011 ; Unsigned Binary                                     ;
; C_HORZ_SYNC_END    ; 01011110010 ; Unsigned Binary                                     ;
; C_HORZ_TOTAL_COUNT ; 01100100000 ; Unsigned Binary                                     ;
; BITS_PER_RGB       ; 3           ; Signed Integer                                      ;
+--------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; nX             ; 10    ; Signed Integer                                                                                             ;
; nY             ; 9     ; Signed Integer                                                                                             ;
; Mn             ; 19    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 3                                                       ;
; Entity Instance                           ; object:O1|object_mem:U6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; object:O2|object_mem:U6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 307200                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 9                                                       ;
;     -- NUMWORDS_B                         ; 307200                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "object:O2|regn:U9" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; E    ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "object:O2|regn:U8" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; E    ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "object:O2|regn:U7" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; E    ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "object:O2|upDn_count:U4" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; R    ; Input ; Info     ; Stuck at GND              ;
; Dir  ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "object:O2|upDn_count:U3" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; R    ; Input ; Info     ; Stuck at GND              ;
; Dir  ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "object:O2|upDn_count:UY" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; R[2..1] ; Input ; Info     ; Stuck at VCC           ;
; R[6..5] ; Input ; Info     ; Stuck at GND           ;
; R[8]    ; Input ; Info     ; Stuck at GND           ;
; R[7]    ; Input ; Info     ; Stuck at VCC           ;
; R[4]    ; Input ; Info     ; Stuck at VCC           ;
; R[3]    ; Input ; Info     ; Stuck at GND           ;
; R[0]    ; Input ; Info     ; Stuck at GND           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "object:O2|upDn_count:UX" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; R[9..8] ; Input ; Info     ; Stuck at GND           ;
; R[4..0] ; Input ; Info     ; Stuck at GND           ;
; R[7]    ; Input ; Info     ; Stuck at VCC           ;
; R[6]    ; Input ; Info     ; Stuck at GND           ;
; R[5]    ; Input ; Info     ; Stuck at VCC           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "object:O1|regn:U9" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; E    ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "object:O1|regn:U8" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; E    ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "object:O1|regn:U7" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; E    ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "object:O1|upDn_count:U4" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; R    ; Input ; Info     ; Stuck at GND              ;
; Dir  ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "object:O1|upDn_count:U3" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; R    ; Input ; Info     ; Stuck at GND              ;
; Dir  ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "object:O1|upDn_count:UY" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; R[7..4] ; Input ; Info     ; Stuck at VCC           ;
; R[3..0] ; Input ; Info     ; Stuck at GND           ;
; R[8]    ; Input ; Info     ; Stuck at GND           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "object:O1|upDn_count:UX" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; R[5..0] ; Input ; Info     ; Stuck at GND           ;
; R[9]    ; Input ; Info     ; Stuck at GND           ;
; R[8]    ; Input ; Info     ; Stuck at VCC           ;
; R[7]    ; Input ; Info     ; Stuck at GND           ;
; R[6]    ; Input ; Info     ; Stuck at VCC           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 205                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 16                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 78                          ;
;     SCLR              ; 57                          ;
;     plain             ; 34                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 555                         ;
;     arith             ; 142                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 72                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 41                          ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 2                           ;
;     normal            ; 401                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 74                          ;
;         5 data inputs ; 35                          ;
;         6 data inputs ; 214                         ;
;     shared            ; 12                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 98                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 360                         ;
;                       ;                             ;
; Max LUT depth         ; 4.80                        ;
; Average LUT depth     ; 2.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 14 19:19:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo
Warning (125092): Tcl Script File object_mem.qip not found
    Info (125063): set_global_assignment -name QIP_FILE object_mem.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/object_mem.v
    Info (12023): Found entity 1: object_mem File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/object_mem.v Line: 1
Info (12021): Found 6 design units, including 6 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_demo.v
    Info (12023): Found entity 1: vga_demo File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 11
    Info (12023): Found entity 2: sync File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 203
    Info (12023): Found entity 3: regn File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 222
    Info (12023): Found entity 4: upDn_count File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 236
    Info (12023): Found entity 5: hex7seg File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 254
    Info (12023): Found entity 6: object File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 293
Info (12021): Found 0 design units, including 0 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/alu.v
Info (12021): Found 3 design units, including 3 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/map.v
    Info (12023): Found entity 1: map_horizontal File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/map.v Line: 3
    Info (12023): Found entity 2: map_vertical File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/map.v Line: 21
    Info (12023): Found entity 3: onchip_mem File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/map.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/player.v
    Info (12023): Found entity 1: player_register File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/player.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/sine_table.sv
    Info (12023): Found entity 1: sine_lut_360 File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/sine_table.sv Line: 4
    Info (12023): Found entity 2: sine_table File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/sine_table.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_controller.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/rog/desktop/25_fall/ece241_digital_systems/wayout(1982)_fpga/src/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v Line: 36
Info (12127): Elaborating entity "vga_demo" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at vga_demo.v(91): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 91
Info (12128): Elaborating entity "sync" for hierarchy "sync:S1" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 64
Info (12128): Elaborating entity "regn" for hierarchy "regn:USC" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 100
Info (12128): Elaborating entity "object" for hierarchy "object:O1" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 150
Warning (10230): Verilog HDL assignment warning at vga_demo.v(324): truncated value with size 32 to match size of target (10) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 324
Warning (10230): Verilog HDL assignment warning at vga_demo.v(325): truncated value with size 32 to match size of target (9) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 325
Warning (10230): Verilog HDL assignment warning at vga_demo.v(339): truncated value with size 32 to match size of target (10) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 339
Warning (10230): Verilog HDL assignment warning at vga_demo.v(340): truncated value with size 32 to match size of target (9) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 340
Info (12128): Elaborating entity "upDn_count" for hierarchy "object:O1|upDn_count:UX" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 341
Info (12128): Elaborating entity "upDn_count" for hierarchy "object:O1|upDn_count:UY" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 343
Info (12128): Elaborating entity "upDn_count" for hierarchy "object:O1|upDn_count:U3" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 347
Info (12128): Elaborating entity "object_mem" for hierarchy "object:O1|object_mem:U6" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 407
Info (12128): Elaborating entity "altsyncram" for hierarchy "object:O1|object_mem:U6|altsyncram:altsyncram_component" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/object_mem.v Line: 35
Info (12130): Elaborated megafunction instantiation "object:O1|object_mem:U6|altsyncram:altsyncram_component" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/object_mem.v Line: 35
Info (12133): Instantiated megafunction "object:O1|object_mem:U6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/object_mem.v Line: 35
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MIF/object_mem_16_16_9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7hh1.tdf
    Info (12023): Found entity 1: altsyncram_7hh1 File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_7hh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7hh1" for hierarchy "object:O1|object_mem:U6|altsyncram:altsyncram_component|altsyncram_7hh1:auto_generated" File: d:/ece241_lab/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "regn" for hierarchy "object:O1|regn:U7" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 417
Info (12128): Elaborating entity "regn" for hierarchy "object:O1|regn:U8" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 419
Info (12128): Elaborating entity "regn" for hierarchy "object:O1|regn:U9" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 423
Info (12128): Elaborating entity "object" for hierarchy "object:O2" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 158
Warning (10230): Verilog HDL assignment warning at vga_demo.v(324): truncated value with size 32 to match size of target (10) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 324
Warning (10230): Verilog HDL assignment warning at vga_demo.v(325): truncated value with size 32 to match size of target (9) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 325
Warning (10230): Verilog HDL assignment warning at vga_demo.v(339): truncated value with size 32 to match size of target (10) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 339
Warning (10230): Verilog HDL assignment warning at vga_demo.v(340): truncated value with size 32 to match size of target (9) File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 340
Info (12128): Elaborating entity "object_mem" for hierarchy "object:O2|object_mem:U6" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 407
Info (12128): Elaborating entity "altsyncram" for hierarchy "object:O2|object_mem:U6|altsyncram:altsyncram_component" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/object_mem.v Line: 35
Info (12130): Elaborated megafunction instantiation "object:O2|object_mem:U6|altsyncram:altsyncram_component" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/object_mem.v Line: 35
Info (12133): Instantiated megafunction "object:O2|object_mem:U6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/object_mem.v Line: 35
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./MIF/circle_16_16_9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_44h1.tdf
    Info (12023): Found entity 1: altsyncram_44h1 File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_44h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_44h1" for hierarchy "object:O2|object_mem:U6|altsyncram:altsyncram_component|altsyncram_44h1:auto_generated" File: d:/ece241_lab/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:H0" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 176
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 198
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 151
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 151
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 151
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "init_file" = "./rainbow_640_9.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d1n1.tdf
    Info (12023): Found entity 1: altsyncram_d1n1 File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_d1n1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_d1n1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated" File: d:/ece241_lab/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/decode_3na.tdf Line: 22
Info (12128): Elaborating entity "decode_3na" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated|decode_3na:decode2" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_d1n1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/decode_s2a.tdf Line: 22
Info (12128): Elaborating entity "decode_s2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated|decode_s2a:rden_decode_b" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_d1n1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_khb.tdf
    Info (12023): Found entity 1: mux_khb File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/mux_khb.tdf Line: 22
Info (12128): Elaborating entity "mux_khb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d1n1:auto_generated|mux_khb:mux3" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altsyncram_d1n1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 173
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: d:/ece241_lab/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_adapter/vga_adapter.v Line: 188
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 27
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 26
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 26
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 29
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 29
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 30
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 30
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 31
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 31
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/vga_demo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 24
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/src/vga_demo.v Line: 25
Info (21057): Implemented 1069 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 610 logic cells
    Info (21064): Implemented 360 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4953 megabytes
    Info: Processing ended: Fri Nov 14 19:19:32 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/project/vga_demo.map.smsg.


