

================================================================
== Vitis HLS Report for 'xfrgb2gray_1080_1920_s'
================================================================
* Date:           Fri Oct 30 16:39:11 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        overlaystream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.777 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073607|  2073607| 20.736 ms | 20.736 ms |  2073607|  2073607|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |                             |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance          |    Module    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_ExtractPixel_fu_89  |ExtractPixel  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_96_1_VITIS_LOOP_98_2  |  2073605|  2073605|         7|          1|          1|  2073600|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     84|    -|
|Register         |        -|    -|     209|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     209|    208|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|  ~0 |   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------+---------+----+---+----+-----+
    |           Instance          |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+--------------+---------+----+---+----+-----+
    |call_ret_ExtractPixel_fu_89  |ExtractPixel  |        0|   0|  0|   0|    0|
    +-----------------------------+--------------+---------+----+---+----+-----+
    |Total                        |              |        0|   0|  0|   0|    0|
    +-----------------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_8ns_13ns_22ns_22_4_1_U22  |mac_muladd_8ns_13ns_22ns_22_4_1  | i0 + i1 * i2 |
    |mac_muladd_8ns_16ns_22ns_23_4_1_U23  |mac_muladd_8ns_16ns_22ns_23_4_1  | i0 + i1 * i2 |
    |mul_mul_8ns_15ns_22_4_1_U21          |mul_mul_8ns_15ns_22_4_1          |    i0 * i1   |
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_101_p2                |     +    |   0|  0|  28|          21|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln96_fu_95_p2                |   icmp   |   0|  0|  20|          21|          16|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  60|          49|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |img_in_4240_blk_n        |   9|          2|    1|          2|
    |img_src1_4242_blk_n      |   9|          2|    1|          2|
    |img_src2_4243_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_reg_78    |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   28|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |icmp_ln96_reg_166              |   1|   0|    1|          0|
    |indvar_flatten_reg_78          |  21|   0|   21|          0|
    |rgb_V_1_reg_180                |   8|   0|    8|          0|
    |rgb_V_1_reg_180_pp0_iter2_reg  |   8|   0|    8|          0|
    |rgb_V_2_reg_185                |   8|   0|    8|          0|
    |tmp_V_reg_175                  |  24|   0|   24|          0|
    |icmp_ln96_reg_166              |  64|  32|    1|          0|
    |tmp_V_reg_175                  |  64|  32|   24|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 209|  64|  106|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_done               | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|img_in_4240_dout      |  in |   24|   ap_fifo  |       img_in_4240      |    pointer   |
|img_in_4240_empty_n   |  in |    1|   ap_fifo  |       img_in_4240      |    pointer   |
|img_in_4240_read      | out |    1|   ap_fifo  |       img_in_4240      |    pointer   |
|img_src1_4242_din     | out |    8|   ap_fifo  |      img_src1_4242     |    pointer   |
|img_src1_4242_full_n  |  in |    1|   ap_fifo  |      img_src1_4242     |    pointer   |
|img_src1_4242_write   | out |    1|   ap_fifo  |      img_src1_4242     |    pointer   |
|img_src2_4243_din     | out |   24|   ap_fifo  |      img_src2_4243     |    pointer   |
|img_src2_4243_full_n  |  in |    1|   ap_fifo  |      img_src2_4243     |    pointer   |
|img_src2_4243_write   | out |    1|   ap_fifo  |      img_src2_4243     |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

