Timing Analyzer report for riscv
Sun Dec 26 18:08:25 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_i'
 13. Slow 1200mV 85C Model Hold: 'clk_i'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_i'
 22. Slow 1200mV 0C Model Hold: 'clk_i'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_i'
 30. Fast 1200mV 0C Model Hold: 'clk_i'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; riscv                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.03        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  36.5%      ;
;     Processor 3            ;  30.4%      ;
;     Processor 4            ;  28.2%      ;
;     Processors 5-6         ;   4.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk_i      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_i } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 58.77 MHz ; 58.77 MHz       ; clk_i      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk_i ; -16.015 ; -8123.967         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk_i ; 0.424 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk_i ; -3.201 ; -1994.541                        ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_i'                                                                                                                                                                                                                                                                                  ;
+---------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.015 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.514     ; 16.502     ;
; -15.915 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.509     ; 16.407     ;
; -15.858 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.507     ; 16.352     ;
; -15.842 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.516     ; 16.327     ;
; -15.832 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.509     ; 16.324     ;
; -15.820 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.507     ; 16.314     ;
; -15.763 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.516     ; 16.248     ;
; -15.755 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.515     ; 16.241     ;
; -15.734 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.501     ; 16.234     ;
; -15.734 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.501     ; 16.234     ;
; -15.674 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 16.179     ;
; -15.674 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 16.179     ;
; -15.670 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.068     ; 16.603     ;
; -15.635 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.511     ; 16.125     ;
; -15.624 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.027     ; 16.598     ;
; -15.611 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.507     ; 16.105     ;
; -15.610 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 16.548     ;
; -15.578 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.509     ; 16.070     ;
; -15.577 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.494     ; 16.084     ;
; -15.577 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.494     ; 16.084     ;
; -15.576 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.503     ; 16.074     ;
; -15.576 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.503     ; 16.074     ;
; -15.563 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.498     ; 16.066     ;
; -15.563 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.498     ; 16.066     ;
; -15.555 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.502     ; 16.054     ;
; -15.555 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.502     ; 16.054     ;
; -15.534 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.510     ; 16.025     ;
; -15.534 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 16.039     ;
; -15.534 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 16.039     ;
; -15.524 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.022     ; 16.503     ;
; -15.522 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.494     ; 16.029     ;
; -15.522 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.494     ; 16.029     ;
; -15.521 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.509     ; 16.013     ;
; -15.513 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 16.453     ;
; -15.512 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 16.443     ;
; -15.499 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.065     ; 16.435     ;
; -15.491 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.069     ; 16.423     ;
; -15.487 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.501     ; 15.987     ;
; -15.484 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a5~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.502     ; 15.983     ;
; -15.470 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 16.408     ;
; -15.467 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 16.448     ;
; -15.465 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.514     ; 15.952     ;
; -15.465 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.503     ; 15.963     ;
; -15.465 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.503     ; 15.963     ;
; -15.458 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 16.398     ;
; -15.411 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.494     ; 15.918     ;
; -15.411 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.494     ; 15.918     ;
; -15.406 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.508     ; 15.899     ;
; -15.402 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 15.907     ;
; -15.401 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 16.332     ;
; -15.398 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.029     ; 16.370     ;
; -15.388 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.022     ; 16.367     ;
; -15.376 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 16.357     ;
; -15.365 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.509     ; 15.857     ;
; -15.357 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.497     ; 15.861     ;
; -15.357 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.497     ; 15.861     ;
; -15.347 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 16.287     ;
; -15.330 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.494     ; 15.837     ;
; -15.319 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.029     ; 16.291     ;
; -15.313 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a5~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.489     ; 15.825     ;
; -15.313 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a5~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.489     ; 15.825     ;
; -15.311 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.028     ; 16.284     ;
; -15.309 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.503     ; 15.807     ;
; -15.308 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.507     ; 15.802     ;
; -15.299 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 15.804     ;
; -15.294 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a13~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 15.799     ;
; -15.293 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 16.230     ;
; -15.291 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.498     ; 15.794     ;
; -15.287 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.516     ; 15.772     ;
; -15.287 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.494     ; 15.794     ;
; -15.283 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.502     ; 15.782     ;
; -15.280 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 15.785     ;
; -15.280 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 15.785     ;
; -15.277 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.509     ; 15.769     ;
; -15.265 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.507     ; 15.759     ;
; -15.259 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a14~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.497     ; 15.763     ;
; -15.257 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.024     ; 16.234     ;
; -15.249 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a5~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 16.194     ;
; -15.240 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 15.745     ;
; -15.240 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.496     ; 15.745     ;
; -15.236 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a16~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.489     ; 15.748     ;
; -15.235 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_0|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.077     ; 16.206     ;
; -15.230 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.503     ; 15.728     ;
; -15.221 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a29~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.010     ; 16.259     ;
; -15.216 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 16.154     ;
; -15.216 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a13~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.009     ; 16.255     ;
; -15.208 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.516     ; 15.693     ;
; -15.200 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.515     ; 15.686     ;
; -15.189 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a8~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.490     ; 15.700     ;
; -15.187 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a14~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.484     ; 15.704     ;
; -15.187 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a14~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.484     ; 15.704     ;
; -15.176 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 16.114     ;
; -15.167 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 16.148     ;
; -15.159 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; 0.010      ; 16.217     ;
; -15.157 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_MULL                                                                  ; clk_i        ; clk_i       ; 1.000        ; -0.026     ; 16.132     ;
; -15.151 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a13~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.483     ; 15.669     ;
; -15.151 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a13~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.483     ; 15.669     ;
; -15.141 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|riscv_core:core_i|if_addr_r[14]                                                                         ; clk_i        ; clk_i       ; 1.000        ; 0.060      ; 16.202     ;
; -15.140 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.495     ; 15.646     ;
; -15.140 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.495     ; 15.646     ;
+---------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_i'                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.424 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[3]         ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~portb_address_reg0 ; clk_i        ; clk_i       ; 0.000        ; 0.474      ; 1.152      ;
; 0.433 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_ADD     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_ADD                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc:soc_i|riscv_core:core_i|id_imm_r[0]             ; soc:soc_i|riscv_core:core_i|id_imm_r[0]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_REM     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_REM                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_MULL    ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_MULL                                                                  ; clk_i        ; clk_i       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_DIV     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_DIV                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_AUIPC   ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_AUIPC                                                                 ; clk_i        ; clk_i       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc:soc_i|riscv_core:core_i|id_lock_r               ; soc:soc_i|riscv_core:core_i|id_lock_r                                                                             ; clk_i        ; clk_i       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; soc:soc_i|riscv_core:core_i|if_pc_r[0]              ; soc:soc_i|riscv_core:core_i|if_pc_r[0]                                                                            ; clk_i        ; clk_i       ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[0]         ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[0]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_BYTE ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_BYTE                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_HALF ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_HALF                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; soc:soc_i|riscv_core:core_i|id_hazard_r             ; soc:soc_i|riscv_core:core_i|id_hazard_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; soc:soc_i|riscv_core:core_i|id_branch_r.BR_JUMP     ; soc:soc_i|riscv_core:core_i|id_branch_r.BR_JUMP                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; soc:soc_i|riscv_core:core_i|id_mem_size_r.SIZE_BYTE ; soc:soc_i|riscv_core:core_i|id_mem_size_r.SIZE_BYTE                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.100      ; 0.746      ;
; 0.451 ; soc:soc_i|riscv_core:core_i|ex_mem_data_r[6]        ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~portb_datain_reg0   ; clk_i        ; clk_i       ; 0.000        ; 0.482      ; 1.187      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[0]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[9]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[9]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|tx_ready_r            ; soc:soc_i|per_uart:per_uart_i|tx_ready_r                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[2]       ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[0]       ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|rx_ready_r            ; soc:soc_i|per_uart:per_uart_i|rx_ready_r                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[0]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[3]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[3]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[1]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[2]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|riscv_core:core_i|mul_busy_r              ; soc:soc_i|riscv_core:core_i|mul_busy_r                                                                            ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|riscv_core:core_i|div_busy_r              ; soc:soc_i|riscv_core:core_i|div_busy_r                                                                            ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|riscv_core:core_i|div_ready_r             ; soc:soc_i|riscv_core:core_i|div_ready_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; soc:soc_i|riscv_core:core_i|mul_ready_r             ; soc:soc_i|riscv_core:core_i|mul_ready_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; soc:soc_i|per_spi:u_per_spi|spi_clk                 ; soc:soc_i|per_spi:u_per_spi|spi_clk                                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_spi:u_per_spi|bit_index[3]            ; soc:soc_i|per_spi:u_per_spi|bit_index[3]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_spi:u_per_spi|bit_index[2]            ; soc:soc_i|per_spi:u_per_spi|bit_index[2]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_spi:u_per_spi|bit_index[1]            ; soc:soc_i|per_spi:u_per_spi|bit_index[1]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_spi:u_per_spi|bit_index[0]            ; soc:soc_i|per_spi:u_per_spi|bit_index[0]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[31]        ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[31]                                                                      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[30]        ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[30]                                                                      ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[3]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[3]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[2]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[2]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[1]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[1]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[0]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[0]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_spi:u_per_spi|spi_ctrl[0]             ; soc:soc_i|per_spi:u_per_spi|spi_ctrl[0]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_WORD ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_WORD                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_uart:per_uart_i|rx_done_r             ; soc:soc_i|per_uart:per_uart_i|rx_done_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soc:soc_i|per_spi:u_per_spi|en                      ; soc:soc_i|per_spi:u_per_spi|en                                                                                    ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_r                                             ; reset_r                                                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; soc:soc_i|per_timer:perb_timer_i|timer_overflow_r   ; soc:soc_i|per_timer:perb_timer_i|timer_overflow_r                                                                 ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc:soc_i|per_timer:perb_timer_i|timer_enabled_r    ; soc:soc_i|per_timer:perb_timer_i|timer_enabled_r                                                                  ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc:soc_i|per_timer:per_timer_i|timer_enabled_r     ; soc:soc_i|per_timer:per_timer_i|timer_enabled_r                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc:soc_i|per_timer:per_timer_i|timer_overflow_r    ; soc:soc_i|per_timer:per_timer_i|timer_overflow_r                                                                  ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc:soc_i|riscv_core:core_i|sh_busy_r               ; soc:soc_i|riscv_core:core_i|sh_busy_r                                                                             ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[2]         ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~portb_address_reg0  ; clk_i        ; clk_i       ; 0.000        ; 0.480      ; 1.199      ;
; 0.478 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[9]         ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~portb_address_reg0  ; clk_i        ; clk_i       ; 0.000        ; 0.483      ; 1.215      ;
; 0.493 ; soc:soc_i|riscv_core:core_i|ex_rd_index_r[1]        ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_i        ; clk_i       ; 0.000        ; 0.472      ; 1.219      ;
; 0.500 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[7]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[6]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[9]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[8]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[2]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[3]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[0]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[0]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.795      ;
; 0.503 ; soc:soc_i|per_spi:u_per_spi|rdata[7]                ; soc:soc_i|per_spi:u_per_spi|spi_data[7]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.795      ;
; 0.507 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[7]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[6]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[0]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[3]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[4]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[3]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[4]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[4]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[6]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[6]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[1]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[3]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[3]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[6]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[5]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; soc:soc_i|per_spi:u_per_spi|rdata[6]                ; soc:soc_i|per_spi:u_per_spi|spi_data[6]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[1]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[1]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[2]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[5]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[4]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[5]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[5]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[7]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[7]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.804      ;
; 0.511 ; soc:soc_i|per_spi:u_per_spi|rdata[2]                ; soc:soc_i|per_spi:u_per_spi|spi_data[2]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; soc:soc_i|per_spi:u_per_spi|rdata[1]                ; soc:soc_i|per_spi:u_per_spi|spi_data[1]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[2]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[2]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.805      ;
; 0.514 ; soc:soc_i|riscv_core:core_i|sh_res_r[22]            ; soc:soc_i|riscv_core:core_i|sh_res_r[21]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.808      ;
; 0.516 ; soc:soc_i|riscv_core:core_i|sh_res_r[18]            ; soc:soc_i|riscv_core:core_i|sh_res_r[17]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; soc:soc_i|riscv_core:core_i|sh_res_r[9]             ; soc:soc_i|riscv_core:core_i|sh_res_r[8]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.810      ;
; 0.524 ; soc:soc_i|riscv_core:core_i|div_rem_r[2]            ; soc:soc_i|riscv_core:core_i|div_rem_r[3]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.818      ;
; 0.527 ; soc:soc_i|riscv_core:core_i|ex_mem_data_r[21]       ; soc:soc_i|per_spi:u_per_spi|spi_data[21]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; soc:soc_i|riscv_core:core_i|sh_res_r[15]            ; soc:soc_i|riscv_core:core_i|sh_res_r[16]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.821      ;
; 0.528 ; soc:soc_i|riscv_core:core_i|ex_mem_data_r[23]       ; soc:soc_i|per_spi:u_per_spi|spi_data[23]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; soc:soc_i|per_timer:per_timer_i|timer_enabled_r     ; soc:soc_i|per_timer:per_timer_i|reg_data_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; soc:soc_i|per_spi:u_per_spi|rdata[4]                ; soc:soc_i|per_spi:u_per_spi|rdata[5]                                                                              ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.820      ;
; 0.532 ; soc:soc_i|riscv_core:core_i|sh_busy_r               ; soc:soc_i|riscv_core:core_i|sh_res_r[0]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.824      ;
; 0.534 ; soc:soc_i|riscv_core:core_i|sh_res_r[19]            ; soc:soc_i|riscv_core:core_i|sh_res_r[18]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; soc:soc_i|riscv_core:core_i|sh_res_r[19]            ; soc:soc_i|riscv_core:core_i|sh_res_r[20]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; soc:soc_i|riscv_core:core_i|sh_res_r[23]            ; soc:soc_i|riscv_core:core_i|sh_res_r[22]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.829      ;
; 0.536 ; soc:soc_i|riscv_core:core_i|sh_res_r[10]            ; soc:soc_i|riscv_core:core_i|sh_res_r[11]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.829      ;
; 0.560 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[8]       ; soc:soc_i|per_uart:per_uart_i|rx_done_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.081      ; 0.853      ;
; 0.641 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[4]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[3]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.082      ; 0.935      ;
; 0.650 ; soc:soc_i|per_spi:u_per_spi|rdata[5]                ; soc:soc_i|per_spi:u_per_spi|rdata[6]                                                                              ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.942      ;
; 0.652 ; soc:soc_i|per_spi:u_per_spi|rdata[3]                ; soc:soc_i|per_spi:u_per_spi|rdata[4]                                                                              ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.944      ;
; 0.653 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[13]        ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~portb_address_reg0 ; clk_i        ; clk_i       ; 0.000        ; 0.483      ; 1.390      ;
; 0.654 ; soc:soc_i|per_spi:u_per_spi|rdata[5]                ; soc:soc_i|per_spi:u_per_spi|spi_data[5]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.080      ; 0.946      ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 63.04 MHz ; 63.04 MHz       ; clk_i      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk_i ; -14.864 ; -7497.209        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk_i ; 0.382 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk_i ; -3.201 ; -1994.541                       ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_i'                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                   ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.864 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.455     ; 15.411     ;
; -14.815 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.456     ; 15.361     ;
; -14.796 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.450     ; 15.348     ;
; -14.778 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.447     ; 15.333     ;
; -14.731 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.457     ; 15.276     ;
; -14.728 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.447     ; 15.283     ;
; -14.723 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.451     ; 15.274     ;
; -14.709 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.442     ; 15.269     ;
; -14.709 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.442     ; 15.269     ;
; -14.666 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 15.627     ;
; -14.646 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.458     ; 15.190     ;
; -14.606 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.443     ; 15.165     ;
; -14.606 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.443     ; 15.165     ;
; -14.573 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.434     ; 15.141     ;
; -14.573 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.434     ; 15.141     ;
; -14.563 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 15.523     ;
; -14.558 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.451     ; 15.109     ;
; -14.555 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.437     ; 15.120     ;
; -14.555 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.437     ; 15.120     ;
; -14.537 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.434     ; 15.105     ;
; -14.537 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.434     ; 15.105     ;
; -14.530 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.033     ; 15.499     ;
; -14.517 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; 0.000      ; 15.519     ;
; -14.513 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.453     ; 15.062     ;
; -14.512 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 15.478     ;
; -14.496 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.447     ; 15.051     ;
; -14.494 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.033     ; 15.463     ;
; -14.490 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.444     ; 15.048     ;
; -14.490 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.444     ; 15.048     ;
; -14.482 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.438     ; 15.046     ;
; -14.482 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.438     ; 15.046     ;
; -14.473 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.440     ; 15.035     ;
; -14.473 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.440     ; 15.035     ;
; -14.471 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.442     ; 15.031     ;
; -14.460 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a5~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.445     ; 15.017     ;
; -14.447 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 15.406     ;
; -14.439 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 15.404     ;
; -14.433 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.451     ; 14.984     ;
; -14.430 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 15.393     ;
; -14.430 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.445     ; 14.987     ;
; -14.430 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.445     ; 14.987     ;
; -14.405 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.449     ; 14.958     ;
; -14.399 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.450     ; 14.951     ;
; -14.399 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; -0.001     ; 15.400     ;
; -14.387 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[25]         ; clk_i        ; clk_i       ; 1.000        ; -0.455     ; 14.934     ;
; -14.387 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 15.345     ;
; -14.381 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; 0.008      ; 15.391     ;
; -14.368 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.443     ; 14.927     ;
; -14.349 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.438     ; 14.913     ;
; -14.349 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.438     ; 14.913     ;
; -14.348 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; 0.005      ; 15.355     ;
; -14.337 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a16~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.435     ; 14.904     ;
; -14.335 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.434     ; 14.903     ;
; -14.330 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; 0.008      ; 15.340     ;
; -14.317 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.437     ; 14.882     ;
; -14.306 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 15.271     ;
; -14.299 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.434     ; 14.867     ;
; -14.289 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[25]         ; clk_i        ; clk_i       ; 1.000        ; -0.456     ; 14.835     ;
; -14.283 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; -0.002     ; 15.283     ;
; -14.280 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.434     ; 14.848     ;
; -14.280 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.434     ; 14.848     ;
; -14.275 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; 0.004      ; 15.281     ;
; -14.272 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.438     ; 14.836     ;
; -14.272 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.438     ; 14.836     ;
; -14.270 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[25]         ; clk_i        ; clk_i       ; 1.000        ; -0.450     ; 14.822     ;
; -14.266 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a5~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.432     ; 14.836     ;
; -14.266 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a5~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.432     ; 14.836     ;
; -14.252 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[25]         ; clk_i        ; clk_i       ; 1.000        ; -0.447     ; 14.807     ;
; -14.252 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.444     ; 14.810     ;
; -14.251 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[25]         ; clk_i        ; clk_i       ; 1.000        ; -0.447     ; 14.806     ;
; -14.244 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.437     ; 14.809     ;
; -14.244 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.437     ; 14.809     ;
; -14.244 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.438     ; 14.808     ;
; -14.237 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.033     ; 15.206     ;
; -14.235 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.440     ; 14.797     ;
; -14.229 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 15.194     ;
; -14.223 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a5~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.031     ; 15.194     ;
; -14.205 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[25]         ; clk_i        ; clk_i       ; 1.000        ; -0.457     ; 14.750     ;
; -14.201 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 15.167     ;
; -14.197 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a16~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.422     ; 14.777     ;
; -14.197 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a16~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.422     ; 14.777     ;
; -14.197 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[25]         ; clk_i        ; clk_i       ; 1.000        ; -0.451     ; 14.748     ;
; -14.192 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.445     ; 14.749     ;
; -14.170 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; -0.003     ; 15.169     ;
; -14.166 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; 0.002      ; 15.170     ;
; -14.164 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.436     ; 14.730     ;
; -14.164 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.436     ; 14.730     ;
; -14.154 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a16~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 15.135     ;
; -14.142 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; 0.004      ; 15.148     ;
; -14.129 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a8~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.432     ; 14.699     ;
; -14.121 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.035     ; 15.088     ;
; -14.120 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_imm_r[25]         ; clk_i        ; clk_i       ; 1.000        ; -0.458     ; 14.664     ;
; -14.111 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[11]         ; clk_i        ; clk_i       ; 1.000        ; -0.438     ; 14.675     ;
; -14.089 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a8~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[13]         ; clk_i        ; clk_i       ; 1.000        ; -0.419     ; 14.672     ;
; -14.089 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a8~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[14]         ; clk_i        ; clk_i       ; 1.000        ; -0.419     ; 14.672     ;
; -14.084 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a0~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.436     ; 14.650     ;
; -14.070 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a14~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR  ; clk_i        ; clk_i       ; 1.000        ; -0.441     ; 14.631     ;
; -14.052 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB  ; clk_i        ; clk_i       ; 1.000        ; 0.005      ; 15.059     ;
; -14.052 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_MULL ; clk_i        ; clk_i       ; 1.000        ; 0.005      ; 15.059     ;
; -14.046 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a8~porta_re_reg  ; soc:soc_i|riscv_core:core_i|id_imm_r[12]         ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 15.030     ;
+---------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_i'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; soc:soc_i|riscv_core:core_i|if_pc_r[0]              ; soc:soc_i|riscv_core:core_i|if_pc_r[0]                                                                            ; clk_i        ; clk_i       ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[0]         ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[0]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_BYTE ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_BYTE                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_HALF ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_HALF                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_hazard_r             ; soc:soc_i|riscv_core:core_i|id_hazard_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_ADD     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_ADD                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_imm_r[0]             ; soc:soc_i|riscv_core:core_i|id_imm_r[0]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_REM     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_REM                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_MULL    ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_MULL                                                                  ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_DIV     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_DIV                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_AUIPC   ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_AUIPC                                                                 ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_mem_size_r.SIZE_BYTE ; soc:soc_i|riscv_core:core_i|id_mem_size_r.SIZE_BYTE                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; soc:soc_i|riscv_core:core_i|id_lock_r               ; soc:soc_i|riscv_core:core_i|id_lock_r                                                                             ; clk_i        ; clk_i       ; 0.000        ; 0.091      ; 0.669      ;
; 0.385 ; soc:soc_i|riscv_core:core_i|id_branch_r.BR_JUMP     ; soc:soc_i|riscv_core:core_i|id_branch_r.BR_JUMP                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[0]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[3]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[3]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[1]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[2]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; soc:soc_i|riscv_core:core_i|div_ready_r             ; soc:soc_i|riscv_core:core_i|div_ready_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; soc:soc_i|riscv_core:core_i|mul_ready_r             ; soc:soc_i|riscv_core:core_i|mul_ready_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[0]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[9]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[9]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|per_spi:u_per_spi|bit_index[0]            ; soc:soc_i|per_spi:u_per_spi|bit_index[0]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|per_uart:per_uart_i|tx_ready_r            ; soc:soc_i|per_uart:per_uart_i|tx_ready_r                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[2]       ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[0]       ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|per_uart:per_uart_i|rx_ready_r            ; soc:soc_i|per_uart:per_uart_i|rx_ready_r                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|per_uart:per_uart_i|rx_done_r             ; soc:soc_i|per_uart:per_uart_i|rx_done_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_r                                             ; reset_r                                                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|riscv_core:core_i|mul_busy_r              ; soc:soc_i|riscv_core:core_i|mul_busy_r                                                                            ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[3]         ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~portb_address_reg0 ; clk_i        ; clk_i       ; 0.000        ; 0.418      ; 1.049      ;
; 0.401 ; soc:soc_i|riscv_core:core_i|div_busy_r              ; soc:soc_i|riscv_core:core_i|div_busy_r                                                                            ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; soc:soc_i|per_spi:u_per_spi|spi_clk                 ; soc:soc_i|per_spi:u_per_spi|spi_clk                                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_spi:u_per_spi|bit_index[3]            ; soc:soc_i|per_spi:u_per_spi|bit_index[3]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_spi:u_per_spi|bit_index[2]            ; soc:soc_i|per_spi:u_per_spi|bit_index[2]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_spi:u_per_spi|bit_index[1]            ; soc:soc_i|per_spi:u_per_spi|bit_index[1]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[31]        ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[31]                                                                      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[30]        ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[30]                                                                      ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[3]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[3]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[2]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[2]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[1]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[1]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[0]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[0]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_timer:perb_timer_i|timer_overflow_r   ; soc:soc_i|per_timer:perb_timer_i|timer_overflow_r                                                                 ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_timer:perb_timer_i|timer_enabled_r    ; soc:soc_i|per_timer:perb_timer_i|timer_enabled_r                                                                  ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_spi:u_per_spi|spi_ctrl[0]             ; soc:soc_i|per_spi:u_per_spi|spi_ctrl[0]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_timer:per_timer_i|timer_enabled_r     ; soc:soc_i|per_timer:per_timer_i|timer_enabled_r                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_timer:per_timer_i|timer_overflow_r    ; soc:soc_i|per_timer:per_timer_i|timer_overflow_r                                                                  ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_WORD ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_WORD                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|per_spi:u_per_spi|en                      ; soc:soc_i|per_spi:u_per_spi|en                                                                                    ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc:soc_i|riscv_core:core_i|sh_busy_r               ; soc:soc_i|riscv_core:core_i|sh_busy_r                                                                             ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.669      ;
; 0.428 ; soc:soc_i|riscv_core:core_i|ex_mem_data_r[6]        ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~portb_datain_reg0   ; clk_i        ; clk_i       ; 0.000        ; 0.427      ; 1.085      ;
; 0.443 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[2]         ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~portb_address_reg0  ; clk_i        ; clk_i       ; 0.000        ; 0.424      ; 1.097      ;
; 0.455 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[9]         ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~portb_address_reg0  ; clk_i        ; clk_i       ; 0.000        ; 0.425      ; 1.110      ;
; 0.467 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[0]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.074      ; 0.736      ;
; 0.468 ; soc:soc_i|riscv_core:core_i|ex_rd_index_r[1]        ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_i        ; clk_i       ; 0.000        ; 0.416      ; 1.114      ;
; 0.470 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[7]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[6]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[9]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[8]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[2]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[3]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[0]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[0]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; soc:soc_i|per_spi:u_per_spi|rdata[7]                ; soc:soc_i|per_spi:u_per_spi|spi_data[7]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[3]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[7]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[6]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[3]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[3]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[4]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[3]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[4]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[4]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[6]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[5]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[6]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[6]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[1]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[1]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[1]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[2]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[5]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[4]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[7]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[7]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[5]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[5]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; soc:soc_i|per_spi:u_per_spi|rdata[6]                ; soc:soc_i|per_spi:u_per_spi|spi_data[6]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; soc:soc_i|per_spi:u_per_spi|rdata[2]                ; soc:soc_i|per_spi:u_per_spi|spi_data[2]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; soc:soc_i|per_spi:u_per_spi|rdata[1]                ; soc:soc_i|per_spi:u_per_spi|spi_data[1]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[2]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[2]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.748      ;
; 0.484 ; soc:soc_i|riscv_core:core_i|sh_res_r[22]            ; soc:soc_i|riscv_core:core_i|sh_res_r[21]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; soc:soc_i|riscv_core:core_i|sh_res_r[9]             ; soc:soc_i|riscv_core:core_i|sh_res_r[8]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.753      ;
; 0.487 ; soc:soc_i|per_timer:per_timer_i|timer_enabled_r     ; soc:soc_i|per_timer:per_timer_i|reg_data_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.754      ;
; 0.487 ; soc:soc_i|riscv_core:core_i|sh_res_r[18]            ; soc:soc_i|riscv_core:core_i|sh_res_r[17]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.755      ;
; 0.489 ; soc:soc_i|riscv_core:core_i|sh_busy_r               ; soc:soc_i|riscv_core:core_i|sh_res_r[0]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.756      ;
; 0.489 ; soc:soc_i|riscv_core:core_i|div_rem_r[2]            ; soc:soc_i|riscv_core:core_i|div_rem_r[3]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.074      ; 0.758      ;
; 0.492 ; soc:soc_i|riscv_core:core_i|sh_res_r[15]            ; soc:soc_i|riscv_core:core_i|sh_res_r[16]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; soc:soc_i|riscv_core:core_i|ex_mem_data_r[21]       ; soc:soc_i|per_spi:u_per_spi|spi_data[21]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; soc:soc_i|per_spi:u_per_spi|rdata[4]                ; soc:soc_i|per_spi:u_per_spi|rdata[5]                                                                              ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; soc:soc_i|riscv_core:core_i|ex_mem_data_r[23]       ; soc:soc_i|per_spi:u_per_spi|spi_data[23]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.761      ;
; 0.498 ; soc:soc_i|riscv_core:core_i|sh_res_r[19]            ; soc:soc_i|riscv_core:core_i|sh_res_r[18]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.766      ;
; 0.499 ; soc:soc_i|riscv_core:core_i|sh_res_r[19]            ; soc:soc_i|riscv_core:core_i|sh_res_r[20]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.767      ;
; 0.501 ; soc:soc_i|riscv_core:core_i|sh_res_r[10]            ; soc:soc_i|riscv_core:core_i|sh_res_r[11]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.769      ;
; 0.502 ; soc:soc_i|riscv_core:core_i|sh_res_r[23]            ; soc:soc_i|riscv_core:core_i|sh_res_r[22]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.770      ;
; 0.525 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[8]       ; soc:soc_i|per_uart:per_uart_i|rx_done_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.793      ;
; 0.598 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[4]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[3]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.073      ; 0.866      ;
; 0.607 ; soc:soc_i|per_spi:u_per_spi|rdata[5]                ; soc:soc_i|per_spi:u_per_spi|rdata[6]                                                                              ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.874      ;
; 0.609 ; soc:soc_i|per_spi:u_per_spi|rdata[3]                ; soc:soc_i|per_spi:u_per_spi|rdata[4]                                                                              ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.876      ;
; 0.610 ; soc:soc_i|per_spi:u_per_spi|rdata[5]                ; soc:soc_i|per_spi:u_per_spi|spi_data[5]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.877      ;
; 0.612 ; soc:soc_i|per_spi:u_per_spi|rdata[3]                ; soc:soc_i|per_spi:u_per_spi|spi_data[3]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.072      ; 0.879      ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk_i ; -6.181 ; -2976.056         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk_i ; 0.149 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk_i ; -3.000 ; -1125.031                       ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_i'                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.181 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.241     ; 6.927      ;
; -6.136 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.244     ; 6.879      ;
; -6.127 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.237     ; 6.877      ;
; -6.105 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.241     ; 6.851      ;
; -6.100 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.239     ; 6.848      ;
; -6.077 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; 0.004      ; 7.090      ;
; -6.063 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.237     ; 6.813      ;
; -6.052 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.239     ; 6.800      ;
; -6.042 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a29~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.006     ; 7.045      ;
; -6.037 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 7.003      ;
; -6.034 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|riscv_core:core_i|if_addr_r[14]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.002     ; 7.019      ;
; -6.033 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.233     ; 6.787      ;
; -6.033 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.233     ; 6.787      ;
; -6.030 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.242     ; 6.775      ;
; -6.030 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a13~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.003     ; 7.036      ;
; -6.024 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.009     ; 7.024      ;
; -6.018 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 6.947      ;
; -6.008 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 6.952      ;
; -6.003 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.244     ; 6.746      ;
; -6.002 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.236     ; 6.753      ;
; -6.002 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.236     ; 6.753      ;
; -6.002 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a29~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 6.958      ;
; -5.994 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_i        ; clk_i       ; 1.000        ; -0.008     ; 6.995      ;
; -5.994 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|riscv_core:core_i|if_addr_r[14]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 6.932      ;
; -5.990 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a13~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.050     ; 6.949      ;
; -5.988 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a17~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.004     ; 6.993      ;
; -5.987 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 6.913      ;
; -5.985 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.241     ; 6.731      ;
; -5.984 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 6.937      ;
; -5.979 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.229     ; 6.737      ;
; -5.979 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.229     ; 6.737      ;
; -5.977 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 6.908      ;
; -5.975 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.231     ; 6.731      ;
; -5.975 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.231     ; 6.731      ;
; -5.970 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|riscv_core:core_i|if_addr_r[13]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.002     ; 6.955      ;
; -5.966 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|riscv_core:core_i|if_addr_r[12]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.002     ; 6.951      ;
; -5.966 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_0|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 6.939      ;
; -5.964 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 6.897      ;
; -5.962 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.233     ; 6.716      ;
; -5.962 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.233     ; 6.716      ;
; -5.957 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.231     ; 6.713      ;
; -5.957 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.231     ; 6.713      ;
; -5.954 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 6.902      ;
; -5.954 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 6.908      ;
; -5.951 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 6.880      ;
; -5.951 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_i        ; clk_i       ; 1.000        ; -0.017     ; 6.943      ;
; -5.949 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.237     ; 6.699      ;
; -5.948 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a17~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 6.906      ;
; -5.947 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a26~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.236     ; 6.698      ;
; -5.944 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 6.935      ;
; -5.943 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.241     ; 6.689      ;
; -5.942 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 6.873      ;
; -5.932 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a18~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.238     ; 6.681      ;
; -5.930 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|riscv_core:core_i|if_addr_r[13]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 6.868      ;
; -5.928 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 6.869      ;
; -5.926 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.240     ; 6.673      ;
; -5.926 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|riscv_core:core_i|if_addr_r[12]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 6.864      ;
; -5.926 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_0|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 6.852      ;
; -5.921 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a5~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.235     ; 6.673      ;
; -5.920 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.229     ; 6.678      ;
; -5.920 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.229     ; 6.678      ;
; -5.919 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a19~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 6.912      ;
; -5.917 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.233     ; 6.671      ;
; -5.912 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.244     ; 6.655      ;
; -5.911 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 6.856      ;
; -5.910 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 6.856      ;
; -5.905 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 6.838      ;
; -5.904 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.065     ; 6.848      ;
; -5.902 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|riscv_core:core_i|if_addr_r[11]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.002     ; 6.887      ;
; -5.898 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|riscv_core:core_i|if_addr_r[10]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.002     ; 6.883      ;
; -5.897 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 6.841      ;
; -5.892 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 6.838      ;
; -5.889 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.237     ; 6.639      ;
; -5.887 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.234     ; 6.640      ;
; -5.887 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.234     ; 6.640      ;
; -5.886 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a31~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.231     ; 6.642      ;
; -5.886 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a22~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.236     ; 6.637      ;
; -5.886 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; 0.002      ; 6.897      ;
; -5.885 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a3~porta_address_reg0  ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 6.879      ;
; -5.883 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a30~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.009     ; 6.883      ;
; -5.880 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a16~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.233     ; 6.634      ;
; -5.879 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a19~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 6.825      ;
; -5.873 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 6.799      ;
; -5.873 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; 0.004      ; 6.886      ;
; -5.872 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.241     ; 6.618      ;
; -5.872 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a20~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[12]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 6.800      ;
; -5.871 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.236     ; 6.622      ;
; -5.871 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[14]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.236     ; 6.622      ;
; -5.867 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a2~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[25]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.239     ; 6.615      ;
; -5.864 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; 0.001      ; 6.874      ;
; -5.863 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a27~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.229     ; 6.621      ;
; -5.862 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|riscv_core:core_i|if_addr_r[11]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 6.800      ;
; -5.860 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a28~porta_re_reg       ; soc:soc_i|riscv_core:core_i|id_imm_r[11]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.233     ; 6.614      ;
; -5.858 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; soc:soc_i|riscv_core:core_i|if_addr_r[10]                                                                         ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 6.796      ;
; -5.856 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a15~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.014     ; 6.851      ;
; -5.856 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a1~porta_address_reg0  ; clk_i        ; clk_i       ; 1.000        ; -0.008     ; 6.857      ;
; -5.856 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a23~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.007     ; 6.858      ;
; -5.855 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a4~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 6.803      ;
; -5.854 ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~portb_address_reg0 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a14~porta_address_reg0 ; clk_i        ; clk_i       ; 1.000        ; -0.005     ; 6.858      ;
; -5.851 ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~porta_re_reg        ; soc:soc_i|riscv_core:core_i|id_imm_r[13]                                                                          ; clk_i        ; clk_i       ; 1.000        ; -0.233     ; 6.605      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_i'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.149 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[3]         ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a25~portb_address_reg0 ; clk_i        ; clk_i       ; 0.000        ; 0.221      ; 0.474      ;
; 0.162 ; soc:soc_i|riscv_core:core_i|ex_mem_data_r[6]        ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a6~portb_datain_reg0   ; clk_i        ; clk_i       ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[2]         ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~portb_address_reg0  ; clk_i        ; clk_i       ; 0.000        ; 0.227      ; 0.493      ;
; 0.163 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[9]         ; soc:soc_i|memory:memory_i|altsyncram:altsyncram_i|altsyncram_ees2:auto_generated|ram_block1a9~portb_address_reg0  ; clk_i        ; clk_i       ; 0.000        ; 0.228      ; 0.495      ;
; 0.178 ; soc:soc_i|riscv_core:core_i|id_imm_r[0]             ; soc:soc_i|riscv_core:core_i|id_imm_r[0]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_DIV     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_DIV                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; soc:soc_i|riscv_core:core_i|id_lock_r               ; soc:soc_i|riscv_core:core_i|id_lock_r                                                                             ; clk_i        ; clk_i       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; soc:soc_i|riscv_core:core_i|if_pc_r[0]              ; soc:soc_i|riscv_core:core_i|if_pc_r[0]                                                                            ; clk_i        ; clk_i       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; soc:soc_i|riscv_core:core_i|ex_rd_index_r[1]        ; soc:soc_i|riscv_core:core_i|altsyncram:reg_r_rtl_1|altsyncram_4pd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_i        ; clk_i       ; 0.000        ; 0.217      ; 0.499      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[0]         ; soc:soc_i|riscv_core:core_i|ex_alu_res_r[0]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_BYTE ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_BYTE                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_HALF ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_HALF                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|id_hazard_r             ; soc:soc_i|riscv_core:core_i|id_hazard_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|id_branch_r.BR_JUMP     ; soc:soc_i|riscv_core:core_i|id_branch_r.BR_JUMP                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SUB                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_ADD     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_ADD                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_REM     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_REM                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_MULL    ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_MULL                                                                  ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_AUIPC   ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_AUIPC                                                                 ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; soc:soc_i|riscv_core:core_i|id_mem_size_r.SIZE_BYTE ; soc:soc_i|riscv_core:core_i|id_mem_size_r.SIZE_BYTE                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[0]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[9]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[9]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|tx_ready_r            ; soc:soc_i|per_uart:per_uart_i|tx_ready_r                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[2]       ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[0]       ; soc:soc_i|per_uart:per_uart_i|tx_bit_cnt_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|rx_ready_r            ; soc:soc_i|per_uart:per_uart_i|rx_ready_r                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|rx_done_r             ; soc:soc_i|per_uart:per_uart_i|rx_done_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[0]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[3]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[3]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[1]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[2]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|riscv_core:core_i|mul_busy_r              ; soc:soc_i|riscv_core:core_i|mul_busy_r                                                                            ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|riscv_core:core_i|div_busy_r              ; soc:soc_i|riscv_core:core_i|div_busy_r                                                                            ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|riscv_core:core_i|div_ready_r             ; soc:soc_i|riscv_core:core_i|div_ready_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc:soc_i|riscv_core:core_i|mul_ready_r             ; soc:soc_i|riscv_core:core_i|mul_ready_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; soc:soc_i|per_spi:u_per_spi|spi_clk                 ; soc:soc_i|per_spi:u_per_spi|spi_clk                                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_spi:u_per_spi|bit_index[3]            ; soc:soc_i|per_spi:u_per_spi|bit_index[3]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_spi:u_per_spi|bit_index[2]            ; soc:soc_i|per_spi:u_per_spi|bit_index[2]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_spi:u_per_spi|bit_index[1]            ; soc:soc_i|per_spi:u_per_spi|bit_index[1]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_spi:u_per_spi|bit_index[0]            ; soc:soc_i|per_spi:u_per_spi|bit_index[0]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[31]        ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[31]                                                                      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[30]        ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[30]                                                                      ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[3]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[3]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[2]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[2]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[1]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[1]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[0]         ; soc:soc_i|per_gpio:per_gpio_i|gpio_out_r[0]                                                                       ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_timer:perb_timer_i|timer_overflow_r   ; soc:soc_i|per_timer:perb_timer_i|timer_overflow_r                                                                 ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_timer:perb_timer_i|timer_enabled_r    ; soc:soc_i|per_timer:perb_timer_i|timer_enabled_r                                                                  ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_spi:u_per_spi|spi_ctrl[0]             ; soc:soc_i|per_spi:u_per_spi|spi_ctrl[0]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_timer:per_timer_i|timer_enabled_r     ; soc:soc_i|per_timer:per_timer_i|timer_enabled_r                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_timer:per_timer_i|timer_overflow_r    ; soc:soc_i|per_timer:per_timer_i|timer_overflow_r                                                                  ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_WORD ; soc:soc_i|riscv_core:core_i|ex_mem_size_r.SIZE_WORD                                                               ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|per_spi:u_per_spi|en                      ; soc:soc_i|per_spi:u_per_spi|en                                                                                    ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_r                                             ; reset_r                                                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR     ; soc:soc_i|riscv_core:core_i|id_alu_op_r.ALU_SHR                                                                   ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc:soc_i|riscv_core:core_i|sh_busy_r               ; soc:soc_i|riscv_core:core_i|sh_busy_r                                                                             ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[7]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[6]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[9]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[8]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[2]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[0]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[0]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[3]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; soc:soc_i|per_spi:u_per_spi|rdata[7]                ; soc:soc_i|per_spi:u_per_spi|spi_data[7]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[3]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[2]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[6]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[5]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[3]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[3]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[4]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[3]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[4]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[4]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[6]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[6]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[7]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[6]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[1]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[0]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[1]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[1]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[5]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[4]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; soc:soc_i|per_spi:u_per_spi|rdata[6]                ; soc:soc_i|per_spi:u_per_spi|spi_data[6]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[2]       ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[5]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[5]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[7]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[7]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; soc:soc_i|per_spi:u_per_spi|rdata[2]                ; soc:soc_i|per_spi:u_per_spi|spi_data[2]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; soc:soc_i|per_spi:u_per_spi|rdata[1]                ; soc:soc_i|per_spi:u_per_spi|spi_data[1]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[2]       ; soc:soc_i|per_uart:per_uart_i|rx_data_r[2]                                                                        ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; soc:soc_i|riscv_core:core_i|sh_res_r[22]            ; soc:soc_i|riscv_core:core_i|sh_res_r[21]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; soc:soc_i|riscv_core:core_i|sh_res_r[9]             ; soc:soc_i|riscv_core:core_i|sh_res_r[8]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; soc:soc_i|riscv_core:core_i|sh_res_r[18]            ; soc:soc_i|riscv_core:core_i|sh_res_r[17]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; soc:soc_i|riscv_core:core_i|div_rem_r[2]            ; soc:soc_i|riscv_core:core_i|div_rem_r[3]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[0]       ; soc:soc_i|per_uart:per_uart_i|rx_bit_cnt_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; soc:soc_i|riscv_core:core_i|sh_res_r[15]            ; soc:soc_i|riscv_core:core_i|sh_res_r[16]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; soc:soc_i|per_spi:u_per_spi|rdata[4]                ; soc:soc_i|per_spi:u_per_spi|rdata[5]                                                                              ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; soc:soc_i|riscv_core:core_i|ex_mem_data_r[23]       ; soc:soc_i|per_spi:u_per_spi|spi_data[23]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; soc:soc_i|riscv_core:core_i|ex_mem_data_r[21]       ; soc:soc_i|per_spi:u_per_spi|spi_data[21]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; soc:soc_i|riscv_core:core_i|sh_res_r[19]            ; soc:soc_i|riscv_core:core_i|sh_res_r[18]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; soc:soc_i|riscv_core:core_i|sh_res_r[19]            ; soc:soc_i|riscv_core:core_i|sh_res_r[20]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; soc:soc_i|riscv_core:core_i|sh_res_r[10]            ; soc:soc_i|riscv_core:core_i|sh_res_r[11]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; soc:soc_i|riscv_core:core_i|sh_res_r[23]            ; soc:soc_i|riscv_core:core_i|sh_res_r[22]                                                                          ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.332      ;
; 0.214 ; soc:soc_i|riscv_core:core_i|sh_busy_r               ; soc:soc_i|riscv_core:core_i|sh_res_r[0]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.334      ;
; 0.219 ; soc:soc_i|per_timer:per_timer_i|timer_enabled_r     ; soc:soc_i|per_timer:per_timer_i|reg_data_r[1]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.339      ;
; 0.223 ; soc:soc_i|per_uart:per_uart_i|rx_shifter_r[8]       ; soc:soc_i|per_uart:per_uart_i|rx_done_r                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.344      ;
; 0.252 ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[4]       ; soc:soc_i|per_uart:per_uart_i|tx_shifter_r[3]                                                                     ; clk_i        ; clk_i       ; 0.000        ; 0.037      ; 0.373      ;
; 0.258 ; soc:soc_i|per_spi:u_per_spi|rdata[5]                ; soc:soc_i|per_spi:u_per_spi|spi_data[5]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; soc:soc_i|per_spi:u_per_spi|rdata[5]                ; soc:soc_i|per_spi:u_per_spi|rdata[6]                                                                              ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; soc:soc_i|per_spi:u_per_spi|rdata[3]                ; soc:soc_i|per_spi:u_per_spi|rdata[4]                                                                              ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; soc:soc_i|per_spi:u_per_spi|rdata[3]                ; soc:soc_i|per_spi:u_per_spi|spi_data[3]                                                                           ; clk_i        ; clk_i       ; 0.000        ; 0.036      ; 0.381      ;
+-------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -16.015   ; 0.149 ; N/A      ; N/A     ; -3.201              ;
;  clk_i           ; -16.015   ; 0.149 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -8123.967 ; 0.0   ; 0.0      ; 0.0     ; -1994.541           ;
;  clk_i           ; -8123.967 ; 0.000 ; N/A      ; N/A     ; -1994.541           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_o[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_o[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_o[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_o[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_lcd_reset ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_lcd_a0    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_ss        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_i                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_i[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_i[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_i[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_i[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx_i               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_o[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_o[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led_o[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led_o[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_lcd_reset ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tft_lcd_a0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_o[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_o[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led_o[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led_o[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_lcd_reset ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tft_lcd_a0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_o[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_o[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_o[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_o[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_lcd_reset ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tft_lcd_a0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_i      ; clk_i    ; 4633847  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_i      ; clk_i    ; 4633847  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk_i  ; clk_i ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; button_i[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_i[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_i[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_i[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx_i   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; led_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_lcd_a0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_lcd_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; button_i[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_i[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_i[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_i[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx_i   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; led_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_lcd_a0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_lcd_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Dec 26 18:08:22 2021
Info: Command: quartus_sta riscv -c riscv
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_i clk_i
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.015           -8123.967 clk_i 
Info (332146): Worst-case hold slack is 0.424
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.424               0.000 clk_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1994.541 clk_i 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.864           -7497.209 clk_i 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 clk_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1994.541 clk_i 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.181           -2976.056 clk_i 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 clk_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1125.031 clk_i 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Sun Dec 26 18:08:25 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


