Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 19 11:26:36 2025
| Host         : 25STC151L19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     102         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   39          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (103)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: bdb/div1/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bdb/l_btn/btn_shift_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/clock_slow/counter_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (103)
--------------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.957        0.000                      0                  287        0.119        0.000                      0                  287        3.750        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.957        0.000                      0                  287        0.119        0.000                      0                  287        3.750        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.931ns (31.960%)  route 4.111ns (68.040%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.318     9.986    mult/Ibus_data[9]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.312 r  mult/S1[2][7]_i_7/O
                         net (fo=1, routed)           0.000    10.312    bdb/l_btn/S1_reg[2][7][0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 r  bdb/l_btn/S1_reg[2][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    bdb/l_btn/S1_reg[2][7]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  bdb/l_btn/S1_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    bdb/l_btn/S1_reg[2][11]_i_1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.199 r  bdb/l_btn/S1_reg[2][13]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.199    mult/S1_reg[2][13]_0[8]
    SLICE_X3Y36          FDRE                                         r  mult/S1_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    mult/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  mult/S1_reg[2][12]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.062    15.156    mult/S1_reg[2][12]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.928ns (31.927%)  route 4.111ns (68.073%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.318     9.986    mult/Ibus_data[9]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.312 r  mult/S1[2][7]_i_7/O
                         net (fo=1, routed)           0.000    10.312    bdb/l_btn/S1_reg[2][7][0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 r  bdb/l_btn/S1_reg[2][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    bdb/l_btn/S1_reg[2][7]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.196 r  bdb/l_btn/S1_reg[2][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.196    mult/S1_reg[2][13]_0[5]
    SLICE_X3Y35          FDRE                                         r  mult/S1_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    mult/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  mult/S1_reg[2][9]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.156    mult/S1_reg[2][9]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.907ns (31.689%)  route 4.111ns (68.311%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.318     9.986    mult/Ibus_data[9]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.312 r  mult/S1[2][7]_i_7/O
                         net (fo=1, routed)           0.000    10.312    bdb/l_btn/S1_reg[2][7][0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 r  bdb/l_btn/S1_reg[2][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    bdb/l_btn/S1_reg[2][7]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.175 r  bdb/l_btn/S1_reg[2][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.175    mult/S1_reg[2][13]_0[7]
    SLICE_X3Y35          FDRE                                         r  mult/S1_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    mult/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  mult/S1_reg[2][11]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.156    mult/S1_reg[2][11]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.865ns (31.209%)  route 4.111ns (68.791%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.318     9.986    mult/Ibus_data[9]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.312 r  mult/S1[2][7]_i_7/O
                         net (fo=1, routed)           0.000    10.312    bdb/l_btn/S1_reg[2][7][0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 r  bdb/l_btn/S1_reg[2][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    bdb/l_btn/S1_reg[2][7]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  bdb/l_btn/S1_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    bdb/l_btn/S1_reg[2][11]_i_1_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.133 r  bdb/l_btn/S1_reg[2][13]_i_1/CO[1]
                         net (fo=1, routed)           0.000    11.133    mult/S1_reg[2][13]_0[9]
    SLICE_X3Y36          FDRE                                         r  mult/S1_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    mult/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  mult/S1_reg[2][13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.046    15.140    mult/S1_reg[2][13]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.833ns (30.839%)  route 4.111ns (69.161%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.318     9.986    mult/Ibus_data[9]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.312 r  mult/S1[2][7]_i_7/O
                         net (fo=1, routed)           0.000    10.312    bdb/l_btn/S1_reg[2][7][0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 r  bdb/l_btn/S1_reg[2][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    bdb/l_btn/S1_reg[2][7]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.101 r  bdb/l_btn/S1_reg[2][11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.101    mult/S1_reg[2][13]_0[6]
    SLICE_X3Y35          FDRE                                         r  mult/S1_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    mult/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  mult/S1_reg[2][10]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.156    mult/S1_reg[2][10]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.817ns (30.652%)  route 4.111ns (69.348%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.318     9.986    mult/Ibus_data[9]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.312 r  mult/S1[2][7]_i_7/O
                         net (fo=1, routed)           0.000    10.312    bdb/l_btn/S1_reg[2][7][0]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.862 r  bdb/l_btn/S1_reg[2][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    bdb/l_btn/S1_reg[2][7]_i_1_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.085 r  bdb/l_btn/S1_reg[2][11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.085    mult/S1_reg[2][13]_0[4]
    SLICE_X3Y35          FDRE                                         r  mult/S1_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    mult/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  mult/S1_reg[2][8]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.156    mult/S1_reg[2][8]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.931ns (33.037%)  route 3.914ns (66.963%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.121     9.789    mult/Ibus_data[9]
    SLICE_X7Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.115 r  mult/S1[0][3]_i_7/O
                         net (fo=1, routed)           0.000    10.115    bdb/l_btn/S1_reg[0][3][0]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.665 r  bdb/l_btn/S1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.665    bdb/l_btn/S1_reg[0][3]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  bdb/l_btn/S1_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.779    bdb/l_btn/S1_reg[0][7]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.002 r  bdb/l_btn/S1_reg[0][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.002    mult/S1_reg[0][9]_0[8]
    SLICE_X7Y36          FDRE                                         r  mult/S1_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.512    14.853    mult/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  mult/S1_reg[0][8]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.062    15.140    mult/S1_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.928ns (33.002%)  route 3.914ns (66.998%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.121     9.789    mult/Ibus_data[9]
    SLICE_X7Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.115 r  mult/S1[0][3]_i_7/O
                         net (fo=1, routed)           0.000    10.115    bdb/l_btn/S1_reg[0][3][0]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.665 r  bdb/l_btn/S1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.665    bdb/l_btn/S1_reg[0][3]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.999 r  bdb/l_btn/S1_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.999    mult/S1_reg[0][9]_0[5]
    SLICE_X7Y35          FDRE                                         r  mult/S1_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.512    14.853    mult/clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  mult/S1_reg[0][5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.062    15.140    mult/S1_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.907ns (32.761%)  route 3.914ns (67.239%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.121     9.789    mult/Ibus_data[9]
    SLICE_X7Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.115 r  mult/S1[0][3]_i_7/O
                         net (fo=1, routed)           0.000    10.115    bdb/l_btn/S1_reg[0][3][0]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.665 r  bdb/l_btn/S1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.665    bdb/l_btn/S1_reg[0][3]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.978 r  bdb/l_btn/S1_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.978    mult/S1_reg[0][9]_0[7]
    SLICE_X7Y35          FDRE                                         r  mult/S1_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.512    14.853    mult/clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  mult/S1_reg[0][7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.062    15.140    mult/S1_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/S1_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.865ns (32.272%)  route 3.914ns (67.728%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.121     9.789    mult/Ibus_data[9]
    SLICE_X7Y34          LUT4 (Prop_lut4_I0_O)        0.326    10.115 r  mult/S1[0][3]_i_7/O
                         net (fo=1, routed)           0.000    10.115    bdb/l_btn/S1_reg[0][3][0]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.665 r  bdb/l_btn/S1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.665    bdb/l_btn/S1_reg[0][3]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.779 r  bdb/l_btn/S1_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.779    bdb/l_btn/S1_reg[0][7]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.936 r  bdb/l_btn/S1_reg[0][9]_i_1/CO[1]
                         net (fo=1, routed)           0.000    10.936    mult/S1_reg[0][9]_0[9]
    SLICE_X7Y36          FDRE                                         r  mult/S1_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.512    14.853    mult/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  mult/S1_reg[0][9]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.046    15.124    mult/S1_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  4.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_13_13/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.740%)  route 0.303ns (68.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.303     1.921    IM/mem_reg_0_15_13_13/A0
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    IM/mem_reg_0_15_13_13/WCLK
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.802    IM/mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_14_14/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.740%)  route 0.303ns (68.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.303     1.921    IM/mem_reg_0_15_14_14/A0
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_14_14/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    IM/mem_reg_0_15_14_14/WCLK
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.802    IM/mem_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_15_15/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.740%)  route 0.303ns (68.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.303     1.921    IM/mem_reg_0_15_15_15/A0
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_15_15/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    IM/mem_reg_0_15_15_15/WCLK
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.802    IM/mem_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.740%)  route 0.303ns (68.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          0.303     1.921    IM/mem_reg_0_15_1_1/A0
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    IM/mem_reg_0_15_1_1/WCLK
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.802    IM/mem_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mult/S2_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult/P_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.589     1.472    mult/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  mult/S2_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mult/S2_reg[0][3]/Q
                         net (fo=1, routed)           0.122     1.735    mult/S2_reg[0][3]
    SLICE_X4Y34          FDRE                                         r  mult/P_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.858     1.985    mult/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  mult/P_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.070     1.555    mult/P_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_13_13/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.186%)  route 0.311ns (68.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          0.311     1.929    IM/mem_reg_0_15_13_13/A2
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    IM/mem_reg_0_15_13_13/WCLK
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.746    IM/mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_14_14/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.186%)  route 0.311ns (68.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          0.311     1.929    IM/mem_reg_0_15_14_14/A2
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_14_14/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    IM/mem_reg_0_15_14_14/WCLK
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.746    IM/mem_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_15_15/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.186%)  route 0.311ns (68.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          0.311     1.929    IM/mem_reg_0_15_15_15/A2
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_15_15/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    IM/mem_reg_0_15_15_15/WCLK
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.746    IM/mem_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.186%)  route 0.311ns (68.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          0.311     1.929    IM/mem_reg_0_15_1_1/A2
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    IM/mem_reg_0_15_1_1/WCLK
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.746    IM/mem_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IM/mem_reg_0_15_13_13/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.082%)  route 0.380ns (72.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.380     1.998    IM/mem_reg_0_15_13_13/A1
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    IM/mem_reg_0_15_13_13/WCLK
    SLICE_X2Y39          RAMS32                                       r  IM/mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.801    IM/mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y38    IOcont/disp_ID_ODb_reg_C/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X8Y38    IOcont/disp_ID_ODb_reg_P/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y40    addrcont/addr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y40    addrcont/addr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y40    addrcont/addr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y40    addrcont/addr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y41    addrcont/dec/step_tm1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y41    addrcont/dec/step_tm2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y42    addrcont/inc/step_tm1_reg/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    IM/mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    IM/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y35    IM/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    IM/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y39    IM/mem_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.425ns  (logic 5.029ns (28.864%)  route 12.395ns (71.136%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.371     5.665    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.789 r  bdb/l_btn/mem_reg_0_15_10_10_i_1__0/O
                         net (fo=14, routed)          1.352     7.141    IOcont/Ibus_data[10]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     7.265 r  IOcont/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.174     8.438    IOcont/disp_data[10]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     8.562 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.112     9.675    IOcont/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.153     9.828 r  IOcont/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.859    13.686    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    17.425 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.425    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.366ns  (logic 5.255ns (30.261%)  route 12.111ns (69.739%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.892     6.185    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.150     6.335 r  bdb/l_btn/mem_reg_0_15_8_8_i_1__0/O
                         net (fo=10, routed)          1.256     7.591    IOcont/Ibus_data[8]
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.332     7.923 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.953     8.876    IOcont/disp_data[8]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.000 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857     9.856    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.150    10.006 r  IOcont/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.626    13.633    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    17.366 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.366    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.188ns  (logic 5.268ns (30.648%)  route 11.920ns (69.352%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.892     6.185    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.150     6.335 r  bdb/l_btn/mem_reg_0_15_8_8_i_1__0/O
                         net (fo=10, routed)          1.256     7.591    IOcont/Ibus_data[8]
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.332     7.923 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.953     8.876    IOcont/disp_data[8]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.000 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.847     9.846    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.152     9.998 r  IOcont/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.446    13.444    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    17.188 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.188    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.106ns  (logic 4.766ns (27.864%)  route 12.340ns (72.136%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.371     5.665    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X6Y34          LUT3 (Prop_lut3_I0_O)        0.124     5.789 r  bdb/l_btn/mem_reg_0_15_10_10_i_1__0/O
                         net (fo=14, routed)          1.352     7.141    IOcont/Ibus_data[10]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     7.265 r  IOcont/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.174     8.438    IOcont/disp_data[10]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     8.562 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.112     9.675    IOcont/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.799 r  IOcont/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.803    13.602    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.106 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.106    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.983ns  (logic 5.032ns (29.626%)  route 11.952ns (70.374%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.892     6.185    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.150     6.335 r  bdb/l_btn/mem_reg_0_15_8_8_i_1__0/O
                         net (fo=10, routed)          1.256     7.591    IOcont/Ibus_data[8]
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.332     7.923 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.953     8.876    IOcont/disp_data[8]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.000 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.847     9.846    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     9.970 r  IOcont/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.477    13.448    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.983 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.983    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.979ns  (logic 5.031ns (29.631%)  route 11.948ns (70.369%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.892     6.185    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.150     6.335 f  bdb/l_btn/mem_reg_0_15_8_8_i_1__0/O
                         net (fo=10, routed)          1.256     7.591    IOcont/Ibus_data[8]
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.332     7.923 f  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.953     8.876    IOcont/disp_data[8]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.000 f  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857     9.856    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.980 r  IOcont/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.464    13.444    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.979 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.979    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.279ns  (logic 4.773ns (29.319%)  route 11.506ns (70.681%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.616     5.909    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.124     6.033 r  bdb/l_btn/mem_reg_0_15_1_1_i_1__0/O
                         net (fo=10, routed)          1.246     7.280    IOcont/Ibus_data[1]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     7.404 r  IOcont/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.021     8.424    IOcont/disp_data[1]
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.548 r  IOcont/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.106     9.654    IOcont/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.778 r  IOcont/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.990    12.768    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.279 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.279    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.238ns  (logic 4.408ns (33.298%)  route 8.830ns (66.702%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          1.973     5.267    bdb/r_btn/led_OBUF[8]
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.124     5.391 r  bdb/r_btn/led_OBUF[12]_inst_i_1/O
                         net (fo=17, routed)          4.330     9.720    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.238 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.238    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.918ns  (logic 4.397ns (34.041%)  route 8.520ns (65.959%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          1.528     4.821    bdb/r_btn/led_OBUF[8]
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  bdb/r_btn/led_OBUF[13]_inst_i_1/O
                         net (fo=17, routed)          4.465     9.410    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.918 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.918    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.225ns  (logic 4.644ns (37.985%)  route 7.581ns (62.015%))
  Logic Levels:           5  (FDRE=1 LUT1=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          1.973     5.267    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.150     5.417 r  bdb/l_btn/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.081     8.497    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.728    12.225 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.225    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/c_btn/btn_shift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/c_btn/btn_shift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  bdb/c_btn/btn_shift_reg[4]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/c_btn/btn_shift_reg[4]/Q
                         net (fo=2, routed)           0.073     0.201    bdb/c_btn/btn_shift_reg_n_0_[4]
    SLICE_X6Y31          FDRE                                         r  bdb/c_btn/btn_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/r_btn/btn_shift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[4]/C
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[4]/Q
                         net (fo=2, routed)           0.119     0.247    bdb/r_btn/btn_shift_reg_n_0_[4]
    SLICE_X7Y29          FDRE                                         r  bdb/r_btn/btn_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.148ns (58.611%)  route 0.105ns (41.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[9]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bdb/l_btn/btn_shift_reg[9]/Q
                         net (fo=2, routed)           0.105     0.253    bdb/l_btn/btn_shift_reg_n_0_[9]
    SLICE_X8Y41          FDRE                                         r  bdb/l_btn/btn_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/r_btn/btn_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.821%)  route 0.129ns (50.179%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[6]/C
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[6]/Q
                         net (fo=2, routed)           0.129     0.257    bdb/r_btn/btn_shift_reg_n_0_[6]
    SLICE_X6Y28          FDRE                                         r  bdb/r_btn/btn_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/c_btn/btn_shift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/c_btn/btn_shift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  bdb/c_btn/btn_shift_reg[1]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/c_btn/btn_shift_reg[1]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/c_btn/btn_shift_reg_n_0_[1]
    SLICE_X7Y31          FDRE                                         r  bdb/c_btn/btn_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/u_btn/btn_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[6]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/u_btn/btn_shift_reg[6]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/u_btn/btn_shift[6]
    SLICE_X0Y41          FDRE                                         r  bdb/u_btn/btn_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/c_btn/btn_shift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/c_btn/btn_shift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  bdb/c_btn/btn_shift_reg[2]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/c_btn/btn_shift_reg[2]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/c_btn/btn_shift_reg_n_0_[2]
    SLICE_X7Y31          FDRE                                         r  bdb/c_btn/btn_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/r_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[5]/C
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    bdb/r_btn/btn_shift_reg_n_0_[5]
    SLICE_X7Y29          FDRE                                         r  bdb/r_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/r_btn/btn_shift_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.083%)  route 0.138ns (51.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[9]/C
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bdb/r_btn/btn_shift_reg[9]/Q
                         net (fo=2, routed)           0.138     0.266    bdb/r_btn/btn_shift_reg_n_0_[9]
    SLICE_X7Y29          FDRE                                         r  bdb/r_btn/btn_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bdb/l_btn/btn_shift_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[8]/C
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/l_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.128     0.269    bdb/l_btn/btn_shift_reg_n_0_[8]
    SLICE_X8Y41          FDRE                                         r  bdb/l_btn/btn_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.631ns  (logic 4.796ns (32.782%)  route 9.835ns (67.218%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          1.747     7.360    IM/mem_reg_0_15_10_10/A2
    SLICE_X6Y35          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.077     7.437 r  IM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           0.591     8.029    bdb/l_btn/mem_reg_0_15_15_15[10]
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.153 r  bdb/l_btn/mem_reg_0_15_10_10_i_1__0/O
                         net (fo=14, routed)          1.352     9.505    IOcont/Ibus_data[10]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.629 r  IOcont/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.174    10.802    IOcont/disp_data[10]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.926 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.112    12.038    IOcont/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.153    12.191 r  IOcont/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.859    16.050    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    19.789 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.789    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.313ns  (logic 4.533ns (31.674%)  route 9.779ns (68.326%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          1.747     7.360    IM/mem_reg_0_15_10_10/A2
    SLICE_X6Y35          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.077     7.437 r  IM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           0.591     8.029    bdb/l_btn/mem_reg_0_15_15_15[10]
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.153 r  bdb/l_btn/mem_reg_0_15_10_10_i_1__0/O
                         net (fo=14, routed)          1.352     9.505    IOcont/Ibus_data[10]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.629 r  IOcont/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.174    10.802    IOcont/disp_data[10]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.926 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.112    12.038    IOcont/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124    12.162 r  IOcont/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.803    15.966    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.470 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.470    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.243ns  (logic 5.054ns (35.485%)  route 9.189ns (64.515%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          1.567     7.180    IM/mem_reg_0_15_8_8/A0
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.107     7.288 r  IM/mem_reg_0_15_8_8/SP/O
                         net (fo=1, routed)           0.930     8.218    bdb/l_btn/mem_reg_0_15_15_15[8]
    SLICE_X1Y35          LUT3 (Prop_lut3_I1_O)        0.152     8.370 r  bdb/l_btn/mem_reg_0_15_8_8_i_1__0/O
                         net (fo=10, routed)          1.256     9.625    IOcont/Ibus_data[8]
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.332     9.957 r  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.953    10.910    IOcont/disp_data[8]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.124    11.034 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857    11.891    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.150    12.041 r  IOcont/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.626    15.667    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    19.400 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.400    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.169ns  (logic 4.801ns (33.882%)  route 9.369ns (66.118%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          1.747     7.360    IM/mem_reg_0_15_10_10/A2
    SLICE_X6Y35          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.077     7.437 r  IM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           0.591     8.029    bdb/l_btn/mem_reg_0_15_15_15[10]
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.153 r  bdb/l_btn/mem_reg_0_15_10_10_i_1__0/O
                         net (fo=14, routed)          1.352     9.505    IOcont/Ibus_data[10]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.629 r  IOcont/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.174    10.802    IOcont/disp_data[10]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.926 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.059    11.985    IOcont/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.152    12.137 r  IOcont/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.446    15.583    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    19.327 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.327    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.965ns  (logic 4.565ns (32.687%)  route 9.400ns (67.313%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          1.747     7.360    IM/mem_reg_0_15_10_10/A2
    SLICE_X6Y35          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.077     7.437 r  IM/mem_reg_0_15_10_10/SP/O
                         net (fo=1, routed)           0.591     8.029    bdb/l_btn/mem_reg_0_15_15_15[10]
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.124     8.153 r  bdb/l_btn/mem_reg_0_15_10_10_i_1__0/O
                         net (fo=14, routed)          1.352     9.505    IOcont/Ibus_data[10]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     9.629 r  IOcont/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.174    10.802    IOcont/disp_data[10]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124    10.926 r  IOcont/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.059    11.985    IOcont/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124    12.109 r  IOcont/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.477    15.586    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    19.122 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.122    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.856ns  (logic 4.830ns (34.859%)  route 9.026ns (65.141%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          1.567     7.180    IM/mem_reg_0_15_8_8/A0
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.107     7.288 f  IM/mem_reg_0_15_8_8/SP/O
                         net (fo=1, routed)           0.930     8.218    bdb/l_btn/mem_reg_0_15_15_15[8]
    SLICE_X1Y35          LUT3 (Prop_lut3_I1_O)        0.152     8.370 f  bdb/l_btn/mem_reg_0_15_8_8_i_1__0/O
                         net (fo=10, routed)          1.256     9.625    IOcont/Ibus_data[8]
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.332     9.957 f  IOcont/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.953    10.910    IOcont/disp_data[8]
    SLICE_X8Y34          LUT6 (Prop_lut6_I5_O)        0.124    11.034 f  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857    11.891    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.124    12.015 r  IOcont/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.464    15.479    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.014 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.014    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.463ns  (logic 4.803ns (35.673%)  route 8.660ns (64.327%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          1.790     7.404    IM/mem_reg_0_15_9_9/A1
    SLICE_X2Y33          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.514 r  IM/mem_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           1.003     8.516    bdb/l_btn/mem_reg_0_15_15_15[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.152     8.668 r  bdb/l_btn/mem_reg_0_15_9_9_i_1__0/O
                         net (fo=14, routed)          1.320     9.988    IOcont/Ibus_data[9]
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.326    10.314 r  IOcont/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.452    10.766    IOcont/disp_data[9]
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124    10.890 r  IOcont/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.106    11.995    IOcont/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.124    12.119 r  IOcont/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.990    15.110    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.620 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.620    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 4.350ns (44.713%)  route 5.379ns (55.287%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.632     5.153    IOcont/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  IOcont/disp_ID_ODb_reg_C/Q
                         net (fo=17, routed)          1.274     6.883    IOcont/disp_ID_ODb_reg_C_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.150     7.033 r  IOcont/led_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           4.105    11.138    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.744    14.883 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.883    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.719ns  (logic 3.961ns (51.309%)  route 3.759ns (48.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          3.759     9.372    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.877 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.877    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 3.957ns (55.832%)  route 3.130ns (44.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.636     5.157    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          3.130     8.744    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.245 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.245    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addrcont/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.372ns (74.549%)  route 0.468ns (25.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[1]/Q
                         net (fo=38, routed)          0.468     2.086    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.317 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.317    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.351ns (59.537%)  route 0.918ns (40.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[3]/Q
                         net (fo=38, routed)          0.918     2.536    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.747 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.747    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.343ns (57.289%)  route 1.001ns (42.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[2]/Q
                         net (fo=38, routed)          1.001     2.619    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.822 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.822    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addrcont/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.347ns (51.085%)  route 1.290ns (48.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  addrcont/addr_reg[0]/Q
                         net (fo=39, routed)          1.290     2.908    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.114 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.114    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.150ns  (logic 1.511ns (47.960%)  route 1.639ns (52.040%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    IOcont/clk_IBUF_BUFG
    SLICE_X8Y38          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=17, routed)          0.358     1.969    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.045     2.014 r  IOcont/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.089     2.103    IOcont/disp_data[0]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.045     2.148 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.171     2.319    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.045     2.364 r  IOcont/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.021     3.385    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.597 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.597    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.382ns  (logic 1.490ns (44.068%)  route 1.892ns (55.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    IOcont/clk_IBUF_BUFG
    SLICE_X8Y38          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=17, routed)          0.305     1.916    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.046     1.962 r  IOcont/led_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           1.587     3.549    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.280     4.829 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.829    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.526ns  (logic 1.505ns (42.672%)  route 2.021ns (57.328%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    IOcont/clk_IBUF_BUFG
    SLICE_X8Y38          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=17, routed)          0.358     1.969    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.045     2.014 r  IOcont/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.089     2.103    IOcont/disp_data[0]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.045     2.148 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.180     2.328    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.045     2.373 r  IOcont/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.394     3.767    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.973 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.973    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.543ns  (logic 1.535ns (43.338%)  route 2.007ns (56.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    IOcont/clk_IBUF_BUFG
    SLICE_X8Y38          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=17, routed)          0.358     1.969    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.045     2.014 r  IOcont/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.089     2.103    IOcont/disp_data[0]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.045     2.148 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.315     2.463    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.045     2.508 r  IOcont/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.245     3.754    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.990 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.990    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.551ns  (logic 1.535ns (43.229%)  route 2.016ns (56.771%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    IOcont/clk_IBUF_BUFG
    SLICE_X8Y38          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=17, routed)          0.358     1.969    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.045     2.014 f  IOcont/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.089     2.103    IOcont/disp_data[0]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.045     2.148 f  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.320     2.468    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.045     2.513 r  IOcont/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.249     3.762    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.998 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.998    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.606ns  (logic 1.593ns (44.176%)  route 2.013ns (55.824%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    IOcont/clk_IBUF_BUFG
    SLICE_X8Y38          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  IOcont/disp_ID_ODb_reg_P/Q
                         net (fo=17, routed)          0.358     1.969    IOcont/disp_ID_ODb_reg_P_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.045     2.014 r  IOcont/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.089     2.103    IOcont/disp_data[0]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.045     2.148 r  IOcont/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.315     2.463    IOcont/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.045     2.508 r  IOcont/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.251     3.759    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.294     5.053 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.053    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.565ns  (logic 2.023ns (23.620%)  route 6.542ns (76.380%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.820     6.114    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.152     6.266 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=10, routed)          1.194     7.460    mult/Ibus_data[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.332     7.792 r  mult/S1[3][13]_i_8/O
                         net (fo=1, routed)           0.000     7.792    bdb/l_btn/S1_reg[3][13][1]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.342 r  bdb/l_btn/S1_reg[3][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    bdb/l_btn/S1_reg[3][13]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.565 r  bdb/l_btn/S1_reg[3][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.565    mult/D[8]
    SLICE_X3Y39          FDRE                                         r  mult/S1_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.517     4.858    mult/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mult/S1_reg[3][14]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.787ns (20.996%)  route 6.724ns (79.004%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.894     6.187    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124     6.311 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=17, routed)          1.303     7.614    mult/Ibus_data[2]
    SLICE_X5Y38          LUT4 (Prop_lut4_I1_O)        0.124     7.738 r  mult/S1[1][9]_i_8/O
                         net (fo=1, routed)           0.000     7.738    bdb/l_btn/S1_reg[1][9][1]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.288 r  bdb/l_btn/S1_reg[1][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    bdb/l_btn/S1_reg[1][9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.511 r  bdb/l_btn/S1_reg[1][11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.511    mult/S1_reg[1][11]_0[8]
    SLICE_X5Y39          FDRE                                         r  mult/S1_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.515     4.856    mult/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  mult/S1_reg[1][10]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.500ns  (logic 2.134ns (25.107%)  route 6.366ns (74.893%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.820     6.114    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.152     6.266 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=10, routed)          1.018     7.284    mult/Ibus_data[7]
    SLICE_X3Y37          LUT4 (Prop_lut4_I3_O)        0.332     7.616 r  mult/S1[3][9]_i_7/O
                         net (fo=1, routed)           0.000     7.616    bdb/l_btn/S[0]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  bdb/l_btn/S1_reg[3][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    bdb/l_btn/S1_reg[3][9]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.500 r  bdb/l_btn/S1_reg[3][13]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.500    mult/D[5]
    SLICE_X3Y38          FDRE                                         r  mult/S1_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.516     4.857    mult/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  mult/S1_reg[3][11]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.499ns  (logic 1.957ns (23.027%)  route 6.542ns (76.973%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.820     6.114    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.152     6.266 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=10, routed)          1.194     7.460    mult/Ibus_data[7]
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.332     7.792 r  mult/S1[3][13]_i_8/O
                         net (fo=1, routed)           0.000     7.792    bdb/l_btn/S1_reg[3][13][1]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.342 r  bdb/l_btn/S1_reg[3][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    bdb/l_btn/S1_reg[3][13]_i_1_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.499 r  bdb/l_btn/S1_reg[3][15]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.499    mult/D[9]
    SLICE_X3Y39          FDRE                                         r  mult/S1_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.517     4.858    mult/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  mult/S1_reg[3][15]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.479ns  (logic 2.113ns (24.921%)  route 6.366ns (75.079%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.820     6.114    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.152     6.266 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=10, routed)          1.018     7.284    mult/Ibus_data[7]
    SLICE_X3Y37          LUT4 (Prop_lut4_I3_O)        0.332     7.616 r  mult/S1[3][9]_i_7/O
                         net (fo=1, routed)           0.000     7.616    bdb/l_btn/S[0]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  bdb/l_btn/S1_reg[3][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    bdb/l_btn/S1_reg[3][9]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.479 r  bdb/l_btn/S1_reg[3][13]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.479    mult/D[7]
    SLICE_X3Y38          FDRE                                         r  mult/S1_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.516     4.857    mult/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  mult/S1_reg[3][13]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.445ns  (logic 1.721ns (20.379%)  route 6.724ns (79.621%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.894     6.187    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124     6.311 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=17, routed)          1.303     7.614    mult/Ibus_data[2]
    SLICE_X5Y38          LUT4 (Prop_lut4_I1_O)        0.124     7.738 r  mult/S1[1][9]_i_8/O
                         net (fo=1, routed)           0.000     7.738    bdb/l_btn/S1_reg[1][9][1]
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.288 r  bdb/l_btn/S1_reg[1][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.288    bdb/l_btn/S1_reg[1][9]_i_1_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.445 r  bdb/l_btn/S1_reg[1][11]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.445    mult/S1_reg[1][11]_0[9]
    SLICE_X5Y39          FDRE                                         r  mult/S1_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.515     4.856    mult/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  mult/S1_reg[1][11]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.430ns  (logic 1.898ns (22.516%)  route 6.532ns (77.484%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.894     6.187    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124     6.311 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=17, routed)          1.110     7.422    mult/Ibus_data[2]
    SLICE_X5Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.546 r  mult/S1[1][5]_i_7/O
                         net (fo=1, routed)           0.000     7.546    bdb/l_btn/S1_reg[1][5][0]
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.096 r  bdb/l_btn/S1_reg[1][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    bdb/l_btn/S1_reg[1][5]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.430 r  bdb/l_btn/S1_reg[1][9]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.430    mult/S1_reg[1][11]_0[5]
    SLICE_X5Y38          FDRE                                         r  mult/S1_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514     4.855    mult/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  mult/S1_reg[1][7]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.409ns  (logic 1.877ns (22.323%)  route 6.532ns (77.677%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.894     6.187    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.124     6.311 r  bdb/l_btn/mem_reg_0_15_2_2_i_1__0/O
                         net (fo=17, routed)          1.110     7.422    mult/Ibus_data[2]
    SLICE_X5Y37          LUT4 (Prop_lut4_I1_O)        0.124     7.546 r  mult/S1[1][5]_i_7/O
                         net (fo=1, routed)           0.000     7.546    bdb/l_btn/S1_reg[1][5][0]
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.096 r  bdb/l_btn/S1_reg[1][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    bdb/l_btn/S1_reg[1][5]_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.409 r  bdb/l_btn/S1_reg[1][9]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.409    mult/S1_reg[1][11]_0[7]
    SLICE_X5Y38          FDRE                                         r  mult/S1_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514     4.855    mult/clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  mult/S1_reg[1][9]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.405ns  (logic 2.039ns (24.260%)  route 6.366ns (75.740%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.820     6.114    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.152     6.266 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=10, routed)          1.018     7.284    mult/Ibus_data[7]
    SLICE_X3Y37          LUT4 (Prop_lut4_I3_O)        0.332     7.616 r  mult/S1[3][9]_i_7/O
                         net (fo=1, routed)           0.000     7.616    bdb/l_btn/S[0]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  bdb/l_btn/S1_reg[3][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    bdb/l_btn/S1_reg[3][9]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.405 r  bdb/l_btn/S1_reg[3][13]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.405    mult/D[6]
    SLICE_X3Y38          FDRE                                         r  mult/S1_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.516     4.857    mult/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  mult/S1_reg[3][12]/C

Slack:                    inf
  Source:                 bdb/l_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult/S1_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 2.023ns (24.116%)  route 6.366ns (75.884%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  bdb/l_btn/btn_shift_reg[0]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bdb/l_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.004     1.522    bdb/l_btn/btn_shift_reg_n_0_[0]
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.646 f  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2/O
                         net (fo=1, routed)           1.524     3.170    bdb/l_btn/led_OBUF_BUFG[8]_inst_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.294 r  bdb/l_btn/led_OBUF_BUFG[8]_inst_i_1/O
                         net (fo=20, routed)          2.820     6.114    bdb/l_btn/btn_shift_reg[1]_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.152     6.266 r  bdb/l_btn/mem_reg_0_15_7_7_i_1__0/O
                         net (fo=10, routed)          1.018     7.284    mult/Ibus_data[7]
    SLICE_X3Y37          LUT4 (Prop_lut4_I3_O)        0.332     7.616 r  mult/S1[3][9]_i_7/O
                         net (fo=1, routed)           0.000     7.616    bdb/l_btn/S[0]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.166 r  bdb/l_btn/S1_reg[3][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    bdb/l_btn/S1_reg[3][9]_i_1_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.389 r  bdb/l_btn/S1_reg[3][13]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.389    mult/D[4]
    SLICE_X3Y38          FDRE                                         r  mult/S1_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.516     4.857    mult/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  mult/S1_reg[3][10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/inc/step_tm1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.231ns (54.310%)  route 0.194ns (45.690%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[11]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[11]/Q
                         net (fo=2, routed)           0.071     0.212    bdb/u_btn/btn_shift[11]
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.045     0.257 f  bdb/u_btn/step_tm1_i_6/O
                         net (fo=2, routed)           0.124     0.380    bdb/u_btn/step_tm1_i_6_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.045     0.425 r  bdb/u_btn/step_tm1_i_1/O
                         net (fo=1, routed)           0.000     0.425    addrcont/inc/up
    SLICE_X0Y42          FDRE                                         r  addrcont/inc/step_tm1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.865     1.992    addrcont/inc/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  addrcont/inc/step_tm1_reg/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.852%)  route 0.364ns (61.148%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[11]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[11]/Q
                         net (fo=2, routed)           0.071     0.212    bdb/u_btn/btn_shift[11]
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.045     0.257 f  bdb/u_btn/step_tm1_i_6/O
                         net (fo=2, routed)           0.123     0.379    bdb/u_btn/step_tm1_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.045     0.424 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.170     0.595    addrcont/SR[0]
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.865     1.992    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[0]/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.852%)  route 0.364ns (61.148%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[11]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[11]/Q
                         net (fo=2, routed)           0.071     0.212    bdb/u_btn/btn_shift[11]
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.045     0.257 f  bdb/u_btn/step_tm1_i_6/O
                         net (fo=2, routed)           0.123     0.379    bdb/u_btn/step_tm1_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.045     0.424 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.170     0.595    addrcont/SR[0]
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.865     1.992    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[1]/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.852%)  route 0.364ns (61.148%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[11]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[11]/Q
                         net (fo=2, routed)           0.071     0.212    bdb/u_btn/btn_shift[11]
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.045     0.257 f  bdb/u_btn/step_tm1_i_6/O
                         net (fo=2, routed)           0.123     0.379    bdb/u_btn/step_tm1_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.045     0.424 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.170     0.595    addrcont/SR[0]
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.865     1.992    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[2]/C

Slack:                    inf
  Source:                 bdb/u_btn/btn_shift_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.852%)  route 0.364ns (61.148%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  bdb/u_btn/btn_shift_reg[11]/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/u_btn/btn_shift_reg[11]/Q
                         net (fo=2, routed)           0.071     0.212    bdb/u_btn/btn_shift[11]
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.045     0.257 f  bdb/u_btn/step_tm1_i_6/O
                         net (fo=2, routed)           0.123     0.379    bdb/u_btn/step_tm1_i_6_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.045     0.424 r  bdb/u_btn/addr[3]_i_1/O
                         net (fo=4, routed)           0.170     0.595    addrcont/SR[0]
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.865     1.992    addrcont/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  addrcont/addr_reg[3]/C

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            IOcont/disp_ID_ODb_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.222ns (32.374%)  route 0.464ns (67.626%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          LDCE                         0.000     0.000 r  IOcont/disp_ID_ODb_reg_LDC/G
    SLICE_X8Y39          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  IOcont/disp_ID_ODb_reg_LDC/Q
                         net (fo=17, routed)          0.464     0.642    IOcont/disp_ID_ODb_reg_LDC_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.044     0.686 r  IOcont/led_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.686    IOcont/disp_ID_ODb_reg_P_0[0]
    SLICE_X7Y38          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     1.989    IOcont/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  IOcont/disp_ID_ODb_reg_C/C

Slack:                    inf
  Source:                 bdb/d_btn/btn_shift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addrcont/dec/step_tm1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.231ns (32.795%)  route 0.473ns (67.205%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  bdb/d_btn/btn_shift_reg[4]/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bdb/d_btn/btn_shift_reg[4]/Q
                         net (fo=2, routed)           0.168     0.309    bdb/d_btn/btn_shift_reg_n_0_[4]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.045     0.354 f  bdb/d_btn/step_tm1_i_5__0/O
                         net (fo=1, routed)           0.082     0.437    bdb/d_btn/step_tm1_i_5__0_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I3_O)        0.045     0.482 r  bdb/d_btn/step_tm1_i_1__0/O
                         net (fo=2, routed)           0.223     0.704    addrcont/dec/down
    SLICE_X2Y41          FDRE                                         r  addrcont/dec/step_tm1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.865     1.992    addrcont/dec/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  addrcont/dec/step_tm1_reg/C

Slack:                    inf
  Source:                 IOcont/disp_ID_ODb_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            IOcont/disp_ID_ODb_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.222ns (23.079%)  route 0.740ns (76.921%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          LDCE                         0.000     0.000 r  IOcont/disp_ID_ODb_reg_LDC/G
    SLICE_X8Y39          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  IOcont/disp_ID_ODb_reg_LDC/Q
                         net (fo=17, routed)          0.464     0.642    IOcont/disp_ID_ODb_reg_LDC_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.044     0.686 r  IOcont/led_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           0.276     0.962    IOcont/disp_ID_ODb_reg_P_0[0]
    SLICE_X8Y38          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.834     1.961    IOcont/clk_IBUF_BUFG
    SLICE_X8Y38          FDPE                                         r  IOcont/disp_ID_ODb_reg_P/C

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.337ns (34.788%)  route 0.632ns (65.212%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[18]/C
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bdb/r_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           0.109     0.257    bdb/r_btn/btn_shift_reg_n_0_[18]
    SLICE_X6Y29          LUT4 (Prop_lut4_I3_O)        0.099     0.356 f  bdb/r_btn/led_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.112     0.468    bdb/r_btn/led_OBUF[9]_inst_i_4_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.513 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=23, routed)          0.228     0.741    bdb/r_btn/led_OBUF[0]
    SLICE_X6Y34          LUT3 (Prop_lut3_I0_O)        0.045     0.786 r  bdb/r_btn/mem_reg_0_15_6_6_i_2/O
                         net (fo=2, routed)           0.183     0.969    OM/mem_reg_0_15_6_6/D
    SLICE_X6Y36          RAMS32                                       r  OM/mem_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.859     1.986    OM/mem_reg_0_15_6_6/WCLK
    SLICE_X6Y36          RAMS32                                       r  OM/mem_reg_0_15_6_6/SP/CLK

Slack:                    inf
  Source:                 bdb/r_btn/btn_shift_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OM/mem_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.340ns (34.915%)  route 0.634ns (65.085%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE                         0.000     0.000 r  bdb/r_btn/btn_shift_reg[18]/C
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bdb/r_btn/btn_shift_reg[18]/Q
                         net (fo=2, routed)           0.109     0.257    bdb/r_btn/btn_shift_reg_n_0_[18]
    SLICE_X6Y29          LUT4 (Prop_lut4_I3_O)        0.099     0.356 f  bdb/r_btn/led_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.112     0.468    bdb/r_btn/led_OBUF[9]_inst_i_4_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.045     0.513 r  bdb/r_btn/led_OBUF[9]_inst_i_1/O
                         net (fo=23, routed)          0.228     0.741    bdb/r_btn/led_OBUF[0]
    SLICE_X6Y34          LUT3 (Prop_lut3_I0_O)        0.048     0.789 r  bdb/r_btn/mem_reg_0_15_7_7_i_2/O
                         net (fo=2, routed)           0.185     0.974    OM/mem_reg_0_15_7_7/D
    SLICE_X6Y36          RAMS32                                       r  OM/mem_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.859     1.986    OM/mem_reg_0_15_7_7/WCLK
    SLICE_X6Y36          RAMS32                                       r  OM/mem_reg_0_15_7_7/SP/CLK





