// Seed: 1416069750
module module_0 ();
  always id_1 <= 1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    input wire id_4,
    input logic id_5,
    output wand id_6,
    input wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    input logic id_12,
    id_23,
    input tri1 id_13,
    input tri id_14,
    output logic id_15,
    output wor id_16,
    output tri1 id_17,
    output wand id_18,
    input logic id_19,
    input wire id_20,
    output logic id_21
);
  assign id_21 = id_12.id_19;
  always $display;
  assign id_15 = 1;
  wire id_24;
  always id_21 <= id_12;
  tri1 id_25 = -1;
  assign id_18 = id_2;
  id_26(
      id_0 & 1, id_5, id_0, 1'h0, id_23, 1'h0
  );
  assign id_25 = -1;
  id_27 :
  assert property (@(posedge -1) -1'o0) id_15 <= id_23;
  module_0 modCall_1 ();
  wire id_28, id_29;
  always id_23 <= 1;
endmodule
