-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom is 
    generic(
             DWIDTH     : integer := 11; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 400
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 to 6=> "00000000000", 7 => "11001000001", 8 => "00000000000", 
    9 => "11001001101", 10 to 12=> "00000000000", 13 => "10111001101", 
    14 => "01001110100", 15 to 17=> "00000000000", 18 => "11000101010", 
    19 => "10110110101", 20 => "00000000000", 21 => "11000110111", 
    22 to 24=> "00000000000", 25 => "11000100010", 26 to 30=> "00000000000", 
    31 => "11001001101", 32 => "01000010010", 33 => "01000011100", 
    34 to 35=> "00000000000", 36 => "00110101100", 37 => "00000000000", 
    38 => "10111110010", 39 => "01000000110", 40 to 41=> "00000000000", 
    42 => "10110100000", 43 => "01000000000", 44 to 48=> "00000000000", 
    49 => "01001010101", 50 to 52=> "00000000000", 53 => "01001010110", 
    54 => "10111001000", 55 => "11001010100", 56 => "10111100000", 
    57 to 65=> "00000000000", 66 => "11000000111", 67 => "00000000000", 
    68 => "11001011100", 69 to 72=> "00000000000", 73 => "11000011000", 
    74 => "01001101000", 75 => "00000000000", 76 => "01000010011", 
    77 => "00000000000", 78 => "11001000010", 79 => "00110101000", 
    80 => "11000101010", 81 to 82=> "00000000000", 83 => "00111001101", 
    84 => "00000000000", 85 => "01001001101", 86 => "00000000000", 
    87 => "11000110000", 88 => "01001011000", 89 to 91=> "00000000000", 
    92 => "10111011010", 93 to 98=> "00000000000", 99 => "01000110001", 
    100 to 101=> "00000000000", 102 => "11000001101", 103 => "01001101111", 
    104 => "01000111000", 105 to 111=> "00000000000", 112 => "10111011111", 
    113 => "00111100010", 114 => "00000000000", 115 => "00111101001", 
    116 => "10111100000", 117 => "01001011100", 118 => "10110111011", 
    119 => "01001100000", 120 => "01000100001", 121 => "00110101010", 
    122 => "00111100110", 123 to 124=> "00000000000", 125 => "10111100101", 
    126 to 130=> "00000000000", 131 => "00111010000", 132 => "01000110000", 
    133 to 143=> "00000000000", 144 => "00111100000", 145 => "00000000000", 
    146 => "00110100100", 147 => "00000000000", 148 => "10110010110", 
    149 => "11000110101", 150 to 153=> "00000000000", 154 => "10111001110", 
    155 => "00000000000", 156 => "01001010010", 157 => "00000000000", 
    158 => "11001011100", 159 => "01001100011", 160 to 163=> "00000000000", 
    164 => "00110101111", 165 => "10110101101", 166 => "00000000000", 
    167 => "11001011010", 168 to 170=> "00000000000", 171 => "10111110110", 
    172 to 174=> "00000000000", 175 => "11000111110", 176 to 177=> "00000000000", 
    178 => "10110111101", 179 => "10110100110", 180 to 183=> "00000000000", 
    184 => "10111000111", 185 to 187=> "00000000000", 188 => "01000110010", 
    189 => "00110100111", 190 to 196=> "00000000000", 197 => "01000010101", 
    198 => "10111011101", 199 to 202=> "00000000000", 203 => "00111010110", 
    204 => "10111100001", 205 => "10111101010", 206 => "01001011111", 
    207 => "10110111101", 208 => "00000000000", 209 => "11000001010", 
    210 to 211=> "00000000000", 212 => "11000001011", 213 to 219=> "00000000000", 
    220 => "10111001000", 221 to 222=> "00000000000", 223 => "00110101100", 
    224 => "11001011000", 225 => "11001000010", 226 to 228=> "00000000000", 
    229 => "10111011001", 230 => "11000001110", 231 => "00000000000", 
    232 => "01000111010", 233 => "00111000000", 234 to 238=> "00000000000", 
    239 => "01001110000", 240 => "11000000111", 241 => "11000000000", 
    242 => "00000000000", 243 => "11000001111", 244 to 246=> "00000000000", 
    247 => "01001000010", 248 to 249=> "00000000000", 250 => "00111111001", 
    251 to 256=> "00000000000", 257 => "10110111000", 258 to 260=> "00000000000", 
    261 => "10110100101", 262 => "01001111101", 263 to 264=> "00000000000", 
    265 => "10111010111", 266 to 268=> "00000000000", 269 => "00110101011", 
    270 => "11000000001", 271 to 283=> "00000000000", 284 => "01000001100", 
    285 => "00000000000", 286 => "10111000101", 287 => "01000011100", 
    288 to 290=> "00000000000", 291 => "11001001101", 292 to 293=> "00000000000", 
    294 => "11000110000", 295 to 299=> "00000000000", 300 => "10111010100", 
    301 to 308=> "00000000000", 309 => "11000011000", 310 => "01000010111", 
    311 => "00000000000", 312 => "10111100011", 313 to 314=> "00000000000", 
    315 => "01000110110", 316 to 318=> "00000000000", 319 => "00111111100", 
    320 to 321=> "00000000000", 322 => "11000010010", 323 => "00000000000", 
    324 => "10111000100", 325 to 326=> "00000000000", 327 => "00111001010", 
    328 to 329=> "00000000000", 330 => "01000100011", 331 to 332=> "00000000000", 
    333 => "01000011100", 334 to 336=> "00000000000", 337 => "11000110011", 
    338 to 342=> "00000000000", 343 => "01001000100", 344 to 347=> "00000000000", 
    348 => "11001100011", 349 => "00000000000", 350 => "01001001000", 
    351 => "11000000001", 352 to 353=> "00000000000", 354 => "00111101001", 
    355 => "11000100100", 356 => "00000000000", 357 => "10110011111", 
    358 => "00000000000", 359 => "01001110101", 360 to 363=> "00000000000", 
    364 => "11000010011", 365 to 368=> "00000000000", 369 => "00111110001", 
    370 to 371=> "00000000000", 372 => "00110100010", 373 => "11000001101", 
    374 to 376=> "00000000000", 377 => "01001010000", 378 => "10110011100", 
    379 => "00000000000", 380 => "01000010100", 381 => "10111000010", 
    382 to 385=> "00000000000", 386 => "00110011000", 387 => "11000111011", 
    388 to 391=> "00000000000", 392 => "01001100000", 393 to 395=> "00000000000", 
    396 => "10111011011", 397 => "00110110010", 398 to 399=> "00000000000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V is
    generic (
        DataWidth : INTEGER := 11;
        AddressRange : INTEGER := 400;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V is
    component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom_U :  component dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


