#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x155f5e810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x155f72810 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x155f71a20 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x158050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155f96f00_0 .net "in", 31 0, o0x158050010;  0 drivers
v0x155fb3d40_0 .var "out", 31 0;
S_0x155fa6c80 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1580500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x155fb3e00_0 .net "clk", 0 0, o0x1580500d0;  0 drivers
o0x158050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155fb3ea0_0 .net "data_address", 31 0, o0x158050100;  0 drivers
o0x158050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x155fb3f50_0 .net "data_read", 0 0, o0x158050130;  0 drivers
v0x155fb4000_0 .var "data_readdata", 31 0;
o0x158050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x155fb40b0_0 .net "data_write", 0 0, o0x158050190;  0 drivers
o0x1580501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155fb4190_0 .net "data_writedata", 31 0, o0x1580501c0;  0 drivers
S_0x155fa5a10 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x158050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x155fb42d0_0 .net "clk", 0 0, o0x158050310;  0 drivers
v0x155fb4380_0 .var "curr_addr", 31 0;
o0x158050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x155fb4430_0 .net "enable", 0 0, o0x158050370;  0 drivers
o0x1580503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155fb44e0_0 .net "next_addr", 31 0, o0x1580503a0;  0 drivers
o0x1580503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x155fb4590_0 .net "reset", 0 0, o0x1580503d0;  0 drivers
E_0x155fa4440 .event posedge, v0x155fb42d0_0;
S_0x155f975e0 .scope module, "sltu_tb" "sltu_tb" 7 1;
 .timescale 0 0;
v0x155fc13c0_0 .net "active", 0 0, L_0x155fc9d00;  1 drivers
v0x155fc1470_0 .var "clk", 0 0;
v0x155fc1580_0 .var "clk_enable", 0 0;
v0x155fc1610_0 .net "data_address", 31 0, v0x155fbf1a0_0;  1 drivers
v0x155fc16a0_0 .net "data_read", 0 0, L_0x155fc9460;  1 drivers
v0x155fc1730_0 .var "data_readdata", 31 0;
v0x155fc17c0_0 .net "data_write", 0 0, L_0x155fc8e10;  1 drivers
v0x155fc1850_0 .net "data_writedata", 31 0, v0x155fb7e40_0;  1 drivers
v0x155fc1920_0 .net "instr_address", 31 0, L_0x155fc9e30;  1 drivers
v0x155fc1a30_0 .var "instr_readdata", 31 0;
v0x155fc1ac0_0 .net "register_v0", 31 0, L_0x155fc7880;  1 drivers
v0x155fc1b90_0 .var "reset", 0 0;
S_0x155fb46f0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x155f975e0;
 .timescale 0 0;
v0x155fb48c0_0 .var "expected", 31 0;
v0x155fb4980_0 .var "funct", 5 0;
v0x155fb4a30_0 .var "i", 4 0;
v0x155fb4af0_0 .var "imm", 15 0;
v0x155fb4ba0_0 .var "imm_instr", 31 0;
v0x155fb4c90_0 .var "opcode", 5 0;
v0x155fb4d40_0 .var "r_instr", 31 0;
v0x155fb4df0_0 .var "rd", 4 0;
v0x155fb4ea0_0 .var "rs", 4 0;
v0x155fb4fb0_0 .var "rt", 4 0;
v0x155fb5060_0 .var "shamt", 4 0;
v0x155fb5110_0 .var "test", 31 0;
E_0x155fa4ea0 .event posedge, v0x155fb81b0_0;
S_0x155fb51c0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x155f975e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x155fc27f0 .functor OR 1, L_0x155fc24a0, L_0x155fc26b0, C4<0>, C4<0>;
L_0x155fc28e0 .functor BUFZ 1, L_0x155fc1f90, C4<0>, C4<0>, C4<0>;
L_0x155fc2c70 .functor BUFZ 1, L_0x155fc20b0, C4<0>, C4<0>, C4<0>;
L_0x155fc2dc0 .functor AND 1, L_0x155fc1f90, L_0x155fc2f10, C4<1>, C4<1>;
L_0x155fc30b0 .functor OR 1, L_0x155fc2dc0, L_0x155fc2e30, C4<0>, C4<0>;
L_0x155fc31f0 .functor OR 1, L_0x155fc30b0, L_0x155fc2b90, C4<0>, C4<0>;
L_0x155fc32e0 .functor OR 1, L_0x155fc31f0, L_0x155fc4580, C4<0>, C4<0>;
L_0x155fc33d0 .functor OR 1, L_0x155fc32e0, L_0x155fc4060, C4<0>, C4<0>;
L_0x155fc3f20 .functor AND 1, L_0x155fc3a30, L_0x155fc3b50, C4<1>, C4<1>;
L_0x155fc4060 .functor OR 1, L_0x155fc37d0, L_0x155fc3f20, C4<0>, C4<0>;
L_0x155fc4580 .functor AND 1, L_0x155fc3d00, L_0x155fc41f0, C4<1>, C4<1>;
L_0x155fc4b00 .functor OR 1, L_0x155fc4420, L_0x155fc47b0, C4<0>, C4<0>;
L_0x155fc1d40 .functor OR 1, L_0x155fc4e90, L_0x155fc5140, C4<0>, C4<0>;
L_0x155fc5520 .functor AND 1, L_0x155fc2a90, L_0x155fc1d40, C4<1>, C4<1>;
L_0x155fc56b0 .functor OR 1, L_0x155fc5300, L_0x155fc57f0, C4<0>, C4<0>;
L_0x155fc54b0 .functor OR 1, L_0x155fc56b0, L_0x155fc5aa0, C4<0>, C4<0>;
L_0x155fc5c00 .functor AND 1, L_0x155fc1f90, L_0x155fc54b0, C4<1>, C4<1>;
L_0x155fc58d0 .functor AND 1, L_0x155fc1f90, L_0x155fc5dc0, C4<1>, C4<1>;
L_0x155fc3e40 .functor AND 1, L_0x155fc1f90, L_0x155fc5940, C4<1>, C4<1>;
L_0x155fc6810 .functor AND 1, v0x155fbf080_0, v0x155fc10c0_0, C4<1>, C4<1>;
L_0x155fc6880 .functor AND 1, L_0x155fc6810, L_0x155fc33d0, C4<1>, C4<1>;
L_0x155fc6b80 .functor OR 1, L_0x155fc4060, L_0x155fc4580, C4<0>, C4<0>;
L_0x155fc78f0 .functor BUFZ 32, L_0x155fc7520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155fc7aa0 .functor BUFZ 32, L_0x155fc77d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155fc8740 .functor AND 1, v0x155fc1580_0, L_0x155fc5c00, C4<1>, C4<1>;
L_0x155fc8880 .functor AND 1, L_0x155fc8740, v0x155fbf080_0, C4<1>, C4<1>;
L_0x155fc7240 .functor AND 1, L_0x155fc8880, L_0x155fc89d0, C4<1>, C4<1>;
L_0x155fc8da0 .functor AND 1, v0x155fbf080_0, v0x155fc10c0_0, C4<1>, C4<1>;
L_0x155fc8e10 .functor AND 1, L_0x155fc8da0, L_0x155fc3560, C4<1>, C4<1>;
L_0x155fc8af0 .functor OR 1, L_0x155fc8cc0, L_0x155fc8fb0, C4<0>, C4<0>;
L_0x155fc92f0 .functor AND 1, L_0x155fc8af0, L_0x155fc8be0, C4<1>, C4<1>;
L_0x155fc9460 .functor OR 1, L_0x155fc2b90, L_0x155fc92f0, C4<0>, C4<0>;
L_0x155fc9d00 .functor BUFZ 1, v0x155fbf080_0, C4<0>, C4<0>, C4<0>;
L_0x155fc9e30 .functor BUFZ 32, v0x155fbf110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155fba1f0_0 .net *"_ivl_102", 31 0, L_0x155fc4150;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fba280_0 .net *"_ivl_105", 25 0, L_0x1580884d8;  1 drivers
L_0x158088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fba310_0 .net/2u *"_ivl_106", 31 0, L_0x158088520;  1 drivers
v0x155fba3a0_0 .net *"_ivl_108", 0 0, L_0x155fc3d00;  1 drivers
v0x155fba430_0 .net *"_ivl_111", 5 0, L_0x155fc4380;  1 drivers
L_0x158088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x155fba4d0_0 .net/2u *"_ivl_112", 5 0, L_0x158088568;  1 drivers
v0x155fba580_0 .net *"_ivl_114", 0 0, L_0x155fc41f0;  1 drivers
v0x155fba620_0 .net *"_ivl_118", 31 0, L_0x155fc4710;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x155fba6d0_0 .net/2u *"_ivl_12", 5 0, L_0x1580880a0;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fba7e0_0 .net *"_ivl_121", 25 0, L_0x1580885b0;  1 drivers
L_0x1580885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x155fba890_0 .net/2u *"_ivl_122", 31 0, L_0x1580885f8;  1 drivers
v0x155fba940_0 .net *"_ivl_124", 0 0, L_0x155fc4420;  1 drivers
v0x155fba9e0_0 .net *"_ivl_126", 31 0, L_0x155fc48e0;  1 drivers
L_0x158088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbaa90_0 .net *"_ivl_129", 25 0, L_0x158088640;  1 drivers
L_0x158088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x155fbab40_0 .net/2u *"_ivl_130", 31 0, L_0x158088688;  1 drivers
v0x155fbabf0_0 .net *"_ivl_132", 0 0, L_0x155fc47b0;  1 drivers
v0x155fbac90_0 .net *"_ivl_136", 31 0, L_0x155fc4bf0;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbae20_0 .net *"_ivl_139", 25 0, L_0x1580886d0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbaeb0_0 .net/2u *"_ivl_140", 31 0, L_0x158088718;  1 drivers
v0x155fbaf60_0 .net *"_ivl_142", 0 0, L_0x155fc2a90;  1 drivers
v0x155fbb000_0 .net *"_ivl_145", 5 0, L_0x155fc4fa0;  1 drivers
L_0x158088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x155fbb0b0_0 .net/2u *"_ivl_146", 5 0, L_0x158088760;  1 drivers
v0x155fbb160_0 .net *"_ivl_148", 0 0, L_0x155fc4e90;  1 drivers
v0x155fbb200_0 .net *"_ivl_151", 5 0, L_0x155fc5260;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x155fbb2b0_0 .net/2u *"_ivl_152", 5 0, L_0x1580887a8;  1 drivers
v0x155fbb360_0 .net *"_ivl_154", 0 0, L_0x155fc5140;  1 drivers
v0x155fbb400_0 .net *"_ivl_157", 0 0, L_0x155fc1d40;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x155fbb4a0_0 .net/2u *"_ivl_16", 5 0, L_0x1580880e8;  1 drivers
v0x155fbb550_0 .net *"_ivl_161", 1 0, L_0x155fc55d0;  1 drivers
L_0x1580887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x155fbb600_0 .net/2u *"_ivl_162", 1 0, L_0x1580887f0;  1 drivers
v0x155fbb6b0_0 .net *"_ivl_164", 0 0, L_0x155fc5300;  1 drivers
L_0x158088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x155fbb750_0 .net/2u *"_ivl_166", 5 0, L_0x158088838;  1 drivers
v0x155fbb800_0 .net *"_ivl_168", 0 0, L_0x155fc57f0;  1 drivers
v0x155fbad30_0 .net *"_ivl_171", 0 0, L_0x155fc56b0;  1 drivers
L_0x158088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x155fbba90_0 .net/2u *"_ivl_172", 5 0, L_0x158088880;  1 drivers
v0x155fbbb20_0 .net *"_ivl_174", 0 0, L_0x155fc5aa0;  1 drivers
v0x155fbbbb0_0 .net *"_ivl_177", 0 0, L_0x155fc54b0;  1 drivers
L_0x1580888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x155fbbc40_0 .net/2u *"_ivl_180", 5 0, L_0x1580888c8;  1 drivers
v0x155fbbce0_0 .net *"_ivl_182", 0 0, L_0x155fc5dc0;  1 drivers
L_0x158088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x155fbbd80_0 .net/2u *"_ivl_186", 5 0, L_0x158088910;  1 drivers
v0x155fbbe30_0 .net *"_ivl_188", 0 0, L_0x155fc5940;  1 drivers
L_0x158088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x155fbbed0_0 .net/2u *"_ivl_196", 4 0, L_0x158088958;  1 drivers
v0x155fbbf80_0 .net *"_ivl_199", 4 0, L_0x155fc5f00;  1 drivers
v0x155fbc030_0 .net *"_ivl_20", 31 0, L_0x155fc2300;  1 drivers
v0x155fbc0e0_0 .net *"_ivl_201", 4 0, L_0x155fc64c0;  1 drivers
v0x155fbc190_0 .net *"_ivl_202", 4 0, L_0x155fc6560;  1 drivers
v0x155fbc240_0 .net *"_ivl_207", 0 0, L_0x155fc6810;  1 drivers
v0x155fbc2e0_0 .net *"_ivl_211", 0 0, L_0x155fc6b80;  1 drivers
L_0x1580889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x155fbc380_0 .net/2u *"_ivl_212", 31 0, L_0x1580889a0;  1 drivers
v0x155fbc430_0 .net *"_ivl_214", 31 0, L_0x155fc6c70;  1 drivers
v0x155fbc4e0_0 .net *"_ivl_216", 31 0, L_0x155fc6600;  1 drivers
v0x155fbc590_0 .net *"_ivl_218", 31 0, L_0x155fc6f10;  1 drivers
v0x155fbc640_0 .net *"_ivl_220", 31 0, L_0x155fc6dd0;  1 drivers
v0x155fbc6f0_0 .net *"_ivl_229", 0 0, L_0x155fc8740;  1 drivers
L_0x158088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbc790_0 .net *"_ivl_23", 25 0, L_0x158088130;  1 drivers
v0x155fbc840_0 .net *"_ivl_231", 0 0, L_0x155fc8880;  1 drivers
v0x155fbc8e0_0 .net *"_ivl_232", 31 0, L_0x155fc88f0;  1 drivers
L_0x158088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbc990_0 .net *"_ivl_235", 30 0, L_0x158088ac0;  1 drivers
L_0x158088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x155fbca40_0 .net/2u *"_ivl_236", 31 0, L_0x158088b08;  1 drivers
v0x155fbcaf0_0 .net *"_ivl_238", 0 0, L_0x155fc89d0;  1 drivers
L_0x158088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x155fbcb90_0 .net/2u *"_ivl_24", 31 0, L_0x158088178;  1 drivers
v0x155fbcc40_0 .net *"_ivl_243", 0 0, L_0x155fc8da0;  1 drivers
L_0x158088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x155fbcce0_0 .net/2u *"_ivl_246", 5 0, L_0x158088b50;  1 drivers
L_0x158088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x155fbcd90_0 .net/2u *"_ivl_250", 5 0, L_0x158088b98;  1 drivers
v0x155fbce40_0 .net *"_ivl_257", 0 0, L_0x155fc8be0;  1 drivers
v0x155fbb8a0_0 .net *"_ivl_259", 0 0, L_0x155fc92f0;  1 drivers
v0x155fbb940_0 .net *"_ivl_26", 0 0, L_0x155fc24a0;  1 drivers
L_0x158088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x155fbb9e0_0 .net/2u *"_ivl_262", 5 0, L_0x158088be0;  1 drivers
L_0x158088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x155fbced0_0 .net/2u *"_ivl_266", 5 0, L_0x158088c28;  1 drivers
v0x155fbcf80_0 .net *"_ivl_271", 15 0, L_0x155fc99a0;  1 drivers
v0x155fbd030_0 .net *"_ivl_272", 17 0, L_0x155fc9550;  1 drivers
L_0x158088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155fbd0e0_0 .net *"_ivl_275", 1 0, L_0x158088cb8;  1 drivers
v0x155fbd190_0 .net *"_ivl_278", 15 0, L_0x155fc9c60;  1 drivers
v0x155fbd240_0 .net *"_ivl_28", 31 0, L_0x155fc25c0;  1 drivers
L_0x158088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155fbd2f0_0 .net *"_ivl_280", 1 0, L_0x158088d00;  1 drivers
v0x155fbd3a0_0 .net *"_ivl_283", 0 0, L_0x155fc9b80;  1 drivers
L_0x158088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x155fbd450_0 .net/2u *"_ivl_284", 13 0, L_0x158088d48;  1 drivers
L_0x158088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbd500_0 .net/2u *"_ivl_286", 13 0, L_0x158088d90;  1 drivers
v0x155fbd5b0_0 .net *"_ivl_288", 13 0, L_0x155fc9f20;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbd660_0 .net *"_ivl_31", 25 0, L_0x1580881c0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x155fbd710_0 .net/2u *"_ivl_32", 31 0, L_0x158088208;  1 drivers
v0x155fbd7c0_0 .net *"_ivl_34", 0 0, L_0x155fc26b0;  1 drivers
v0x155fbd860_0 .net *"_ivl_4", 31 0, L_0x155fc1e60;  1 drivers
v0x155fbd910_0 .net *"_ivl_41", 2 0, L_0x155fc2990;  1 drivers
L_0x158088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x155fbd9c0_0 .net/2u *"_ivl_42", 2 0, L_0x158088250;  1 drivers
v0x155fbda70_0 .net *"_ivl_49", 2 0, L_0x155fc2d20;  1 drivers
L_0x158088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x155fbdb20_0 .net/2u *"_ivl_50", 2 0, L_0x158088298;  1 drivers
v0x155fbdbd0_0 .net *"_ivl_55", 0 0, L_0x155fc2f10;  1 drivers
v0x155fbdc70_0 .net *"_ivl_57", 0 0, L_0x155fc2dc0;  1 drivers
v0x155fbdd10_0 .net *"_ivl_59", 0 0, L_0x155fc30b0;  1 drivers
v0x155fbddb0_0 .net *"_ivl_61", 0 0, L_0x155fc31f0;  1 drivers
v0x155fbde50_0 .net *"_ivl_63", 0 0, L_0x155fc32e0;  1 drivers
v0x155fbdef0_0 .net *"_ivl_67", 2 0, L_0x155fc34a0;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x155fbdfa0_0 .net/2u *"_ivl_68", 2 0, L_0x1580882e0;  1 drivers
L_0x158088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbe050_0 .net *"_ivl_7", 25 0, L_0x158088010;  1 drivers
v0x155fbe100_0 .net *"_ivl_72", 31 0, L_0x155fc3730;  1 drivers
L_0x158088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbe1b0_0 .net *"_ivl_75", 25 0, L_0x158088328;  1 drivers
L_0x158088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x155fbe260_0 .net/2u *"_ivl_76", 31 0, L_0x158088370;  1 drivers
v0x155fbe310_0 .net *"_ivl_78", 0 0, L_0x155fc37d0;  1 drivers
L_0x158088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbe3b0_0 .net/2u *"_ivl_8", 31 0, L_0x158088058;  1 drivers
v0x155fbe460_0 .net *"_ivl_80", 31 0, L_0x155fc3990;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbe510_0 .net *"_ivl_83", 25 0, L_0x1580883b8;  1 drivers
L_0x158088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x155fbe5c0_0 .net/2u *"_ivl_84", 31 0, L_0x158088400;  1 drivers
v0x155fbe670_0 .net *"_ivl_86", 0 0, L_0x155fc3a30;  1 drivers
v0x155fbe710_0 .net *"_ivl_89", 0 0, L_0x155fc38f0;  1 drivers
v0x155fbe7c0_0 .net *"_ivl_90", 31 0, L_0x155fc3c00;  1 drivers
L_0x158088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fbe870_0 .net *"_ivl_93", 30 0, L_0x158088448;  1 drivers
L_0x158088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x155fbe920_0 .net/2u *"_ivl_94", 31 0, L_0x158088490;  1 drivers
v0x155fbe9d0_0 .net *"_ivl_96", 0 0, L_0x155fc3b50;  1 drivers
v0x155fbea70_0 .net *"_ivl_99", 0 0, L_0x155fc3f20;  1 drivers
v0x155fbeb10_0 .net "active", 0 0, L_0x155fc9d00;  alias, 1 drivers
v0x155fbebb0_0 .net "alu_op1", 31 0, L_0x155fc78f0;  1 drivers
v0x155fbec50_0 .net "alu_op2", 31 0, L_0x155fc7aa0;  1 drivers
v0x155fbecf0_0 .net "alui_instr", 0 0, L_0x155fc2e30;  1 drivers
v0x155fbed90_0 .net "b_flag", 0 0, v0x155fb5e20_0;  1 drivers
v0x155fbee40_0 .net "b_imm", 17 0, L_0x155fc9a60;  1 drivers
v0x155fbeed0_0 .net "b_offset", 31 0, L_0x155fca0a0;  1 drivers
v0x155fbef60_0 .net "clk", 0 0, v0x155fc1470_0;  1 drivers
v0x155fbeff0_0 .net "clk_enable", 0 0, v0x155fc1580_0;  1 drivers
v0x155fbf080_0 .var "cpu_active", 0 0;
v0x155fbf110_0 .var "curr_addr", 31 0;
v0x155fbf1a0_0 .var "data_address", 31 0;
v0x155fbf240_0 .net "data_read", 0 0, L_0x155fc9460;  alias, 1 drivers
v0x155fbf2e0_0 .net "data_readdata", 31 0, v0x155fc1730_0;  1 drivers
v0x155fbf3c0_0 .net "data_write", 0 0, L_0x155fc8e10;  alias, 1 drivers
v0x155fbf460_0 .net "data_writedata", 31 0, v0x155fb7e40_0;  alias, 1 drivers
v0x155fbf500_0 .var "delay_slot", 31 0;
v0x155fbf5a0_0 .net "effective_addr", 31 0, v0x155fb61e0_0;  1 drivers
v0x155fbf640_0 .net "funct_code", 5 0, L_0x155fc1dc0;  1 drivers
v0x155fbf6f0_0 .net "hi_out", 31 0, v0x155fb8240_0;  1 drivers
v0x155fbf7b0_0 .net "hl_reg_enable", 0 0, L_0x155fc7240;  1 drivers
v0x155fbf880_0 .net "instr_address", 31 0, L_0x155fc9e30;  alias, 1 drivers
v0x155fbf920_0 .net "instr_opcode", 5 0, L_0x155fc1ca0;  1 drivers
v0x155fbf9c0_0 .net "instr_readdata", 31 0, v0x155fc1a30_0;  1 drivers
v0x155fbfa90_0 .net "j_imm", 0 0, L_0x155fc4b00;  1 drivers
v0x155fbfb30_0 .net "j_reg", 0 0, L_0x155fc5520;  1 drivers
v0x155fbfbd0_0 .net "link_const", 0 0, L_0x155fc4060;  1 drivers
v0x155fbfc70_0 .net "link_reg", 0 0, L_0x155fc4580;  1 drivers
v0x155fbfd10_0 .net "lo_out", 31 0, v0x155fb8950_0;  1 drivers
v0x155fbfdb0_0 .net "load_data", 31 0, v0x155fb7290_0;  1 drivers
v0x155fbfe60_0 .net "load_instr", 0 0, L_0x155fc2b90;  1 drivers
v0x155fbfef0_0 .net "lw", 0 0, L_0x155fc20b0;  1 drivers
v0x155fbff90_0 .net "lwl", 0 0, L_0x155fc8f00;  1 drivers
v0x155fc0030_0 .net "lwr", 0 0, L_0x155fc9090;  1 drivers
v0x155fc00d0_0 .net "mem_to_reg", 0 0, L_0x155fc2c70;  1 drivers
v0x155fc0170_0 .net "mfhi", 0 0, L_0x155fc58d0;  1 drivers
v0x155fc0210_0 .net "mflo", 0 0, L_0x155fc3e40;  1 drivers
v0x155fc02b0_0 .net "movefrom", 0 0, L_0x155fc27f0;  1 drivers
v0x155fc0350_0 .net "muldiv", 0 0, L_0x155fc5c00;  1 drivers
v0x155fc03f0_0 .var "next_delay_slot", 31 0;
v0x155fc04a0_0 .net "partial_store", 0 0, L_0x155fc8af0;  1 drivers
v0x155fc0540_0 .net "r_format", 0 0, L_0x155fc1f90;  1 drivers
v0x155fc05e0_0 .net "reg_a_read_data", 31 0, L_0x155fc7520;  1 drivers
v0x155fc06a0_0 .net "reg_a_read_index", 4 0, L_0x155fc6260;  1 drivers
v0x155fc0750_0 .net "reg_b_read_data", 31 0, L_0x155fc77d0;  1 drivers
v0x155fc0820_0 .net "reg_b_read_index", 4 0, L_0x155fc5e60;  1 drivers
v0x155fc08c0_0 .net "reg_dst", 0 0, L_0x155fc28e0;  1 drivers
v0x155fc0950_0 .net "reg_write", 0 0, L_0x155fc33d0;  1 drivers
v0x155fc09f0_0 .net "reg_write_data", 31 0, L_0x155fc71a0;  1 drivers
v0x155fc0ab0_0 .net "reg_write_enable", 0 0, L_0x155fc6880;  1 drivers
v0x155fc0b60_0 .net "reg_write_index", 4 0, L_0x155fc63c0;  1 drivers
v0x155fc0c10_0 .net "register_v0", 31 0, L_0x155fc7880;  alias, 1 drivers
v0x155fc0cc0_0 .net "reset", 0 0, v0x155fc1b90_0;  1 drivers
v0x155fc0d50_0 .net "result", 31 0, v0x155fb6630_0;  1 drivers
v0x155fc0e00_0 .net "result_hi", 31 0, v0x155fb5fd0_0;  1 drivers
v0x155fc0ed0_0 .net "result_lo", 31 0, v0x155fb6130_0;  1 drivers
v0x155fc0fa0_0 .net "sb", 0 0, L_0x155fc8cc0;  1 drivers
v0x155fc1030_0 .net "sh", 0 0, L_0x155fc8fb0;  1 drivers
v0x155fc10c0_0 .var "state", 0 0;
v0x155fc1160_0 .net "store_instr", 0 0, L_0x155fc3560;  1 drivers
v0x155fc1200_0 .net "sw", 0 0, L_0x155fc2220;  1 drivers
E_0x155fb4c30/0 .event edge, v0x155fb5e20_0, v0x155fbf500_0, v0x155fbeed0_0, v0x155fbfa90_0;
E_0x155fb4c30/1 .event edge, v0x155fb6080_0, v0x155fbfb30_0, v0x155fb9610_0, v0x155fbf110_0;
E_0x155fb4c30 .event/or E_0x155fb4c30/0, E_0x155fb4c30/1;
E_0x155fb5550 .event edge, v0x155fbff90_0, v0x155fc0030_0, v0x155fb7b40_0, v0x155fb61e0_0;
L_0x155fc1ca0 .part v0x155fc1a30_0, 26, 6;
L_0x155fc1dc0 .part v0x155fc1a30_0, 0, 6;
L_0x155fc1e60 .concat [ 6 26 0 0], L_0x155fc1ca0, L_0x158088010;
L_0x155fc1f90 .cmp/eq 32, L_0x155fc1e60, L_0x158088058;
L_0x155fc20b0 .cmp/eq 6, L_0x155fc1ca0, L_0x1580880a0;
L_0x155fc2220 .cmp/eq 6, L_0x155fc1ca0, L_0x1580880e8;
L_0x155fc2300 .concat [ 6 26 0 0], L_0x155fc1ca0, L_0x158088130;
L_0x155fc24a0 .cmp/eq 32, L_0x155fc2300, L_0x158088178;
L_0x155fc25c0 .concat [ 6 26 0 0], L_0x155fc1ca0, L_0x1580881c0;
L_0x155fc26b0 .cmp/eq 32, L_0x155fc25c0, L_0x158088208;
L_0x155fc2990 .part L_0x155fc1ca0, 3, 3;
L_0x155fc2b90 .cmp/eq 3, L_0x155fc2990, L_0x158088250;
L_0x155fc2d20 .part L_0x155fc1ca0, 3, 3;
L_0x155fc2e30 .cmp/eq 3, L_0x155fc2d20, L_0x158088298;
L_0x155fc2f10 .reduce/nor L_0x155fc5c00;
L_0x155fc34a0 .part L_0x155fc1ca0, 3, 3;
L_0x155fc3560 .cmp/eq 3, L_0x155fc34a0, L_0x1580882e0;
L_0x155fc3730 .concat [ 6 26 0 0], L_0x155fc1ca0, L_0x158088328;
L_0x155fc37d0 .cmp/eq 32, L_0x155fc3730, L_0x158088370;
L_0x155fc3990 .concat [ 6 26 0 0], L_0x155fc1ca0, L_0x1580883b8;
L_0x155fc3a30 .cmp/eq 32, L_0x155fc3990, L_0x158088400;
L_0x155fc38f0 .part v0x155fc1a30_0, 20, 1;
L_0x155fc3c00 .concat [ 1 31 0 0], L_0x155fc38f0, L_0x158088448;
L_0x155fc3b50 .cmp/eq 32, L_0x155fc3c00, L_0x158088490;
L_0x155fc4150 .concat [ 6 26 0 0], L_0x155fc1ca0, L_0x1580884d8;
L_0x155fc3d00 .cmp/eq 32, L_0x155fc4150, L_0x158088520;
L_0x155fc4380 .part v0x155fc1a30_0, 0, 6;
L_0x155fc41f0 .cmp/eq 6, L_0x155fc4380, L_0x158088568;
L_0x155fc4710 .concat [ 6 26 0 0], L_0x155fc1ca0, L_0x1580885b0;
L_0x155fc4420 .cmp/eq 32, L_0x155fc4710, L_0x1580885f8;
L_0x155fc48e0 .concat [ 6 26 0 0], L_0x155fc1ca0, L_0x158088640;
L_0x155fc47b0 .cmp/eq 32, L_0x155fc48e0, L_0x158088688;
L_0x155fc4bf0 .concat [ 6 26 0 0], L_0x155fc1ca0, L_0x1580886d0;
L_0x155fc2a90 .cmp/eq 32, L_0x155fc4bf0, L_0x158088718;
L_0x155fc4fa0 .part v0x155fc1a30_0, 0, 6;
L_0x155fc4e90 .cmp/eq 6, L_0x155fc4fa0, L_0x158088760;
L_0x155fc5260 .part v0x155fc1a30_0, 0, 6;
L_0x155fc5140 .cmp/eq 6, L_0x155fc5260, L_0x1580887a8;
L_0x155fc55d0 .part L_0x155fc1dc0, 3, 2;
L_0x155fc5300 .cmp/eq 2, L_0x155fc55d0, L_0x1580887f0;
L_0x155fc57f0 .cmp/eq 6, L_0x155fc1dc0, L_0x158088838;
L_0x155fc5aa0 .cmp/eq 6, L_0x155fc1dc0, L_0x158088880;
L_0x155fc5dc0 .cmp/eq 6, L_0x155fc1dc0, L_0x1580888c8;
L_0x155fc5940 .cmp/eq 6, L_0x155fc1dc0, L_0x158088910;
L_0x155fc6260 .part v0x155fc1a30_0, 21, 5;
L_0x155fc5e60 .part v0x155fc1a30_0, 16, 5;
L_0x155fc5f00 .part v0x155fc1a30_0, 11, 5;
L_0x155fc64c0 .part v0x155fc1a30_0, 16, 5;
L_0x155fc6560 .functor MUXZ 5, L_0x155fc64c0, L_0x155fc5f00, L_0x155fc28e0, C4<>;
L_0x155fc63c0 .functor MUXZ 5, L_0x155fc6560, L_0x158088958, L_0x155fc4060, C4<>;
L_0x155fc6c70 .arith/sum 32, v0x155fbf500_0, L_0x1580889a0;
L_0x155fc6600 .functor MUXZ 32, v0x155fb6630_0, v0x155fb7290_0, L_0x155fc2c70, C4<>;
L_0x155fc6f10 .functor MUXZ 32, L_0x155fc6600, v0x155fb8950_0, L_0x155fc3e40, C4<>;
L_0x155fc6dd0 .functor MUXZ 32, L_0x155fc6f10, v0x155fb8240_0, L_0x155fc58d0, C4<>;
L_0x155fc71a0 .functor MUXZ 32, L_0x155fc6dd0, L_0x155fc6c70, L_0x155fc6b80, C4<>;
L_0x155fc88f0 .concat [ 1 31 0 0], v0x155fc10c0_0, L_0x158088ac0;
L_0x155fc89d0 .cmp/eq 32, L_0x155fc88f0, L_0x158088b08;
L_0x155fc8cc0 .cmp/eq 6, L_0x155fc1ca0, L_0x158088b50;
L_0x155fc8fb0 .cmp/eq 6, L_0x155fc1ca0, L_0x158088b98;
L_0x155fc8be0 .reduce/nor v0x155fc10c0_0;
L_0x155fc8f00 .cmp/eq 6, L_0x155fc1ca0, L_0x158088be0;
L_0x155fc9090 .cmp/eq 6, L_0x155fc1ca0, L_0x158088c28;
L_0x155fc99a0 .part v0x155fc1a30_0, 0, 16;
L_0x155fc9550 .concat [ 16 2 0 0], L_0x155fc99a0, L_0x158088cb8;
L_0x155fc9c60 .part L_0x155fc9550, 0, 16;
L_0x155fc9a60 .concat [ 2 16 0 0], L_0x158088d00, L_0x155fc9c60;
L_0x155fc9b80 .part L_0x155fc9a60, 17, 1;
L_0x155fc9f20 .functor MUXZ 14, L_0x158088d90, L_0x158088d48, L_0x155fc9b80, C4<>;
L_0x155fca0a0 .concat [ 18 14 0 0], L_0x155fc9a60, L_0x155fc9f20;
S_0x155fb55a0 .scope module, "cpu_alu" "alu" 8 149, 9 1 0, S_0x155fb51c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x155fb58f0_0 .net *"_ivl_10", 15 0, L_0x155fc8380;  1 drivers
L_0x158088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155fb59b0_0 .net/2u *"_ivl_14", 15 0, L_0x158088a78;  1 drivers
v0x155fb5a60_0 .net *"_ivl_17", 15 0, L_0x155fc84c0;  1 drivers
v0x155fb5b20_0 .net *"_ivl_5", 0 0, L_0x155fc5040;  1 drivers
v0x155fb5bd0_0 .net *"_ivl_6", 15 0, L_0x155fc7ed0;  1 drivers
v0x155fb5cc0_0 .net *"_ivl_9", 15 0, L_0x155fc8080;  1 drivers
v0x155fb5d70_0 .net "addr_rt", 4 0, L_0x155fc86a0;  1 drivers
v0x155fb5e20_0 .var "b_flag", 0 0;
v0x155fb5ec0_0 .net "funct", 5 0, L_0x155fc7c30;  1 drivers
v0x155fb5fd0_0 .var "hi", 31 0;
v0x155fb6080_0 .net "instructionword", 31 0, v0x155fc1a30_0;  alias, 1 drivers
v0x155fb6130_0 .var "lo", 31 0;
v0x155fb61e0_0 .var "memaddroffset", 31 0;
v0x155fb6290_0 .var "multresult", 63 0;
v0x155fb6340_0 .net "op1", 31 0, L_0x155fc78f0;  alias, 1 drivers
v0x155fb63f0_0 .net "op2", 31 0, L_0x155fc7aa0;  alias, 1 drivers
v0x155fb64a0_0 .net "opcode", 5 0, L_0x155fc7b90;  1 drivers
v0x155fb6630_0 .var "result", 31 0;
v0x155fb66c0_0 .net "shamt", 4 0, L_0x155fc8600;  1 drivers
v0x155fb6770_0 .net/s "sign_op1", 31 0, L_0x155fc78f0;  alias, 1 drivers
v0x155fb6830_0 .net/s "sign_op2", 31 0, L_0x155fc7aa0;  alias, 1 drivers
v0x155fb68c0_0 .net "simmediatedata", 31 0, L_0x155fc8420;  1 drivers
v0x155fb6950_0 .net "simmediatedatas", 31 0, L_0x155fc8420;  alias, 1 drivers
v0x155fb69e0_0 .net "uimmediatedata", 31 0, L_0x155fc8560;  1 drivers
v0x155fb6a70_0 .net "unsign_op1", 31 0, L_0x155fc78f0;  alias, 1 drivers
v0x155fb6b40_0 .net "unsign_op2", 31 0, L_0x155fc7aa0;  alias, 1 drivers
v0x155fb6c20_0 .var "unsigned_result", 31 0;
E_0x155fb5860/0 .event edge, v0x155fb64a0_0, v0x155fb5ec0_0, v0x155fb63f0_0, v0x155fb66c0_0;
E_0x155fb5860/1 .event edge, v0x155fb6340_0, v0x155fb6290_0, v0x155fb5d70_0, v0x155fb68c0_0;
E_0x155fb5860/2 .event edge, v0x155fb69e0_0, v0x155fb6c20_0;
E_0x155fb5860 .event/or E_0x155fb5860/0, E_0x155fb5860/1, E_0x155fb5860/2;
L_0x155fc7b90 .part v0x155fc1a30_0, 26, 6;
L_0x155fc7c30 .part v0x155fc1a30_0, 0, 6;
L_0x155fc5040 .part v0x155fc1a30_0, 15, 1;
LS_0x155fc7ed0_0_0 .concat [ 1 1 1 1], L_0x155fc5040, L_0x155fc5040, L_0x155fc5040, L_0x155fc5040;
LS_0x155fc7ed0_0_4 .concat [ 1 1 1 1], L_0x155fc5040, L_0x155fc5040, L_0x155fc5040, L_0x155fc5040;
LS_0x155fc7ed0_0_8 .concat [ 1 1 1 1], L_0x155fc5040, L_0x155fc5040, L_0x155fc5040, L_0x155fc5040;
LS_0x155fc7ed0_0_12 .concat [ 1 1 1 1], L_0x155fc5040, L_0x155fc5040, L_0x155fc5040, L_0x155fc5040;
L_0x155fc7ed0 .concat [ 4 4 4 4], LS_0x155fc7ed0_0_0, LS_0x155fc7ed0_0_4, LS_0x155fc7ed0_0_8, LS_0x155fc7ed0_0_12;
L_0x155fc8080 .part v0x155fc1a30_0, 0, 16;
L_0x155fc8380 .concat [ 16 0 0 0], L_0x155fc8080;
L_0x155fc8420 .concat [ 16 16 0 0], L_0x155fc8380, L_0x155fc7ed0;
L_0x155fc84c0 .part v0x155fc1a30_0, 0, 16;
L_0x155fc8560 .concat [ 16 16 0 0], L_0x155fc84c0, L_0x158088a78;
L_0x155fc8600 .part v0x155fc1a30_0, 6, 5;
L_0x155fc86a0 .part v0x155fc1a30_0, 16, 5;
S_0x155fb6d70 .scope module, "cpu_load_block" "load_block" 8 107, 10 1 0, S_0x155fb51c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x155fb6fc0_0 .net "address", 31 0, v0x155fb61e0_0;  alias, 1 drivers
v0x155fb7080_0 .net "datafromMem", 31 0, v0x155fc1730_0;  alias, 1 drivers
v0x155fb7120_0 .net "instr_word", 31 0, v0x155fc1a30_0;  alias, 1 drivers
v0x155fb71f0_0 .net "opcode", 5 0, L_0x155fc61c0;  1 drivers
v0x155fb7290_0 .var "out_transformed", 31 0;
v0x155fb7380_0 .net "whichbyte", 1 0, L_0x155fc6a60;  1 drivers
E_0x155fb6f90 .event edge, v0x155fb71f0_0, v0x155fb7080_0, v0x155fb7380_0, v0x155fb6080_0;
L_0x155fc61c0 .part v0x155fc1a30_0, 26, 6;
L_0x155fc6a60 .part v0x155fb61e0_0, 0, 2;
S_0x155fb7470 .scope module, "dut" "store_block" 8 216, 11 1 0, S_0x155fb51c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x155fb7740_0 .net *"_ivl_1", 1 0, L_0x155fc9170;  1 drivers
L_0x158088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155fb7800_0 .net *"_ivl_5", 0 0, L_0x158088c70;  1 drivers
v0x155fb78b0_0 .net "bytenum", 2 0, L_0x155fc9740;  1 drivers
v0x155fb7970_0 .net "dataword", 31 0, v0x155fc1730_0;  alias, 1 drivers
v0x155fb7a30_0 .net "eff_addr", 31 0, v0x155fb61e0_0;  alias, 1 drivers
v0x155fb7b40_0 .net "opcode", 5 0, L_0x155fc1ca0;  alias, 1 drivers
v0x155fb7bd0_0 .net "regbyte", 7 0, L_0x155fc9820;  1 drivers
v0x155fb7c80_0 .net "reghalfword", 15 0, L_0x155fc98e0;  1 drivers
v0x155fb7d30_0 .net "regword", 31 0, L_0x155fc77d0;  alias, 1 drivers
v0x155fb7e40_0 .var "storedata", 31 0;
E_0x155fb76e0/0 .event edge, v0x155fb7b40_0, v0x155fb7d30_0, v0x155fb78b0_0, v0x155fb7bd0_0;
E_0x155fb76e0/1 .event edge, v0x155fb7080_0, v0x155fb7c80_0;
E_0x155fb76e0 .event/or E_0x155fb76e0/0, E_0x155fb76e0/1;
L_0x155fc9170 .part v0x155fb61e0_0, 0, 2;
L_0x155fc9740 .concat [ 2 1 0 0], L_0x155fc9170, L_0x158088c70;
L_0x155fc9820 .part L_0x155fc77d0, 0, 8;
L_0x155fc98e0 .part L_0x155fc77d0, 0, 16;
S_0x155fb7f70 .scope module, "hi" "hl_reg" 8 176, 12 1 0, S_0x155fb51c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x155fb81b0_0 .net "clk", 0 0, v0x155fc1470_0;  alias, 1 drivers
v0x155fb8240_0 .var "data", 31 0;
v0x155fb82d0_0 .net "data_in", 31 0, v0x155fb5fd0_0;  alias, 1 drivers
v0x155fb83a0_0 .net "data_out", 31 0, v0x155fb8240_0;  alias, 1 drivers
v0x155fb8440_0 .net "enable", 0 0, L_0x155fc7240;  alias, 1 drivers
v0x155fb8520_0 .net "reset", 0 0, v0x155fc1b90_0;  alias, 1 drivers
S_0x155fb8640 .scope module, "lo" "hl_reg" 8 168, 12 1 0, S_0x155fb51c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x155fb88c0_0 .net "clk", 0 0, v0x155fc1470_0;  alias, 1 drivers
v0x155fb8950_0 .var "data", 31 0;
v0x155fb89e0_0 .net "data_in", 31 0, v0x155fb6130_0;  alias, 1 drivers
v0x155fb8ab0_0 .net "data_out", 31 0, v0x155fb8950_0;  alias, 1 drivers
v0x155fb8b50_0 .net "enable", 0 0, L_0x155fc7240;  alias, 1 drivers
v0x155fb8c20_0 .net "reset", 0 0, v0x155fc1b90_0;  alias, 1 drivers
S_0x155fb8d30 .scope module, "register" "regfile" 8 120, 13 1 0, S_0x155fb51c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x155fc7520 .functor BUFZ 32, L_0x155fc70b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155fc77d0 .functor BUFZ 32, L_0x155fc7610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155fb9990_2 .array/port v0x155fb9990, 2;
L_0x155fc7880 .functor BUFZ 32, v0x155fb9990_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155fb9060_0 .net *"_ivl_0", 31 0, L_0x155fc70b0;  1 drivers
v0x155fb9120_0 .net *"_ivl_10", 6 0, L_0x155fc76b0;  1 drivers
L_0x158088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155fb91c0_0 .net *"_ivl_13", 1 0, L_0x158088a30;  1 drivers
v0x155fb9260_0 .net *"_ivl_2", 6 0, L_0x155fc7400;  1 drivers
L_0x1580889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155fb9310_0 .net *"_ivl_5", 1 0, L_0x1580889e8;  1 drivers
v0x155fb9400_0 .net *"_ivl_8", 31 0, L_0x155fc7610;  1 drivers
v0x155fb94b0_0 .net "r_clk", 0 0, v0x155fc1470_0;  alias, 1 drivers
v0x155fb9580_0 .net "r_clk_enable", 0 0, v0x155fc1580_0;  alias, 1 drivers
v0x155fb9610_0 .net "read_data1", 31 0, L_0x155fc7520;  alias, 1 drivers
v0x155fb9720_0 .net "read_data2", 31 0, L_0x155fc77d0;  alias, 1 drivers
v0x155fb97d0_0 .net "read_reg1", 4 0, L_0x155fc6260;  alias, 1 drivers
v0x155fb9860_0 .net "read_reg2", 4 0, L_0x155fc5e60;  alias, 1 drivers
v0x155fb98f0_0 .net "register_v0", 31 0, L_0x155fc7880;  alias, 1 drivers
v0x155fb9990 .array "registers", 0 31, 31 0;
v0x155fb9d30_0 .net "reset", 0 0, v0x155fc1b90_0;  alias, 1 drivers
v0x155fb9e00_0 .net "write_control", 0 0, L_0x155fc6880;  alias, 1 drivers
v0x155fb9ea0_0 .net "write_data", 31 0, L_0x155fc71a0;  alias, 1 drivers
v0x155fba030_0 .net "write_reg", 4 0, L_0x155fc63c0;  alias, 1 drivers
L_0x155fc70b0 .array/port v0x155fb9990, L_0x155fc7400;
L_0x155fc7400 .concat [ 5 2 0 0], L_0x155fc6260, L_0x1580889e8;
L_0x155fc7610 .array/port v0x155fb9990, L_0x155fc76b0;
L_0x155fc76b0 .concat [ 5 2 0 0], L_0x155fc5e60, L_0x158088a30;
    .scope S_0x155fa5a10;
T_0 ;
    %wait E_0x155fa4440;
    %load/vec4 v0x155fb4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x155fb4380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x155fb4430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x155fb44e0_0;
    %assign/vec4 v0x155fb4380_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x155fb6d70;
T_1 ;
    %wait E_0x155fb6f90;
    %load/vec4 v0x155fb71f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x155fb7380_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x155fb7080_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x155fb7080_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x155fb7080_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x155fb7080_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x155fb7380_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x155fb7080_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x155fb7380_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x155fb7080_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x155fb7080_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x155fb7080_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x155fb7080_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x155fb7380_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x155fb7080_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x155fb7080_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x155fb7120_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x155fb7290_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x155fb8d30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155fb9990, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x155fb8d30;
T_3 ;
    %wait E_0x155fa4ea0;
    %load/vec4 v0x155fb9d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x155fb9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x155fb9e00_0;
    %load/vec4 v0x155fba030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x155fb9ea0_0;
    %load/vec4 v0x155fba030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155fb9990, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x155fb55a0;
T_4 ;
    %wait E_0x155fb5860;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
    %load/vec4 v0x155fb64a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x155fb5ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x155fb6830_0;
    %ix/getv 4, v0x155fb66c0_0;
    %shiftl 4;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x155fb6830_0;
    %ix/getv 4, v0x155fb66c0_0;
    %shiftr 4;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x155fb6830_0;
    %ix/getv 4, v0x155fb66c0_0;
    %shiftr/s 4;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x155fb6830_0;
    %load/vec4 v0x155fb6a70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x155fb6830_0;
    %load/vec4 v0x155fb6a70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x155fb6830_0;
    %load/vec4 v0x155fb6a70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x155fb6770_0;
    %pad/s 64;
    %load/vec4 v0x155fb6830_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x155fb6290_0, 0, 64;
    %load/vec4 v0x155fb6290_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x155fb5fd0_0, 0, 32;
    %load/vec4 v0x155fb6290_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x155fb6130_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x155fb6a70_0;
    %pad/u 64;
    %load/vec4 v0x155fb6b40_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x155fb6290_0, 0, 64;
    %load/vec4 v0x155fb6290_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x155fb5fd0_0, 0, 32;
    %load/vec4 v0x155fb6290_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x155fb6130_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb6830_0;
    %mod/s;
    %store/vec4 v0x155fb5fd0_0, 0, 32;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb6830_0;
    %div/s;
    %store/vec4 v0x155fb6130_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6b40_0;
    %mod;
    %store/vec4 v0x155fb5fd0_0, 0, 32;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6b40_0;
    %div;
    %store/vec4 v0x155fb6130_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x155fb6340_0;
    %store/vec4 v0x155fb5fd0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x155fb6340_0;
    %store/vec4 v0x155fb6130_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb6830_0;
    %add;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6b40_0;
    %add;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6b40_0;
    %sub;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6b40_0;
    %and;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6b40_0;
    %or;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6b40_0;
    %xor;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6b40_0;
    %or;
    %inv;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb6830_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6b40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x155fb5d70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x155fb6770_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x155fb6770_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x155fb6770_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x155fb6770_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb6830_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb63f0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x155fb6770_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x155fb6770_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fb5e20_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb6950_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb69e0_0;
    %and;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb69e0_0;
    %or;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x155fb6a70_0;
    %load/vec4 v0x155fb69e0_0;
    %xor;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x155fb69e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x155fb6c20_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb61e0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb61e0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb61e0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb61e0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb61e0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb61e0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb61e0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x155fb6770_0;
    %load/vec4 v0x155fb68c0_0;
    %add;
    %store/vec4 v0x155fb61e0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x155fb6c20_0;
    %store/vec4 v0x155fb6630_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x155fb8640;
T_5 ;
    %wait E_0x155fa4ea0;
    %load/vec4 v0x155fb8c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155fb8950_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x155fb8b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x155fb89e0_0;
    %assign/vec4 v0x155fb8950_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x155fb7f70;
T_6 ;
    %wait E_0x155fa4ea0;
    %load/vec4 v0x155fb8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155fb8240_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x155fb8440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x155fb82d0_0;
    %assign/vec4 v0x155fb8240_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x155fb7470;
T_7 ;
    %wait E_0x155fb76e0;
    %load/vec4 v0x155fb7b40_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x155fb7d30_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155fb7e40_0, 4, 8;
    %load/vec4 v0x155fb7d30_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155fb7e40_0, 4, 8;
    %load/vec4 v0x155fb7d30_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155fb7e40_0, 4, 8;
    %load/vec4 v0x155fb7d30_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155fb7e40_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x155fb7b40_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x155fb78b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x155fb7bd0_0;
    %load/vec4 v0x155fb7970_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7e40_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x155fb7970_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x155fb7bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb7970_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x155fb7e40_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x155fb7970_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x155fb7bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb7970_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7e40_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x155fb7970_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x155fb7bd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7e40_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x155fb7b40_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x155fb78b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x155fb7c80_0;
    %load/vec4 v0x155fb7970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7e40_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x155fb7970_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x155fb7c80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb7e40_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x155fb51c0;
T_8 ;
    %wait E_0x155fb5550;
    %load/vec4 v0x155fbff90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x155fc0030_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x155fbf920_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x155fbf5a0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x155fbf1a0_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x155fb51c0;
T_9 ;
    %wait E_0x155fb4c30;
    %load/vec4 v0x155fbed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x155fbf500_0;
    %load/vec4 v0x155fbeed0_0;
    %add;
    %store/vec4 v0x155fc03f0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x155fbfa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x155fbf500_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x155fbf9c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x155fc03f0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x155fbfb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x155fc05e0_0;
    %store/vec4 v0x155fc03f0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x155fbf110_0;
    %addi 4, 0, 32;
    %store/vec4 v0x155fc03f0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x155fb51c0;
T_10 ;
    %wait E_0x155fa4ea0;
    %load/vec4 v0x155fbeff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x155fc0cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x155fbf110_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x155fbf500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x155fbf080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155fc10c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x155fbf080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x155fc10c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x155fc10c0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x155fc10c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155fc10c0_0, 0;
    %load/vec4 v0x155fbf500_0;
    %assign/vec4 v0x155fbf110_0, 0;
    %load/vec4 v0x155fc03f0_0;
    %assign/vec4 v0x155fbf500_0, 0;
T_10.8 ;
T_10.7 ;
    %load/vec4 v0x155fbf500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155fbf080_0, 0;
T_10.10 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x155f975e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fc1470_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x155fc1470_0;
    %inv;
    %store/vec4 v0x155fc1470_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x155f975e0;
T_12 ;
    %fork t_1, S_0x155fb46f0;
    %jmp t_0;
    .scope S_0x155fb46f0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fc1b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155fc1580_0, 0, 1;
    %wait E_0x155fa4ea0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155fc1b90_0, 0, 1;
    %wait E_0x155fa4ea0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x155fb4a30_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x155fc1730_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x155fb4c90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x155fb4ea0_0, 0, 5;
    %load/vec4 v0x155fb4a30_0;
    %store/vec4 v0x155fb4fb0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x155fb4af0_0, 0, 16;
    %load/vec4 v0x155fb4c90_0;
    %load/vec4 v0x155fb4ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb4fb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb4af0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb4ba0_0, 0, 32;
    %load/vec4 v0x155fb4ba0_0;
    %store/vec4 v0x155fc1a30_0, 0, 32;
    %load/vec4 v0x155fc1730_0;
    %load/vec4 v0x155fb4a30_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x155fc1730_0, 0, 32;
    %wait E_0x155fa4ea0;
    %delay 2, 0;
    %load/vec4 v0x155fc17c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x155fc16a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x155fb4a30_0;
    %addi 1, 0, 5;
    %store/vec4 v0x155fb4a30_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x155fb4a30_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x155fb4c90_0, 0, 6;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x155fb4980_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x155fb5060_0, 0, 5;
    %load/vec4 v0x155fb4a30_0;
    %store/vec4 v0x155fb4ea0_0, 0, 5;
    %load/vec4 v0x155fb4a30_0;
    %subi 1, 0, 5;
    %store/vec4 v0x155fb4fb0_0, 0, 5;
    %load/vec4 v0x155fb4a30_0;
    %addi 15, 0, 5;
    %store/vec4 v0x155fb4df0_0, 0, 5;
    %load/vec4 v0x155fb4c90_0;
    %load/vec4 v0x155fb4ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb4fb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb4df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb5060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb4980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb4d40_0, 0, 32;
    %load/vec4 v0x155fb4d40_0;
    %store/vec4 v0x155fc1a30_0, 0, 32;
    %wait E_0x155fa4ea0;
    %delay 2, 0;
    %load/vec4 v0x155fb4a30_0;
    %addi 1, 0, 5;
    %store/vec4 v0x155fb4a30_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x155fb4a30_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x155fb5110_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x155fb4c90_0, 0, 6;
    %load/vec4 v0x155fb4a30_0;
    %addi 15, 0, 5;
    %store/vec4 v0x155fb4ea0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x155fb4fb0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x155fb4af0_0, 0, 16;
    %load/vec4 v0x155fb4c90_0;
    %load/vec4 v0x155fb4ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb4fb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155fb4af0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x155fb4ba0_0, 0, 32;
    %load/vec4 v0x155fb4ba0_0;
    %store/vec4 v0x155fc1a30_0, 0, 32;
    %wait E_0x155fa4ea0;
    %delay 2, 0;
    %load/vec4 v0x155fb5110_0;
    %load/vec4 v0x155fb4a30_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %load/vec4 v0x155fb4a30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x155fb5110_0;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x155fb48c0_0, 0, 32;
    %load/vec4 v0x155fb5110_0;
    %load/vec4 v0x155fb4a30_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x155fb5110_0, 0, 32;
    %load/vec4 v0x155fc1ac0_0;
    %load/vec4 v0x155fb48c0_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x155fb48c0_0, v0x155fc1ac0_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x155fb4a30_0;
    %addi 1, 0, 5;
    %store/vec4 v0x155fb4a30_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x155f975e0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sltu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
