
---------- Begin Simulation Statistics ----------
final_tick                                 3836836000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173234                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   339499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.85                       # Real time elapsed on the host
host_tick_rate                               56548508                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753979                       # Number of instructions simulated
sim_ops                                      23035150                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003837                       # Number of seconds simulated
sim_ticks                                  3836836000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12222292                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9784429                       # number of cc regfile writes
system.cpu.committedInsts                    11753979                       # Number of Instructions Simulated
system.cpu.committedOps                      23035150                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.652857                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.652857                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463765                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332377                       # number of floating regfile writes
system.cpu.idleCycles                          141709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122385                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2435544                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.312788                       # Inst execution rate
system.cpu.iew.exec_refs                      4907369                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534520                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  531690                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4699214                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12526                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717366                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27290463                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4372849                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            282086                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25421252                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2513                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                130538                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117116                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                135738                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            325                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41746                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80639                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33893586                       # num instructions consuming a value
system.cpu.iew.wb_count                      25254527                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627538                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21269521                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.291061                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25296970                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31876442                       # number of integer regfile reads
system.cpu.int_regfile_writes                19228993                       # number of integer regfile writes
system.cpu.ipc                               1.531728                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.531728                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166207      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17458911     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18922      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630585      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198430      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324159      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11148      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55478      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98703      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49214      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2554823      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370390      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866883      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178927      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25703338                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4664539                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9188784                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510680                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5044264                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      292823                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011392                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  125656     42.91%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    363      0.12%     43.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     76      0.03%     43.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   109      0.04%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                80      0.03%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24219      8.27%     51.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1388      0.47%     51.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            137361     46.91%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3571      1.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21165415                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50055643                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20743847                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26501793                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27288201                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25703338                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2262                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4255307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12964                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2063                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6396827                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7531964                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.412568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.416173                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1577913     20.95%     20.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              406522      5.40%     26.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              533228      7.08%     33.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1223555     16.24%     49.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1275419     16.93%     66.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              843292     11.20%     77.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              827663     10.99%     88.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              479395      6.36%     95.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              364977      4.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7531964                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.349548                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            284777                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           234849                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4699214                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717366                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9780296                       # number of misc regfile reads
system.cpu.numCycles                          7673673                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       129242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1476                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       259509                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1478                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3335                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2434                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1999                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3440                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3335                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        17983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        17983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  17983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       589376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       589376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  589376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6775                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6775    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6775                       # Request fanout histogram
system.membus.reqLayer2.occupancy            22535000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35924500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            119414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        98235                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1876                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10852                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10852                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2389                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       117026                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6651                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383122                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                389773                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       272768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14315456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14588224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            5802                       # Total snoops (count)
system.tol2bus.snoopTraffic                    155904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010921                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104074                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134583     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1482      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136067                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          227431500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191817499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3582000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               123024                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123488                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 464                       # number of overall hits
system.l2.overall_hits::.cpu.data              123024                       # number of overall hits
system.l2.overall_hits::total                  123488                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4854                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6777                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1923                       # number of overall misses
system.l2.overall_misses::.cpu.data              4854                       # number of overall misses
system.l2.overall_misses::total                  6777                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    155075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    385992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        541067000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    155075000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    385992000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       541067000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127878                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130265                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127878                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130265                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.805614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.037958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052025                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.805614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.037958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052025                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80642.225689                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79520.395550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79838.719197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80642.225689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79520.395550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79838.719197                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2434                       # number of writebacks
system.l2.writebacks::total                      2434                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6776                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6776                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    135855000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    337402500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    473257500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    135855000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    337402500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    473257500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.805614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.037950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.805614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.037950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052017                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70647.425897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69524.520915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69843.196576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70647.425897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69524.520915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69843.196576                       # average overall mshr miss latency
system.l2.replacements                           5800                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        95801                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            95801                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        95801                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        95801                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1872                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1872                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1872                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1872                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          111                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           111                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7412                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3440                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    268537000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     268537000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.316992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.316992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78063.081395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78063.081395                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    234137000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    234137000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.316992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.316992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68063.081395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68063.081395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    155075000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    155075000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.805614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.805614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80642.225689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80642.225689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    135855000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    135855000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.805614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.805614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70647.425897                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70647.425897                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        115612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            115612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1414                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1414                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    117455000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    117455000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       117026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        117026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83065.770863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83065.770863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1413                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1413                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    103265500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    103265500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73082.448691                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73082.448691                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1990.685879                       # Cycle average of tags in use
system.l2.tags.total_refs                      259389                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.051606                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     198.840788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       226.029669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1565.815421                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.097090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.110366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.764558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972015                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1833                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1045856                       # Number of tag accesses
system.l2.tags.data_accesses                  1045856                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004306278500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          144                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          144                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16406                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2271                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6775                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2434                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6775                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2434                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     73                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6775                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2434                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.347222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.856539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.135420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           143     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.756944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.717061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.195835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     67.36%     67.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.08%     69.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33     22.92%     92.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      4.17%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.08%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  433600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    113.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3836733000                       # Total gap between requests
system.mem_ctrls.avgGap                     416628.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       123008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       305920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       154432                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32059749.230876691639                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 79732362.811441510916                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 40249830.850210949779                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1922                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4853                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2434                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56730000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    138767500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  68283489750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29516.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28594.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  28054022.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       123008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       310592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        433600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       123008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       123008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       155776                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       155776                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4853                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6775                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2434                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2434                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32059749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     80950033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        113009782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32059749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32059749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     40600119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        40600119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     40600119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32059749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     80950033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       153609901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6702                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2413                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          208                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                69835000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              33510000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          195497500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10420.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29170.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5304                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1959                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1838                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   316.378672                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   201.222005                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   305.159601                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          544     29.60%     29.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          467     25.41%     55.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          251     13.66%     68.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          163      8.87%     77.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          104      5.66%     83.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           57      3.10%     86.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           52      2.83%     89.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           24      1.31%     90.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          176      9.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1838                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                428928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             154432                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              111.792112                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               40.249831                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5712000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3009435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20798820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5298300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 302402880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    487619610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1062718080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1887559125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   491.957208                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2758111500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    127920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    950804500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         7511280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3965775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27053460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7297560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 302402880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    455571360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1089706080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1893508395                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.507774                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2828693500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    127920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    880222500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117116                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1132085                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  726692                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1475                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4248828                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1305768                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28308981                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2596                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 487295                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 243695                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 378431                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27302                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37107895                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69014431                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36644684                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6947016                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398886                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6709003                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      13                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2805776                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       751069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       751069                       # number of overall hits
system.cpu.icache.overall_hits::total          751069                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3415                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3415                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3415                       # number of overall misses
system.cpu.icache.overall_misses::total          3415                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    219064000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    219064000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    219064000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    219064000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       754484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       754484                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       754484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       754484                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004526                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004526                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004526                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004526                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64147.584187                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64147.584187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64147.584187                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64147.584187                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1137                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.850000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1876                       # number of writebacks
system.cpu.icache.writebacks::total              1876                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1026                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1026                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1026                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1026                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2389                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    163595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    163595000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163595000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003166                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003166                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003166                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003166                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68478.442863                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68478.442863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68478.442863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68478.442863                       # average overall mshr miss latency
system.cpu.icache.replacements                   1876                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       751069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751069                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3415                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3415                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    219064000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    219064000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       754484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       754484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64147.584187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64147.584187                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1026                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1026                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    163595000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163595000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68478.442863                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68478.442863                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.865239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              753457                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2388                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            315.518007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.865239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6038260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6038260                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82445                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  614129                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  583                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 325                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262779                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  332                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    672                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4465009                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535191                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           324                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           269                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      755219                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           894                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   797653                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1977198                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4028552                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                611445                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117116                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2390908                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2810                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28896493                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11669                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31857121                       # The number of ROB reads
system.cpu.rob.writes                        55072470                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3742712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3742712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3744831                       # number of overall hits
system.cpu.dcache.overall_hits::total         3744831                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1091580                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1091580                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1092205                       # number of overall misses
system.cpu.dcache.overall_misses::total       1092205                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10227561496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10227561496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10227561496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10227561496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4834292                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4834292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4837036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4837036                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.225799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225799                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.225800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9369.502461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9369.502461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9364.140886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9364.140886                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14033                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               875                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.037714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           43                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        95801                       # number of writebacks
system.cpu.dcache.writebacks::total             95801                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       964115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       964115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       964115                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       964115                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127878                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127878                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1862469997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1862469997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1872727497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1872727497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026437                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026437                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14611.618852                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14611.618852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14644.641744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14644.641744                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127366                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3298314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3298314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1080723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1080723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9852879500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9852879500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4379037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4379037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.246795                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.246795                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9116.933294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9116.933294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       964109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       964109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       116614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       116614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1498812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1498812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12852.766392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12852.766392                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       444398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         444398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    374681996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    374681996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34510.637929                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34510.637929                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10851                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10851                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    363657497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    363657497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33513.731177                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33513.731177                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          625                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          625                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2744                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2744                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.227770                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.227770                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10257500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10257500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24836.561743                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24836.561743                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.700835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3872709                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.284404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.700835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38824166                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38824166                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3836836000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3093455                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2930276                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117435                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2548287                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2544248                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.841501                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37094                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11871                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8737                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3134                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          471                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4203489                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115376                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6939817                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.319273                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.544587                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2705566     38.99%     38.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          821142     11.83%     50.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          407551      5.87%     56.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          249848      3.60%     60.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          255703      3.68%     63.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56451      0.81%     64.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           62354      0.90%     65.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           79445      1.14%     66.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2301757     33.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6939817                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753979                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035150                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539672                       # Number of memory references committed
system.cpu.commit.loads                       4085085                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257302                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468253                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318913     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245183      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286836      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035150                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2301757                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753979                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035150                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             853971                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15969910                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3093455                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2590079                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6553026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239654                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  693                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4393                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    754486                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21165                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7531964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.042652                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.417253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2007164     26.65%     26.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67245      0.89%     27.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1842106     24.46%     52.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   130052      1.73%     53.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   163241      2.17%     55.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114901      1.53%     57.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   182935      2.43%     59.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212142      2.82%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2812178     37.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7531964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.403126                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.081130                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
