<?xml version="1.0" encoding="UTF-8"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance"
        schemaVersion="1.3"
        xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
   <vendor>ARM Ltd.</vendor>
   <vendorID>ARM</vendorID>
   <name>Cortex-M0+</name>
   <description>Cortex-M0+ core descriptions, generated from ARM develloper studio</description>
   <cpu>
      <name>Cortex-M0+</name>
      <series>M</series>
      <revision>r0p0</revision>
      <endian>little</endian>
      <mpuPresent>true</mpuPresent>
      <vtorPresent>true</vtorPresent>
      <nvicPrioBits>8</nvicPrioBits>
      <vendorSystickConfig>true</vendorSystickConfig>
   </cpu>
   <addressUnitBits>8</addressUnitBits>
   <width>32</width>
   <peripherals>
      <peripheral>
         <name>SysTick</name>
         <description>System Timer registers</description>
         <baseaddress>0xE000E010</baseaddress>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x80</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>SYST_CSR</name>
               <addressOffset>0x0</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>COUNTFLAG</name>
                     <description>Indicates whether the counter has counted to 0 since the last read of this register</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CLKSOURCE</name>
                     <description>Indicates the SysTick clock source</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TICKINT</name>
                     <description>Indicates whether counting to 0 causes the status of the SysTick exception to change to pending</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ENABLE</name>
                     <description>Indicates the enabled status of the SysTick counter</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SYST_RVR</name>
               <addressOffset>0x4</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>RELOAD</name>
                     <description>The value to load into the SYST_CVR register when the counter reaches 0</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>23</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SYST_CVR</name>
               <addressOffset>0x8</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>CURRENT</name>
                     <description>This is the value of the counter at the time it is sampled</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>23</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SYST_CALIB</name>
               <addressOffset>0xC</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>NOREF</name>
                     <description>Indicates whether the IMPLEMENTATION DEFINED reference clock is provided</description>
                     <bitOffset>31</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>SKEW</name>
                     <description>Indicates whether the 10ms calibration value is exact</description>
                     <bitOffset>30</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TENMS</name>
                     <description>Optionally, holds a reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>23</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
      <peripheral>
         <name>Control</name>
         <description>System Control registers</description>
         <baseaddress>0xE000ED04</baseaddress>
         <addressBlock>
            <offset>0x0</offset>
            <size>0xE0</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>ICSR</name>
               <addressOffset>0x0</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>NMIPENDSET</name>
                     <description>Activates an NMI exception or reads back the current state</description>
                     <bitOffset>31</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PENDSVSET</name>
                     <description>Sets a pending PendSV interrupt or reads back the current state</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PENDSVCLR</name>
                     <description>Clears a pending PendSV interrupt</description>
                     <bitOffset>27</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PENDSTSET</name>
                     <description>Sets a pending SysTick or reads back the current state</description>
                     <bitOffset>26</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PENDSTCLR</name>
                     <description>Clears a pending SysTick, whether set here or by the timer hardware</description>
                     <bitOffset>25</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ISRPREEMPT</name>
                     <description>Indicates whether a pending exception will be serviced on exit from debug halt state</description>
                     <bitOffset>23</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ISRPENDING</name>
                     <description>Indicates if an external configurable, NVIC generated, interrupt is pending</description>
                     <bitOffset>22</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>VECTPENDING</name>
                     <description>The exception number for the highest priority pending exception. 0 indicates no pending exceptions</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
                  <field>
                     <name>VECTACTIVE</name>
                     <description>The exception number for the current executing exception</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>AIRCR</name>
               <addressOffset>0x8</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>VECTKEY</name>
                     <description>Vector Key</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>15</bitWidth>
                  </field>
                  <field>
                     <name>VECTKEYSTAT</name>
                     <description>UNKNOWN</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>15</bitWidth>
                  </field>
                  <field>
                     <name>ENDIANNESS</name>
                     <description>Indicates the memory system data endianness</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>SYSRESETREQ</name>
                     <description>System Reset Request</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>VECTCLRACTIVE</name>
                     <description>Clears all active state information for fixed and configurable exceptions</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CCR</name>
               <addressOffset>0x0</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>STKALIGN</name>
                     <description>On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned and the context to restore it is saved. The SP is restored on the associated exception return</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>UNALIGN_TRP</name>
                     <description>Unaligned word and halfword accesses generate a HardFault exception</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SHPR2</name>
               <addressOffset>0x18</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>PRI_11</name>
                     <description>Priority of system handler 11, SVCall</description>
                     <bitOffset>30</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SHPR3</name>
               <addressOffset>0x1C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>PRI_15</name>
                     <description>Priority of system handler 15, SysTick</description>
                     <bitOffset>30</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PRI_14</name>
                     <description>Priority of system handler 14, PendSV</description>
                     <bitOffset>22</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SHCSR</name>
               <addressOffset>0x20</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>SVCALLPENDED</name>
                     <description>This bit reflects the pending state on a read, and updates the pending state, to the value written, on a write</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>VTOR</name>
               <addressOffset>0x4</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>TBLOFF</name>
                     <description>Bits [31:7] of the vector table address</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>24</bitWidth>
                  </field>
                  <field>
                     <name>TBLBASE</name>
                     <description>Determines whether the vector table is in the code or SRAM memory region</description>
                     <bitOffset>29</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
      <peripheral>
         <name>ID</name>
         <description>ID registers</description>
         <baseaddress>0xE000ED00</baseaddress>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x20</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>CPUID</name>
               <addressOffset>0x0</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>Implementer</name>
                     <description>Implementer code</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>7</bitWidth>
                  </field>
                  <field>
                     <name>Variant</name>
                     <description>Implementation defined</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>Constant</name>
                     <description>Indicates the architecture</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>Partno</name>
                     <description>Indicates part number</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>11</bitWidth>
                  </field>
                  <field>
                     <name>Revision</name>
                     <description>Indicates revision</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
      <peripheral>
         <name>MPU</name>
         <description>Memory Protection Unit registers</description>
         <baseaddress>0xE000ED90</baseaddress>
         <addressBlock>
            <offset>0x0</offset>
            <size>0xA0</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>MPU_TYPE</name>
               <addressOffset>0x0</addressOffset>
               <size>0x20</size>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>IREGION</name>
                     <description>Instruction region, not supported</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>7</bitWidth>
                  </field>
                  <field>
                     <name>DREGION</name>
                     <description>Number of regions supported by the MPU</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>7</bitWidth>
                  </field>
                  <field>
                     <name>SEPARATE</name>
                     <description>Indicates support for separate instruction and data address maps</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>MPU_CTRL</name>
               <addressOffset>0x4</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>PRIVDEFENA</name>
                     <description>Privileged default memory map enable (when ENABLE = 1)</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>HFNMIENA</name>
                     <description>MPU HardFault and NMI enable (when ENABLE = 1)</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ENABLE</name>
                     <description>Enables the MPU</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>MPU_RNR</name>
               <addressOffset>0x8</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>REGION</name>
                     <description>Indicates the memory region accessed by MPU_RBAR and MPU_RASR</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>7</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>MPU_RBAR</name>
               <addressOffset>0xC</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>ADDR</name>
                     <description>Base address of the region</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>23</bitWidth>
                  </field>
                  <field>
                     <name>VALID</name>
                     <description>On writes to the register, indicates whether the write must update the base address of the region identified by the REGION field</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>REGION</name>
                     <description>On writes, can specify the number of the region to update, on reads, returns bits [3:0] of MPU_RNR</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>MPU_RASR</name>
               <addressOffset>0x0</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields>
                  <field>
                     <name>XN</name>
                     <description>Execute Never - Indicates whether the processor can execute instructions from the region</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>AP</name>
                     <description>Access and privilege properties of the region</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>TEX_S_C_B</name>
                     <description>Memory type, cacheable and shareable properties of the region</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
                  <field>
                     <name>SRD</name>
                     <description>Subregion Disable</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>7</bitWidth>
                  </field>
                  <field>
                     <name>SIZE</name>
                     <description>Indicates the region size</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>ENABLE</name>
                     <description>Enables this region (when the MPU is enabled)</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
      <peripheral>
         <name>NVIC</name>
         <description>Nested Vectored Interrupt Controller registers</description>
         <baseaddress>0xE000E100</baseaddress>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x1A0</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>NVIC_ISER0</name>
               <addressOffset>0x0</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_ICER0</name>
               <addressOffset>0x80</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_ISPR0</name>
               <addressOffset>0x00</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_ICPR0</name>
               <addressOffset>0x180</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_IABR0</name>
               <addressOffset>0x200</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_IPR0</name>
               <addressOffset>0x300</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_IPR1</name>
               <addressOffset>0x304</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_IPR2</name>
               <addressOffset>0x308</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_IPR3</name>
               <addressOffset>0x30C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_IPR4</name>
               <addressOffset>0x310</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_IPR5</name>
               <addressOffset>0x314</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_IPR6</name>
               <addressOffset>0x318</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
            <register>
               <name>NVIC_IPR7</name>
               <addressOffset>0x31C</addressOffset>
               <size>0x20</size>
               <access>read-write</access>
               <fields/>
            </register>
         </registers>
      </peripheral>
   </peripherals>
</device>
