INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_1_B/sd3_1_B.srcs/sources_1/new/T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_1_B/sd3_1_B.srcs/sources_1/new/sd3_1_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd3_1_B
INFO: [VRFC 10-2458] undeclared symbol t2, assumed default net type wire [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_1_B/sd3_1_B.srcs/sources_1/new/sd3_1_B.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_1_B/sd3_1_B.srcs/sim_1/new/sd3_1_B_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd3_1_B_sim
