From 5319751c7c064c10a6f6e66ea48c8d26c83b1b5c Mon Sep 17 00:00:00 2001
From: Firefly <service@t-firefly.com>
Date: Sun, 29 May 2016 00:14:16 +0800
Subject: [PATCH] arm: dts: add lc709203 device tree

add lc709203 device tree
---
 kernel/arch/arm/boot/dts/firefly-rk3288.dts | 6641 +++++++++++++++++++++++----
 1 file changed, 5686 insertions(+), 955 deletions(-)

diff --git a/kernel/arch/arm/boot/dts/firefly-rk3288.dts b/kernel/arch/arm/boot/dts/firefly-rk3288.dts
index 86d1b22..c771923 100755
--- a/kernel/arch/arm/boot/dts/firefly-rk3288.dts
+++ b/kernel/arch/arm/boot/dts/firefly-rk3288.dts
@@ -1,1094 +1,5825 @@
 /dts-v1/;
 
-#include "rk3288.dtsi"
-#include "lcd-box.dtsi"
-#include <dt-bindings/input/input.h>
+/ {
+	#address-cells = <0x1>;
+	#size-cells = <0x1>;
+	compatible = "rockchip,rk3288";
+	rockchip,sram = <0x1>;
+	interrupt-parent = <0x2>;
+
+	chosen {
+		bootargs = "vmalloc=496M";
+	};
+
+	aliases {
+		serial0 = "/serial@ff180000";
+		serial1 = "/serial@ff190000";
+		serial2 = "/serial@ff690000";
+		serial3 = "/serial@ff1b0000";
+		serial4 = "/serial@ff1c0000";
+		i2c0 = "/i2c@ff650000";
+		i2c1 = "/i2c@ff140000";
+		i2c2 = "/i2c@ff660000";
+		i2c3 = "/i2c@ff150000";
+		i2c4 = "/i2c@ff160000";
+		i2c5 = "/i2c@ff170000";
+		lcdc0 = "/lcdc@ff930000";
+		lcdc1 = "/lcdc@ff940000";
+		spi0 = "/spi@ff110000";
+		spi1 = "/spi@ff120000";
+		spi2 = "/spi@ff130000";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x0>;
+	};
+
+	pinctrl@ff770000 {
+		compatible = "rockchip,rk3288-pinctrl";
+		reg = <0xff770000 0x140 0xff770140 0x80 0xff7701c0 0x80>;
+		reg-names = "base", "pull", "drv";
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		ranges;
+		init-gpios = <0x3 0x0 0x0 0x4 0x8 0x0>;
+
+		gpio0@ff750000 {
+			compatible = "rockchip,rk3288-gpio-bank0";
+			reg = <0xff750000 0x100 0xff730084 0xc 0xff730064 0xc 0xff730070 0xc>;
+			reg-names = "base", "mux_bank0", "pull_bank0", "drv_bank0";
+			interrupts = <0x0 0x51 0x4>;
+			clocks = <0x5 0x4>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+			linux,phandle = <0x97>;
+			phandle = <0x97>;
+		};
+
+		gpio1@ff780000 {
+			compatible = "rockchip,gpio-bank";
+			reg = <0xff780000 0x100>;
+			interrupts = <0x0 0x52 0x4>;
+			clocks = <0x6 0x1>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+		};
+
+		gpio2@ff790000 {
+			compatible = "rockchip,gpio-bank";
+			reg = <0xff790000 0x100>;
+			interrupts = <0x0 0x53 0x4>;
+			clocks = <0x6 0x2>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+			linux,phandle = <0x98>;
+			phandle = <0x98>;
+		};
+
+		gpio3@ff7a0000 {
+			compatible = "rockchip,gpio-bank";
+			reg = <0xff7a0000 0x100>;
+			interrupts = <0x0 0x54 0x4>;
+			clocks = <0x6 0x3>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+		};
+
+		gpio4@ff7b0000 {
+			compatible = "rockchip,gpio-bank";
+			reg = <0xff7b0000 0x100>;
+			interrupts = <0x0 0x55 0x4>;
+			clocks = <0x6 0x4>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+			linux,phandle = <0x4>;
+			phandle = <0x4>;
+		};
+
+		gpio5@ff7c0000 {
+			compatible = "rockchip,gpio-bank";
+			reg = <0xff7c0000 0x100>;
+			interrupts = <0x0 0x56 0x4>;
+			clocks = <0x6 0x5>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+			linux,phandle = <0xbb>;
+			phandle = <0xbb>;
+		};
+
+		gpio6@ff7d0000 {
+			compatible = "rockchip,gpio-bank";
+			reg = <0xff7d0000 0x100>;
+			interrupts = <0x0 0x57 0x4>;
+			clocks = <0x6 0x6>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+			linux,phandle = <0x83>;
+			phandle = <0x83>;
+		};
+
+		gpio7@ff7e0000 {
+			compatible = "rockchip,gpio-bank";
+			reg = <0xff7e0000 0x100>;
+			interrupts = <0x0 0x58 0x4>;
+			clocks = <0x6 0x7>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+			linux,phandle = <0xb7>;
+			phandle = <0xb7>;
+		};
+
+		gpio8@ff7f0000 {
+			compatible = "rockchip,gpio-bank";
+			reg = <0xff7f0000 0x100>;
+			interrupts = <0x0 0x59 0x4>;
+			clocks = <0x6 0x8>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+			linux,phandle = <0x3>;
+			phandle = <0x3>;
+		};
+
+		gpio15@ff7f2000 {
+			compatible = "rockchip,gpio-bank";
+			reg = <0xff7f2000 0x100>;
+			interrupts = <0x0 0x7f 0x4>;
+			clocks = <0x6 0x8>;
+			gpio-controller;
+			#gpio-cells = <0x2>;
+			interrupt-controller;
+			#interrupt-cells = <0x2>;
+		};
+
+		pcfg_pull_up {
+			bias-pull-up;
+		};
+
+		pcfg_pull_down {
+			bias-pull-down;
+		};
+
+		pcfg_pull_none {
+			bias-disable;
+		};
+
+		gpio4_uart0 {
+
+			uart0-xfer {
+				rockchip,pins = <0x4c01 0x4c11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x9f>;
+				phandle = <0x9f>;
+			};
+
+			uart0-cts {
+				rockchip,pins = <0x4c21>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xa0>;
+				phandle = <0xa0>;
+			};
+
+			uart0-rts {
+				rockchip,pins = <0x4c31>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x114>;
+				phandle = <0x114>;
+			};
+
+			uart0-rts-gpio {
+				rockchip,pins = <0x4c30>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x115>;
+				phandle = <0x115>;
+			};
+		};
+
+		gpio5_uart1 {
+
+			uart1-xfer {
+				rockchip,pins = <0x5b01 0x5b11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xa2>;
+				phandle = <0xa2>;
+			};
+
+			uart1-cts {
+				rockchip,pins = <0x5b21>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xa3>;
+				phandle = <0xa3>;
+			};
+
+			uart1-rts {
+				rockchip,pins = <0x5b31>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xa4>;
+				phandle = <0xa4>;
+			};
+
+			uart1-rts-gpio {
+				rockchip,pins = <0x5b30>;
+				rockchip,drive = <0x0>;
+			};
+		};
+
+		gpio7_uart2 {
+
+			uart2-xfer {
+				rockchip,pins = <0x7c61 0x7c71>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xa8>;
+				phandle = <0xa8>;
+			};
+		};
+
+		gpio7_uart3 {
+
+			uart3-xfer {
+				rockchip,pins = <0x7a71 0x7b01>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xaa>;
+				phandle = <0xaa>;
+			};
+
+			uart3-cts {
+				rockchip,pins = <0x7b11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xab>;
+				phandle = <0xab>;
+			};
+
+			uart3-rts {
+				rockchip,pins = <0x7b21>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xac>;
+				phandle = <0xac>;
+			};
+		};
+
+		gpio5_uart4 {
+
+			uart4-xfer {
+				rockchip,pins = <0x5b73 0x5b63>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xae>;
+				phandle = <0xae>;
+			};
+
+			uart4-cts {
+				rockchip,pins = <0x5b43>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xaf>;
+				phandle = <0xaf>;
+			};
+
+			uart4-rts {
+				rockchip,pins = <0x5b53>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xb0>;
+				phandle = <0xb0>;
+			};
+		};
+
+		gpio0_i2c0 {
+
+			i2c0-sda {
+				rockchip,pins = <0xb71>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xb4>;
+				phandle = <0xb4>;
+			};
+
+			i2c0-scl {
+				rockchip,pins = <0xc01>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xb5>;
+				phandle = <0xb5>;
+			};
+
+			i2c0-gpio {
+				rockchip,pins = <0xb70 0xc00>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xb6>;
+				phandle = <0xb6>;
+			};
+		};
+
+		gpio8_i2c1 {
+
+			i2c1-sda {
+				rockchip,pins = <0x8a41>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xb8>;
+				phandle = <0xb8>;
+			};
+
+			i2c1-scl {
+				rockchip,pins = <0x8a51>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xb9>;
+				phandle = <0xb9>;
+			};
+
+			i2c1-gpio {
+				rockchip,pins = <0x8a40 0x8a50>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xba>;
+				phandle = <0xba>;
+			};
+		};
+
+		gpio6_i2c2 {
+
+			i2c2-sda {
+				rockchip,pins = <0x6b11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xbc>;
+				phandle = <0xbc>;
+			};
+
+			i2c2-scl {
+				rockchip,pins = <0x6b21>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xbd>;
+				phandle = <0xbd>;
+			};
+
+			i2c2-gpio {
+				rockchip,pins = <0x6b10 0x6b20>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xbe>;
+				phandle = <0xbe>;
+			};
+		};
+
+		gpio2_i2c3 {
+
+			i2c3-sda {
+				rockchip,pins = <0x2c11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xc0>;
+				phandle = <0xc0>;
+			};
+
+			i2c3-scl {
+				rockchip,pins = <0x2c01>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xc1>;
+				phandle = <0xc1>;
+			};
+
+			i2c3-gpio {
+				rockchip,pins = <0x2c10 0x2c00>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xc2>;
+				phandle = <0xc2>;
+			};
+		};
+
+		gpio7_i2c4 {
+
+			i2c4-sda {
+				rockchip,pins = <0x7c11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xc3>;
+				phandle = <0xc3>;
+			};
+
+			i2c4-scl {
+				rockchip,pins = <0x7c21>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xc4>;
+				phandle = <0xc4>;
+			};
+
+			i2c4-gpio {
+				rockchip,pins = <0x7c10 0x7c20>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xc5>;
+				phandle = <0xc5>;
+			};
+		};
+
+		gpio7_i2c5 {
+
+			i2c5-sda {
+				rockchip,pins = <0x7c32>;
+				rockchip,pull = <0x0>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xc6>;
+				phandle = <0xc6>;
+			};
+
+			i2c5-scl {
+				rockchip,pins = <0x7c42>;
+				rockchip,pull = <0x0>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xc7>;
+				phandle = <0xc7>;
+			};
+
+			i2c5-gpio {
+				rockchip,pins = <0x7c30 0x7c40>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xc8>;
+				phandle = <0xc8>;
+			};
+		};
+
+		gpio5_spi0 {
+
+			spi0-txd {
+				rockchip,pins = <0x5b61>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x8d>;
+				phandle = <0x8d>;
+			};
+
+			spi0-rxd {
+				rockchip,pins = <0x5b71>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x8e>;
+				phandle = <0x8e>;
+			};
+
+			spi0-clk {
+				rockchip,pins = <0x5b41>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x8f>;
+				phandle = <0x8f>;
+			};
+
+			spi0-cs0 {
+				rockchip,pins = <0x5b51>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x90>;
+				phandle = <0x90>;
+			};
+
+			spi0-cs1 {
+				rockchip,pins = <0x5c01>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x91>;
+				phandle = <0x91>;
+			};
+		};
+
+		gpio7_spi1 {
+
+			spi1-txd {
+				rockchip,pins = <0x7b72>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x93>;
+				phandle = <0x93>;
+			};
+
+			spi1-rxd {
+				rockchip,pins = <0x7b62>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x94>;
+				phandle = <0x94>;
+			};
+
+			spi1-clk {
+				rockchip,pins = <0x7b42>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x95>;
+				phandle = <0x95>;
+			};
+
+			spi1-cs0 {
+				rockchip,pins = <0x7b52>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x96>;
+				phandle = <0x96>;
+			};
+		};
+
+		gpio8_spi2 {
+
+			spi2-txd {
+				rockchip,pins = <0x8b11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x99>;
+				phandle = <0x99>;
+			};
+
+			spi2-rxd {
+				rockchip,pins = <0x8b01>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x9a>;
+				phandle = <0x9a>;
+			};
+
+			spi2-clk {
+				rockchip,pins = <0x8a61>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x9b>;
+				phandle = <0x9b>;
+			};
+
+			spi2-cs0 {
+				rockchip,pins = <0x8a71>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x9c>;
+				phandle = <0x9c>;
+			};
+
+			spi2-cs1 {
+				rockchip,pins = <0x8a31>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x9d>;
+				phandle = <0x9d>;
+			};
+		};
+
+		gpio6_i2s {
+
+			i2s-mclk {
+				rockchip,pins = <0x6b01>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xbf>;
+				phandle = <0xbf>;
+			};
+
+			i2s-sclk {
+				rockchip,pins = <0x6a01>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xd1>;
+				phandle = <0xd1>;
+			};
+
+			i2s-lrckrx {
+				rockchip,pins = <0x6a11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xd2>;
+				phandle = <0xd2>;
+			};
+
+			i2s-lrcktx {
+				rockchip,pins = <0x6a21>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xd3>;
+				phandle = <0xd3>;
+			};
+
+			i2s-sdo0 {
+				rockchip,pins = <0x6a41>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xd5>;
+				phandle = <0xd5>;
+			};
+
+			i2s-sdo1 {
+				rockchip,pins = <0x6a51>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xd6>;
+				phandle = <0xd6>;
+			};
+
+			i2s-sdo2 {
+				rockchip,pins = <0x6a61>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xd7>;
+				phandle = <0xd7>;
+			};
+
+			i2s-sdo3 {
+				rockchip,pins = <0x6a71>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xd8>;
+				phandle = <0xd8>;
+			};
+
+			i2s-sdi {
+				rockchip,pins = <0x6a31>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xd4>;
+				phandle = <0xd4>;
+			};
+
+			i2s-gpio {
+				rockchip,pins = <0x6b00 0x6a00 0x6a10 0x6a20 0x6a40 0x6a50 0x6a60 0x6a70 0x6a30>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xd9>;
+				phandle = <0xd9>;
+			};
+		};
+
+		gpio1_lcdc0 {
+
+			lcdc0-lcdc {
+				rockchip,pins = <0x1d31 0x1d21 0x1d01 0x1d11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x2>;
+				linux,phandle = <0xcc>;
+				phandle = <0xcc>;
+			};
+
+			lcdc0-gpio {
+				rockchip,pins = <0x1d30 0x1d20 0x1d00 0x1d10>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x2>;
+				linux,phandle = <0xcd>;
+				phandle = <0xcd>;
+			};
+		};
+
+		gpio6_spdif {
+
+			spdif-tx {
+				rockchip,pins = <0x6b31>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xda>;
+				phandle = <0xda>;
+			};
+		};
+
+		gpio7_pwm {
+
+			vop0-pwm {
+				rockchip,pins = <0x7a02>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xdc>;
+				phandle = <0xdc>;
+			};
+
+			vop1-pwm {
+				rockchip,pins = <0x7a03>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xdb>;
+				phandle = <0xdb>;
+			};
+
+			pwm0 {
+				rockchip,pins = <0x7a01>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xdd>;
+				phandle = <0xdd>;
+			};
+
+			pwm1 {
+				rockchip,pins = <0x7a11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xde>;
+				phandle = <0xde>;
+			};
+
+			pwm2 {
+				rockchip,pins = <0x7c63>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xdf>;
+				phandle = <0xdf>;
+			};
+
+			pwm3 {
+				rockchip,pins = <0x7c73>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xe0>;
+				phandle = <0xe0>;
+			};
+		};
+
+		gpio3_emmc0 {
+
+			emmc0-clk {
+				rockchip,pins = <0x3c22>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x2>;
+			};
+
+			emmc0-cmd {
+				rockchip,pins = <0x3c02>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x2>;
+			};
+
+			emmc0-rstnout {
+				rockchip,pins = <0x3c12>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x2>;
+			};
+
+			emmc0-pwr {
+				rockchip,pins = <0x3b12>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+			};
+
+			emmc0-bus-width1 {
+				rockchip,pins = <0x3a02>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x2>;
+			};
+
+			emmc0-bus-width4 {
+				rockchip,pins = <0x3a02 0x3a12 0x3a22 0x3a32>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x2>;
+			};
+		};
+
+		gpio6_sdmmc0 {
+
+			sdmmc0-clk {
+				rockchip,pins = <0x6c41>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x1>;
+				linux,phandle = <0x7e>;
+				phandle = <0x7e>;
+			};
+
+			sdmmc0-cmd {
+				rockchip,pins = <0x6c51>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x1>;
+				linux,phandle = <0x7f>;
+				phandle = <0x7f>;
+			};
+
+			sdmmc0-dectn {
+				rockchip,pins = <0x6c61>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x1>;
+				linux,phandle = <0x80>;
+				phandle = <0x80>;
+			};
+
+			sdmmc0-bus-width1 {
+				rockchip,pins = <0x6c01>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x1>;
+			};
+
+			sdmmc0-bus-width4 {
+				rockchip,pins = <0x6c01 0x6c11 0x6c21 0x6c31>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x1>;
+				linux,phandle = <0x81>;
+				phandle = <0x81>;
+			};
+
+			sdmmc0_gpio {
+				rockchip,pins = <0x6c40 0x6c50 0x6c60 0x6c00 0x6c10 0x6c20 0x6c30>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x1>;
+				linux,phandle = <0x82>;
+				phandle = <0x82>;
+			};
+		};
+
+		gpio4_sdio0 {
+
+			sdio0_clk {
+				rockchip,pins = <0x4d11>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x1>;
+				linux,phandle = <0x85>;
+				phandle = <0x85>;
+			};
+
+			sdio0_cmd {
+				rockchip,pins = <0x4d01>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x1>;
+				linux,phandle = <0x86>;
+				phandle = <0x86>;
+			};
+
+			sdio0-dectn {
+				rockchip,pins = <0x4d21>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x0>;
+			};
+
+			sdio0_wrprt {
+				rockchip,pins = <0x4d31>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x87>;
+				phandle = <0x87>;
+			};
+
+			sdio0-pwren {
+				rockchip,pins = <0x4d41>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x88>;
+				phandle = <0x88>;
+			};
+
+			sdio0-bkpwr {
+				rockchip,pins = <0x4d51>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x89>;
+				phandle = <0x89>;
+			};
+
+			sdio0-intn {
+				rockchip,pins = <0x4d61>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0x8a>;
+				phandle = <0x8a>;
+			};
+
+			sdio0-bus-width1 {
+				rockchip,pins = <0x4c41>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x1>;
+			};
+
+			sdio0-bus-width4 {
+				rockchip,pins = <0x4c41 0x4c51 0x4c61 0x4c71>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x1>;
+				linux,phandle = <0x8b>;
+				phandle = <0x8b>;
+			};
+
+			sdio0-all-gpio {
+				rockchip,pins = <0x4d10 0x4d00 0x4d20 0x4d30 0x4d40 0x4d50 0x4d60 0x4c40 0x4c50 0x4c60 0x4c70>;
+				rockchip,pull = <0x1>;
+				rockchip,drive = <0x1>;
+				linux,phandle = <0x8c>;
+				phandle = <0x8c>;
+			};
+		};
+
+		gpio2_gps {
+
+			gps-mag {
+				rockchip,pins = <0x7a72>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+			};
+
+			gps-sig {
+				rockchip,pins = <0x7b02>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+			};
+
+			gps-rfclk {
+				rockchip,pins = <0x7b12>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+			};
+		};
+
+		gpio4_gmac {
+
+			mac-clk {
+				rockchip,pins = <0x4a33>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x3>;
+				linux,phandle = <0xe4>;
+				phandle = <0xe4>;
+			};
+
+			mac-txpins {
+				rockchip,pins = <0x3d43 0x3d53 0x3d03 0x3d13 0x4a43 0x4b13>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x3>;
+				linux,phandle = <0xe5>;
+				phandle = <0xe5>;
+			};
+
+			mac-rxpins {
+				rockchip,pins = <0x3d63 0x3d73 0x3d23 0x3d33 0x4a13 0x4a23 0x4a63 0x4b03>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x3>;
+				linux,phandle = <0xe6>;
+				phandle = <0xe6>;
+			};
+
+			mac-crs {
+				rockchip,pins = <0x4a73>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x3>;
+			};
+
+			mac-mdpins {
+				rockchip,pins = <0x4a53 0x4a03>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x3>;
+				linux,phandle = <0xe7>;
+				phandle = <0xe7>;
+			};
+		};
+
+		gpio0-tsadc {
+
+			tsadc-int {
+				rockchip,pins = <0xb21>;
+				rockchip,pull = <0x4>;
+				linux,phandle = <0xf4>;
+				phandle = <0xf4>;
+			};
+
+			tsadc-gpio {
+				rockchip,pins = <0xb20>;
+				rockchip,pull = <0x4>;
+				linux,phandle = <0xf3>;
+				phandle = <0xf3>;
+			};
+		};
+
+		gpio7_cec {
+
+			hdmi-cec {
+				rockchip,pins = <0x7c02>;
+				rockchip,pull = <0x0>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xcb>;
+				phandle = <0xcb>;
+			};
+
+			hdmi-cec-gpio {
+				rockchip,pins = <0x7c00>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+			};
+		};
+
+		vol_domain {
+
+			lcdc-vcc {
+				rockchip,pins = <0xfa00>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0xf5>;
+				phandle = <0xf5>;
+			};
+
+			dvp-vcc {
+				rockchip,pins = <0xfa10>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0xf8>;
+				phandle = <0xf8>;
+			};
+
+			flash0-vcc {
+				rockchip,pins = <0xfa20>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0xfb>;
+				phandle = <0xfb>;
+			};
+
+			flash1-vcc {
+				rockchip,pins = <0xfa30>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0xfe>;
+				phandle = <0xfe>;
+			};
+
+			wifi-vcc {
+				rockchip,pins = <0xfa40>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x101>;
+				phandle = <0x101>;
+			};
+
+			bb-vcc {
+				rockchip,pins = <0xfa50>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x104>;
+				phandle = <0x104>;
+			};
+
+			audio-vcc {
+				rockchip,pins = <0xfa60>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x107>;
+				phandle = <0x107>;
+			};
+
+			sdcard-vcc {
+				rockchip,pins = <0xfa70>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x110>;
+				phandle = <0x110>;
+			};
+
+			gpio30-vcc {
+				rockchip,pins = <0xfb00>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x10a>;
+				phandle = <0x10a>;
+			};
+
+			gpio1830-vcc {
+				rockchip,pins = <0xfb10>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x10d>;
+				phandle = <0x10d>;
+			};
+
+			lcdc-vcc-18 {
+				rockchip,pins = <0xfa00>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0xf6>;
+				phandle = <0xf6>;
+			};
+
+			dvp-vcc-18 {
+				rockchip,pins = <0xfa10>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0xf9>;
+				phandle = <0xf9>;
+			};
+
+			flash0-vcc-18 {
+				rockchip,pins = <0xfa20>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0xfc>;
+				phandle = <0xfc>;
+			};
+
+			flash1-vcc-18 {
+				rockchip,pins = <0xfa30>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0xff>;
+				phandle = <0xff>;
+			};
+
+			wifi-vcc-18 {
+				rockchip,pins = <0xfa40>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0x102>;
+				phandle = <0x102>;
+			};
+
+			bb-vcc-18 {
+				rockchip,pins = <0xfa50>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0x105>;
+				phandle = <0x105>;
+			};
+
+			audio-vcc-18 {
+				rockchip,pins = <0xfa60>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0x108>;
+				phandle = <0x108>;
+			};
+
+			sdcard-vcc-18 {
+				rockchip,pins = <0xfa70>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0x111>;
+				phandle = <0x111>;
+			};
+
+			gpio30-vcc-18 {
+				rockchip,pins = <0xfb00>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0x10b>;
+				phandle = <0x10b>;
+			};
+
+			gpio1830-vcc-18 {
+				rockchip,pins = <0xfb10>;
+				rockchip,voltage = <0x1>;
+				linux,phandle = <0x10e>;
+				phandle = <0x10e>;
+			};
+
+			lcdc-vcc-33 {
+				rockchip,pins = <0xfa00>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0xf7>;
+				phandle = <0xf7>;
+			};
+
+			dvp-vcc-33 {
+				rockchip,pins = <0xfa10>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0xfa>;
+				phandle = <0xfa>;
+			};
+
+			flash0-vcc-33 {
+				rockchip,pins = <0xfa20>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0xfd>;
+				phandle = <0xfd>;
+			};
+
+			flash1-vcc-33 {
+				rockchip,pins = <0xfa30>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x100>;
+				phandle = <0x100>;
+			};
+
+			wifi-vcc-33 {
+				rockchip,pins = <0xfa40>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x103>;
+				phandle = <0x103>;
+			};
+
+			bb-vcc-33 {
+				rockchip,pins = <0xfa50>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x106>;
+				phandle = <0x106>;
+			};
+
+			audio-vcc-33 {
+				rockchip,pins = <0xfa60>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x109>;
+				phandle = <0x109>;
+			};
+
+			sdcard-vcc-33 {
+				rockchip,pins = <0xfa70>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x112>;
+				phandle = <0x112>;
+			};
+
+			gpio30-vcc-33 {
+				rockchip,pins = <0xfb00>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x10c>;
+				phandle = <0x10c>;
+			};
+
+			gpio1830-vcc-33 {
+				rockchip,pins = <0xfb10>;
+				rockchip,voltage = <0x0>;
+				linux,phandle = <0x10f>;
+				phandle = <0x10f>;
+			};
+		};
+
+		isp_pin {
+
+			isp_mipi {
+				rockchip,pins = <0x2b31>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xea>;
+				phandle = <0xea>;
+			};
+
+			isp_dvp_d2d9 {
+				rockchip,pins = <0x2a01 0x2a11 0x2a21 0x2a31 0x2a41 0x2a51 0x2a61 0x2a71 0x2b01 0x2b11 0x2b21 0x2b31>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xeb>;
+				phandle = <0xeb>;
+			};
+
+			isp_d0d1 {
+				rockchip,pins = <0x2b41 0x2b51>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xec>;
+				phandle = <0xec>;
+			};
+
+			isp_d10d11 {
+				rockchip,pins = <0x2b61 0x2b71>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xed>;
+				phandle = <0xed>;
+			};
+
+			isp_d0d7 {
+				rockchip,pins = <0x2b41 0x2b51 0x2a01 0x2a11 0x2a21 0x2a31 0x2a41 0x2a51>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xee>;
+				phandle = <0xee>;
+			};
+
+			isp_shutter {
+				rockchip,pins = <0x7b41 0x7b71>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+			};
+
+			isp_flash_trigger {
+				rockchip,pins = <0x7b51>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xf1>;
+				phandle = <0xf1>;
+			};
+
+			isp_prelight {
+				rockchip,pins = <0x7b61>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xef>;
+				phandle = <0xef>;
+			};
+
+			isp_flash_trigger_as_gpio {
+				rockchip,pins = <0x7b50>;
+				rockchip,pull = <0x4>;
+				rockchip,drive = <0x0>;
+				linux,phandle = <0xf0>;
+				phandle = <0xf0>;
+			};
+		};
+
+		gpio0_gpio {
+
+			gpio0-c2 {
+				rockchip,pins = <0xc20>;
+				rockchip,pull = <0x2>;
+			};
+		};
+
+		gpio7_gpio {
+
+			gpio7-b7 {
+				rockchip,pins = <0x7b70>;
+				rockchip,pull = <0x1>;
+			};
+		};
+	};
+
+	clocks {
+		compatible = "rockchip,rk-clocks";
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		ranges = <0x0 0xff760000 0x1b0>;
+
+		fixed_rate_cons {
+			compatible = "rockchip,rk-fixed-rate-cons";
+
+			xin24m {
+				compatible = "rockchip,rk-fixed-clock";
+				clock-output-names = "xin24m";
+				clock-frequency = <0x16e3600>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x7>;
+				phandle = <0x7>;
+			};
+
+			xin12m {
+				compatible = "rockchip,rk-fixed-clock";
+				clocks = <0x7>;
+				clock-output-names = "xin12m";
+				clock-frequency = <0xb71b00>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x1e>;
+				phandle = <0x1e>;
+			};
+
+			xin32k {
+				compatible = "rockchip,rk-fixed-clock";
+				clock-output-names = "xin32k";
+				clock-frequency = <0x7d00>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x16>;
+				phandle = <0x16>;
+			};
+
+			io_27m_in {
+				compatible = "rockchip,rk-fixed-clock";
+				clock-output-names = "io_27m_in";
+				clock-frequency = <0x19bfcc0>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x53>;
+				phandle = <0x53>;
+			};
+
+			dummy {
+				compatible = "rockchip,rk-fixed-clock";
+				clock-output-names = "dummy";
+				clock-frequency = <0x0>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x17>;
+				phandle = <0x17>;
+			};
+
+			dummy_cpll {
+				compatible = "rockchip,rk-fixed-clock";
+				clock-output-names = "dummy_cpll";
+				clock-frequency = <0x0>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x14>;
+				phandle = <0x14>;
+			};
+
+			i2s_clkin {
+				compatible = "rockchip,rk-fixed-clock";
+				clock-output-names = "i2s_clkin";
+				clock-frequency = <0x0>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x1d>;
+				phandle = <0x1d>;
+			};
+
+			edp_24m_clkin {
+				compatible = "rockchip,rk-fixed-clock";
+				#clock-cells = <0x0>;
+				clock-output-names = "edp_24m_clkin";
+				clock-frequency = <0x0>;
+				linux,phandle = <0x46>;
+				phandle = <0x46>;
+			};
+
+			gmac_clkin {
+				compatible = "rockchip,rk-fixed-clock";
+				#clock-cells = <0x0>;
+				clock-output-names = "gmac_clkin";
+				clock-frequency = <0x7735940>;
+				linux,phandle = <0x38>;
+				phandle = <0x38>;
+			};
+
+			clk_hsadc_ext {
+				compatible = "rockchip,rk-fixed-clock";
+				#clock-cells = <0x0>;
+				clock-output-names = "clk_hsadc_ext";
+				clock-frequency = <0x0>;
+				linux,phandle = <0x3a>;
+				phandle = <0x3a>;
+			};
+
+			jtag_clkin {
+				compatible = "rockchip,rk-fixed-clock";
+				#clock-cells = <0x0>;
+				clock-output-names = "jtag_clkin";
+				clock-frequency = <0x0>;
+				linux,phandle = <0x66>;
+				phandle = <0x66>;
+			};
+
+			pclkin_cif {
+				compatible = "rockchip,rk-fixed-clock";
+				#clock-cells = <0x0>;
+				clock-output-names = "pclkin_cif";
+				clock-frequency = <0x0>;
+				linux,phandle = <0x77>;
+				phandle = <0x77>;
+			};
+
+			pclkin_isp {
+				compatible = "rockchip,rk-fixed-clock";
+				#clock-cells = <0x0>;
+				clock-output-names = "pclkin_isp";
+				clock-frequency = <0x0>;
+				linux,phandle = <0x78>;
+				phandle = <0x78>;
+			};
+
+			hsadc_0_tsp {
+				compatible = "rockchip,rk-fixed-clock";
+				#clock-cells = <0x0>;
+				clock-output-names = "hsadc_0_tsp";
+				clock-frequency = <0x0>;
+				linux,phandle = <0x6a>;
+				phandle = <0x6a>;
+			};
+
+			hsadc_1_tsp {
+				compatible = "rockchip,rk-fixed-clock";
+				#clock-cells = <0x0>;
+				clock-output-names = "hsadc_1_tsp";
+				clock-frequency = <0x0>;
+				linux,phandle = <0x6b>;
+				phandle = <0x6b>;
+			};
+		};
+
+		fixed_factor_cons {
+			compatible = "rockchip,rk-fixed-factor-cons";
+
+			otgphy0_480m {
+				compatible = "rockchip,rk-fixed-factor-clock";
+				clocks = <0x8 0x4>;
+				clock-output-names = "otgphy0_480m";
+				clock-div = <0x1>;
+				clock-mult = <0x14>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x2f>;
+				phandle = <0x2f>;
+			};
+
+			otgphy1_480m {
+				compatible = "rockchip,rk-fixed-factor-clock";
+				clocks = <0x8 0x5>;
+				clock-output-names = "otgphy1_480m";
+				clock-div = <0x1>;
+				clock-mult = <0x14>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x2d>;
+				phandle = <0x2d>;
+			};
+
+			otgphy2_480m {
+				compatible = "rockchip,rk-fixed-factor-clock";
+				clocks = <0x8 0x6>;
+				clock-output-names = "otgphy2_480m";
+				clock-div = <0x1>;
+				clock-mult = <0x14>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x2e>;
+				phandle = <0x2e>;
+			};
+
+			clk_hsadc_inv {
+				compatible = "rockchip,rk-fixed-factor-clock";
+				clocks = <0x9>;
+				clock-output-names = "clk_hsadc_inv";
+				clock-div = <0x1>;
+				clock-mult = <0x1>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x3b>;
+				phandle = <0x3b>;
+			};
+
+			pclkin_cif_inv {
+				compatible = "rockchip,rk-fixed-factor-clock";
+				clocks = <0xa 0x0>;
+				clock-output-names = "pclkin_cif_inv";
+				clock-div = <0x1>;
+				clock-mult = <0x1>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x49>;
+				phandle = <0x49>;
+			};
+
+			pclkin_isp_inv {
+				compatible = "rockchip,rk-fixed-factor-clock";
+				clocks = <0xa 0x3>;
+				clock-output-names = "pclkin_isp_inv";
+				clock-div = <0x1>;
+				clock-mult = <0x1>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0x48>;
+				phandle = <0x48>;
+			};
+
+			hclk_vepu {
+				compatible = "rockchip,rk-fixed-factor-clock";
+				clocks = <0xb>;
+				clock-output-names = "hclk_vepu";
+				clock-div = <0x4>;
+				clock-mult = <0x1>;
+				#clock-cells = <0x0>;
+			};
+
+			hclk_vdpu {
+				compatible = "rockchip,rk-fixed-factor-clock";
+				clocks = <0xc>;
+				clock-output-names = "hclk_vdpu";
+				clock-div = <0x4>;
+				clock-mult = <0x1>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0xe1>;
+				phandle = <0xe1>;
+			};
+		};
+
+		pd_cons {
+			compatible = "rockchip,rk-pd-cons";
+
+			pd_gpu {
+				compatible = "rockchip,rk-pd-clock";
+				clock-output-names = "pd_gpu";
+				rockchip,pd-id = <0x8>;
+				#clock-cells = <0x0>;
+			};
+
+			pd_video {
+				compatible = "rockchip,rk-pd-clock";
+				clock-output-names = "pd_video";
+				rockchip,pd-id = <0xc>;
+				#clock-cells = <0x0>;
+			};
+
+			pd_vio {
+				compatible = "rockchip,rk-pd-clock";
+				clock-output-names = "pd_vio";
+				rockchip,pd-id = <0xd>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0xd>;
+				phandle = <0xd>;
+			};
+
+			pd_hevc {
+				compatible = "rockchip,rk-pd-clock";
+				clock-output-names = "pd_hevc";
+				rockchip,pd-id = <0x9>;
+				#clock-cells = <0x0>;
+			};
+
+			pd_edp {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_edp";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+			};
+
+			pd_vop0 {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_vop0";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0xce>;
+				phandle = <0xce>;
+			};
+
+			pd_vop1 {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_vop1";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0xcf>;
+				phandle = <0xcf>;
+			};
+
+			pd_isp {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_isp";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0xe9>;
+				phandle = <0xe9>;
+			};
+
+			pd_iep {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_iep";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+			};
+
+			pd_rga {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_rga";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+			};
+
+			pd_mipicsi {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_mipicsi";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+			};
+
+			pd_mipidsi {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_mipidsi";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+				linux,phandle = <0xca>;
+				phandle = <0xca>;
+			};
+
+			pd_lvds {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_lvds";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+			};
+
+			pd_hdmi {
+				compatible = "rockchip,rk-pd-clock";
+				clocks = <0xd>;
+				clock-output-names = "pd_hdmi";
+				rockchip,pd-id = <0xff>;
+				#clock-cells = <0x0>;
+			};
+		};
+
+		clock_regs {
+			compatible = "rockchip,rk-clock-regs";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			reg = <0x0 0x3ff>;
+			ranges;
+
+			pll_cons {
+				compatible = "rockchip,rk-pll-cons";
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				ranges;
+
+				pll-clk@0000 {
+					compatible = "rockchip,rk3188-pll-clk";
+					reg = <0x0 0x10>;
+					mode-reg = <0x50 0x0>;
+					status-reg = <0x284 0x6>;
+					clocks = <0x7>;
+					clock-output-names = "clk_apll";
+					rockchip,pll-type = <0x10>;
+					#clock-cells = <0x0>;
+					linux,phandle = <0xf>;
+					phandle = <0xf>;
+				};
+
+				pll-clk@0010 {
+					compatible = "rockchip,rk3188-pll-clk";
+					reg = <0x10 0x10>;
+					mode-reg = <0x50 0x4>;
+					status-reg = <0x284 0x5>;
+					clocks = <0x7>;
+					clock-output-names = "clk_dpll";
+					rockchip,pll-type = <0x4>;
+					#clock-cells = <0x0>;
+					linux,phandle = <0x3f>;
+					phandle = <0x3f>;
+				};
+
+				pll-clk@0020 {
+					compatible = "rockchip,rk3188-pll-clk";
+					reg = <0x20 0x10>;
+					mode-reg = <0x50 0x8>;
+					status-reg = <0x284 0x7>;
+					clocks = <0x7>;
+					clock-output-names = "clk_cpll";
+					rockchip,pll-type = <0x20>;
+					#clock-cells = <0x0>;
+					#clock-init-cells = <0x1>;
+					linux,phandle = <0x42>;
+					phandle = <0x42>;
+				};
+
+				pll-clk@0030 {
+					compatible = "rockchip,rk3188-pll-clk";
+					reg = <0x30 0x10>;
+					mode-reg = <0x50 0xc>;
+					status-reg = <0x284 0x8>;
+					clocks = <0x7>;
+					clock-output-names = "clk_gpll";
+					rockchip,pll-type = <0x4>;
+					#clock-cells = <0x0>;
+					#clock-init-cells = <0x1>;
+					linux,phandle = <0x15>;
+					phandle = <0x15>;
+				};
+
+				pll-clk@0040 {
+					compatible = "rockchip,rk3188-pll-clk";
+					reg = <0x40 0x10>;
+					mode-reg = <0x50 0xe>;
+					status-reg = <0x284 0x9>;
+					clocks = <0x7>;
+					clock-output-names = "clk_npll";
+					rockchip,pll-type = <0x4>;
+					#clock-cells = <0x0>;
+					#clock-init-cells = <0x1>;
+					linux,phandle = <0x24>;
+					phandle = <0x24>;
+				};
+			};
+
+			clk_sel_cons {
+				compatible = "rockchip,rk-sel-cons";
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				ranges;
+
+				sel-con@0060 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x60 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					aclk_core_m0_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x4>;
+						clocks = <0xe>;
+						clock-output-names = "aclk_core_m0";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xc>;
+						linux,phandle = <0x71>;
+						phandle = <0x71>;
+					};
+
+					aclk_core_mp_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x4 0x4>;
+						clocks = <0xe>;
+						clock-output-names = "aclk_core_mp";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xc>;
+						linux,phandle = <0x72>;
+						phandle = <0x72>;
+					};
+
+					clk_core_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0xe>;
+						clock-output-names = "clk_core";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xb>;
+						rockchip,flags = <0xc0>;
+					};
+
+					clk_core_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0xf 0x10 0x2>;
+						clock-output-names = "clk_core";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0xe>;
+						phandle = <0xe>;
+					};
+				};
+
+				sel-con@0064 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x64 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					aclk_bus_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x3>;
+						clocks = <0x11>;
+						clock-output-names = "aclk_bus";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x13>;
+						phandle = <0x13>;
+					};
+
+					aclk_bus_src_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x3 0x5>;
+						clocks = <0x12>;
+						clock-output-names = "aclk_bus_src";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+						rockchip,flags = <0x80>;
+						linux,phandle = <0x11>;
+						phandle = <0x11>;
+					};
+
+					hclk_bus_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x13>;
+						clock-output-names = "hclk_bus";
+						rockchip,div-type = <0x80>;
+						rockchip,div-relations = <0x0 0x1 0x1 0x2 0x3 0x4>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x5c>;
+						phandle = <0x5c>;
+					};
+
+					pclk_bus_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0xc 0x3>;
+						clocks = <0x13>;
+						clock-output-names = "pclk_bus";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x5d>;
+						phandle = <0x5d>;
+					};
+
+					aclk_bus_src_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "aclk_bus_src";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x12>;
+						phandle = <0x12>;
+					};
+				};
+
+				sel-con@0068 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x68 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_tsadc_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x6>;
+						clocks = <0x16>;
+						clock-output-names = "clk_tsadc";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x60>;
+						phandle = <0x60>;
+					};
+
+					testout_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x17>;
+						clock-output-names = "testout_div";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+					};
+				};
+
+				sel-con@006c {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x6c 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_uart4_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x18>;
+						clock-output-names = "clk_uart4_div";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x19>;
+						phandle = <0x19>;
+					};
+
+					uart4_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x19 0x1a 0x7 0x17>;
+						clock-output-names = "clk_uart4";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xe>;
+						rockchip,flags = <0x4>;
+						linux,phandle = <0xad>;
+						phandle = <0xad>;
+					};
+				};
+
+				sel-con@0070 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x70 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					i2s_pll_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x1b>;
+						clock-output-names = "clk_i2s_pll";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+						rockchip,flags = <0x80>;
+					};
+
+					i2s_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x1b 0x1c 0x1d 0x1e>;
+						clock-output-names = "clk_i2s";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xe>;
+						rockchip,flags = <0x4>;
+						linux,phandle = <0x1f>;
+						phandle = <0x1f>;
+					};
+
+					i2s_outclk_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xc 0x1>;
+						clocks = <0x1f 0x1e>;
+						clock-output-names = "clk_i2s_out";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x63>;
+						phandle = <0x63>;
+					};
+
+					i2s_pll_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "clk_i2s_pll";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x1b>;
+						phandle = <0x1b>;
+					};
+				};
+
+				sel-con@0074 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x74 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					spdif_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x20>;
+						clock-output-names = "spdif_div";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x21>;
+						phandle = <0x21>;
+					};
+
+					spdif_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x21 0x22 0x1e 0x17>;
+						clock-output-names = "clk_spdif";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xe>;
+						rockchip,flags = <0x4>;
+						linux,phandle = <0x64>;
+						phandle = <0x64>;
+					};
+
+					spdif_pll_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "clk_spdif_pll";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x20>;
+						phandle = <0x20>;
+					};
+				};
+
+				sel-con@0078 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x78 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_isp_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x6>;
+						clocks = <0x23>;
+						clock-output-names = "clk_isp";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_isp_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x14 0x15 0x24>;
+						clock-output-names = "clk_isp";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x23>;
+						phandle = <0x23>;
+					};
+
+					clk_isp_jpe_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x6>;
+						clocks = <0x25>;
+						clock-output-names = "clk_isp_jpe";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_isp_jpe_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xe 0x2>;
+						clocks = <0x14 0x15 0x24>;
+						clock-output-names = "clk_isp_jpe";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x25>;
+						phandle = <0x25>;
+					};
+				};
+
+				sel-con@007c {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x7c 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					uart4_frac {
+						compatible = "rockchip,rk3188-frac-con";
+						clocks = <0x19>;
+						clock-output-names = "uart4_frac";
+						rockchip,bits = <0x0 0x20>;
+						rockchip,clkops-idx = <0x5>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x1a>;
+						phandle = <0x1a>;
+					};
+				};
+
+				sel-con@0080 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x80 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					i2s_frac {
+						compatible = "rockchip,rk3188-frac-con";
+						clocks = <0x1b>;
+						clock-output-names = "i2s_frac";
+						rockchip,bits = <0x0 0x20>;
+						rockchip,clkops-idx = <0x5>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x1c>;
+						phandle = <0x1c>;
+					};
+				};
+
+				sel-con@0084 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x84 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					spdif_frac {
+						compatible = "rockchip,rk3188-frac-con";
+						clocks = <0x21>;
+						clock-output-names = "spdif_frac";
+						rockchip,bits = <0x0 0x20>;
+						rockchip,clkops-idx = <0x5>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x22>;
+						phandle = <0x22>;
+					};
+				};
+
+				sel-con@0088 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x88 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					aclk_peri_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x5>;
+						clocks = <0x26>;
+						clock-output-names = "aclk_peri";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+						rockchip,flags = <0x80>;
+					};
+
+					hclk_peri_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x26>;
+						clock-output-names = "hclk_peri";
+						rockchip,div-type = <0x80>;
+						rockchip,div-relations = <0x0 0x1 0x1 0x2 0x2 0x4>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x5e>;
+						phandle = <0x5e>;
+					};
+
+					pclk_peri_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0xc 0x2>;
+						clocks = <0x26>;
+						clock-output-names = "pclk_peri";
+						rockchip,div-type = <0x80>;
+						rockchip,div-relations = <0x0 0x1 0x1 0x2 0x2 0x4 0x3 0x8>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x5f>;
+						phandle = <0x5f>;
+					};
+
+					aclk_peri_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "aclk_peri";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x26>;
+						phandle = <0x26>;
+					};
+				};
+
+				sel-con@008c {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x8c 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_sdmmc_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x6>;
+						clocks = <0x27>;
+						clock-output-names = "clk_sdmmc";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x3>;
+					};
+
+					clk_sdmmc_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x14 0x15 0x7>;
+						clock-output-names = "clk_sdmmc";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x27>;
+						phandle = <0x27>;
+					};
+
+					ehci1phy_12m_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x6>;
+						clocks = <0x28>;
+						clock-output-names = "ehci1phy_12m_div";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x47>;
+						phandle = <0x47>;
+					};
+				};
+
+				sel-con@0090 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x90 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_sdio0_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x6>;
+						clocks = <0x29>;
+						clock-output-names = "clk_sdio0";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x3>;
+					};
+
+					clk_sdio0_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x14 0x15 0x7>;
+						clock-output-names = "clk_sdio0";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x29>;
+						phandle = <0x29>;
+					};
+
+					clk_emmc_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x6>;
+						clocks = <0x2a>;
+						clock-output-names = "clk_emmc";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x3>;
+					};
+
+					clk_emmc_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xe 0x2>;
+						clocks = <0x14 0x15 0x7>;
+						clock-output-names = "clk_emmc";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x2a>;
+						phandle = <0x2a>;
+					};
+				};
+
+				sel-con@0094 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x94 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_uart0_pll_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x2b>;
+						clock-output-names = "clk_uart0_pll";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					uart0_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x2b 0x2c 0x7 0x17>;
+						clock-output-names = "clk_uart0";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xe>;
+						rockchip,flags = <0x4>;
+						linux,phandle = <0x9e>;
+						phandle = <0x9e>;
+					};
+
+					usbphy_480m_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xb 0x2>;
+						clocks = <0x2d 0x2e 0x2f>;
+						clock-output-names = "usbphy_480m";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xf>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x30>;
+						phandle = <0x30>;
+					};
+
+					clk_uart0_pll_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xd 0x2>;
+						clocks = <0x14 0x15 0x30 0x24>;
+						clock-output-names = "clk_uart0_pll";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x2b>;
+						phandle = <0x2b>;
+					};
+
+					uart_pll_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "uart_pll_mux";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x18>;
+						phandle = <0x18>;
+					};
+				};
+
+				sel-con@0098 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x98 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_uart1_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x18>;
+						clock-output-names = "clk_uart1_div";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x31>;
+						phandle = <0x31>;
+					};
+
+					uart1_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x31 0x32 0x7 0x17>;
+						clock-output-names = "clk_uart1";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xe>;
+						rockchip,flags = <0x4>;
+						linux,phandle = <0xa1>;
+						phandle = <0xa1>;
+					};
+				};
+
+				sel-con@009c {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x9c 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_uart2_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x18>;
+						clock-output-names = "clk_uart2_div";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x33>;
+						phandle = <0x33>;
+					};
+
+					uart2_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x33 0x34 0x7 0x17>;
+						clock-output-names = "clk_uart2";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xe>;
+						rockchip,flags = <0x4>;
+						linux,phandle = <0xa5>;
+						phandle = <0xa5>;
+					};
+				};
+
+				sel-con@00a0 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xa0 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_uart3_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x18>;
+						clock-output-names = "clk_uart3_div";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x35>;
+						phandle = <0x35>;
+					};
+
+					uart3_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x35 0x36 0x7 0x17>;
+						clock-output-names = "clk_uart3";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xe>;
+						rockchip,flags = <0x4>;
+						linux,phandle = <0xa9>;
+						phandle = <0xa9>;
+					};
+				};
+
+				sel-con@00a4 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xa4 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					uart0_frac {
+						compatible = "rockchip,rk3188-frac-con";
+						clocks = <0x2b>;
+						clock-output-names = "uart0_frac";
+						rockchip,bits = <0x0 0x20>;
+						rockchip,clkops-idx = <0x5>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x2c>;
+						phandle = <0x2c>;
+					};
+				};
+
+				sel-con@00a8 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xa8 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					uart1_frac {
+						compatible = "rockchip,rk3188-frac-con";
+						clocks = <0x31>;
+						clock-output-names = "uart1_frac";
+						rockchip,bits = <0x0 0x20>;
+						rockchip,clkops-idx = <0x5>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x32>;
+						phandle = <0x32>;
+					};
+				};
+
+				sel-con@00ac {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xac 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					uart2_frac {
+						compatible = "rockchip,rk3188-frac-con";
+						clocks = <0x33>;
+						clock-output-names = "uart2_frac";
+						rockchip,bits = <0x0 0x20>;
+						rockchip,clkops-idx = <0x5>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x34>;
+						phandle = <0x34>;
+					};
+				};
+
+				sel-con@00b0 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xb0 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					uart3_frac {
+						compatible = "rockchip,rk3188-frac-con";
+						clocks = <0x35>;
+						clock-output-names = "uart3_frac";
+						rockchip,bits = <0x0 0x20>;
+						rockchip,clkops-idx = <0x5>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x36>;
+						phandle = <0x36>;
+					};
+				};
+
+				sel-con@00b4 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xb4 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_mac_pll_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x0 0x2>;
+						clocks = <0x24 0x14 0x15>;
+						clock-output-names = "clk_mac_pll";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x37>;
+						phandle = <0x37>;
+					};
+
+					clk_mac_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x4 0x1>;
+						clocks = <0x37 0x38>;
+						clock-output-names = "clk_mac";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xa>;
+						rockchip,flags = <0x4>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x67>;
+						phandle = <0x67>;
+					};
+
+					clk_mac_pll_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x37>;
+						clock-output-names = "clk_mac_pll";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+				};
+
+				sel-con@00b8 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xb8 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_hsadc_pll_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x0 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "clk_hsadc_pll";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x39>;
+						phandle = <0x39>;
+					};
+
+					clk_hsadc_out {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x4 0x1>;
+						clocks = <0x39 0x3a>;
+						clock-output-names = "clk_hsadc_out";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x9>;
+						rockchip,flags = <0x4>;
+						linux,phandle = <0x9>;
+						phandle = <0x9>;
+					};
+
+					clk_hsadc {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x7 0x1>;
+						clocks = <0x9 0x3b>;
+						clock-output-names = "clk_hsadc";
+						#clock-cells = <0x0>;
+					};
+
+					clk_hsadc_pll_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x8>;
+						clocks = <0x39>;
+						clock-output-names = "clk_hsadc_pll";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+				};
+
+				sel-con@00c0 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xc0 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_saradc_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x8>;
+						clocks = <0x7>;
+						clock-output-names = "clk_saradc";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x61>;
+						phandle = <0x61>;
+					};
+				};
+
+				sel-con@00c4 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xc4 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_spi0_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x3c>;
+						clock-output-names = "clk_spi0";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_spi0_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x7 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "clk_spi0";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x3c>;
+						phandle = <0x3c>;
+					};
+
+					clk_spi1_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x7>;
+						clocks = <0x3d>;
+						clock-output-names = "clk_spi1";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_spi1_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "clk_spi1";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x3d>;
+						phandle = <0x3d>;
+					};
+				};
+
+				sel-con@00c8 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xc8 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					ddr_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x2>;
+						clocks = <0x3e>;
+						clock-output-names = "clk_ddr";
+						rockchip,div-type = <0x80>;
+						rockchip,div-relations = <0x0 0x1 0x1 0x2 0x3 0x4>;
+						#clock-cells = <0x0>;
+						rockchip,flags = <0xc0>;
+						rockchip,clkops-idx = <0xd>;
+					};
+
+					ddr_clk_pll_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x2 0x1>;
+						clocks = <0x3f 0x15>;
+						clock-output-names = "clk_ddr";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x3e>;
+						phandle = <0x3e>;
+					};
+
+					crypto_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x13>;
+						clock-output-names = "clk_crypto";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x68>;
+						phandle = <0x68>;
+					};
+
+					clk_cif_pll_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x8 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "clk_cif_pll";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x41>;
+						phandle = <0x41>;
+					};
+
+					clk_cif_out_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x9 0x5>;
+						clocks = <0x40>;
+						clock-output-names = "clk_cif_out";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_cif_out_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0x41 0x7>;
+						clock-output-names = "clk_cif_out";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x40>;
+						phandle = <0x40>;
+					};
+				};
+
+				sel-con@00cc {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xcc 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					dclk_lcdc0_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x0 0x2>;
+						clocks = <0x42 0x15 0x24>;
+						clock-output-names = "dclk_lcdc0";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x43>;
+						phandle = <0x43>;
+					};
+
+					dclk_lcdc0_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x8>;
+						clocks = <0x43>;
+						clock-output-names = "dclk_lcdc0";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x10>;
+						rockchip,flags = <0x4>;
+					};
+				};
+
+				sel-con@00d0 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xd0 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_edp_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x6>;
+						clocks = <0x44>;
+						clock-output-names = "clk_edp";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_edp_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x14 0x15 0x24>;
+						clock-output-names = "clk_edp";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x44>;
+						phandle = <0x44>;
+					};
+
+					hclk_vio_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x45 0xb>;
+						clock-output-names = "hclk_vio";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x76>;
+						phandle = <0x76>;
+					};
+
+					edp_24m_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0x46 0x7>;
+						clock-output-names = "clk_edp_24m";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x62>;
+						phandle = <0x62>;
+					};
+				};
+
+				sel-con@00d4 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xd4 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					ehci1phy_480m_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x0 0x2>;
+						clocks = <0x14 0x15 0x30>;
+						clock-output-names = "ehci1phy_480m";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x28>;
+						phandle = <0x28>;
+					};
+
+					ehci1phy_12m_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x2 0x1>;
+						clocks = <0x8 0x9 0x47>;
+						clock-output-names = "ehci1phy_12m";
+						#clock-cells = <0x0>;
+						linux,phandle = <0xe3>;
+						phandle = <0xe3>;
+					};
+
+					clkin_isp {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x3 0x1>;
+						clocks = <0xa 0x3 0x48>;
+						clock-output-names = "clkin_isp";
+						#clock-cells = <0x0>;
+						linux,phandle = <0xe8>;
+						phandle = <0xe8>;
+					};
+
+					clkin_cif {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x4 0x1>;
+						clocks = <0xa 0x0 0x49>;
+						clock-output-names = "clkin_cif";
+						#clock-cells = <0x0>;
+						linux,phandle = <0xf2>;
+						phandle = <0xf2>;
+					};
+
+					dclk_lcdc1_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x42 0x15 0x24>;
+						clock-output-names = "dclk_lcdc1";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x4a>;
+						phandle = <0x4a>;
+					};
+
+					dclk_lcdc1_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x8>;
+						clocks = <0x4a>;
+						clock-output-names = "dclk_lcdc1";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x11>;
+						rockchip,flags = <0x4>;
+					};
+				};
+
+				sel-con@00d8 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xd8 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					aclk_rga_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x5>;
+						clocks = <0x4b>;
+						clock-output-names = "aclk_rga";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					aclk_rga_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x14 0x15 0x30>;
+						clock-output-names = "aclk_rga";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x4b>;
+						phandle = <0x4b>;
+					};
+
+					clk_rga_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x4c>;
+						clock-output-names = "clk_rga";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_rga_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xe 0x2>;
+						clocks = <0x14 0x15 0x30>;
+						clock-output-names = "clk_rga";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x4c>;
+						phandle = <0x4c>;
+					};
+				};
+
+				sel-con@00dc {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xdc 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					aclk_vio0_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x5>;
+						clocks = <0x4d>;
+						clock-output-names = "aclk_vio0";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+						rockchip,flags = <0x80>;
+					};
+
+					aclk_vio0_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x42 0x15 0x30>;
+						clock-output-names = "aclk_vio0";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x4d>;
+						phandle = <0x4d>;
+					};
+
+					aclk_vio1_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x4e>;
+						clock-output-names = "aclk_vio1";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+						rockchip,flags = <0x80>;
+					};
+
+					aclk_vio1_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xe 0x2>;
+						clocks = <0x42 0x15 0x30>;
+						clock-output-names = "aclk_vio1";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x4e>;
+						phandle = <0x4e>;
+					};
+				};
+
+				sel-con@00e0 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xe0 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_vepu_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x5>;
+						clocks = <0xb>;
+						clock-output-names = "clk_vepu";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_vepu_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x14 0x15 0x30>;
+						clock-output-names = "clk_vepu";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0xb>;
+						phandle = <0xb>;
+					};
+
+					clk_vdpu_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0xc>;
+						clock-output-names = "clk_vdpu";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_vdpu_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xe 0x2>;
+						clocks = <0x14 0x15 0x30>;
+						clock-output-names = "clk_vdpu";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0xc>;
+						phandle = <0xc>;
+					};
+				};
+
+				sel-con@00e4 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xe4 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					pclk_pd_pmu_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x5>;
+						clocks = <0x15>;
+						clock-output-names = "pclk_pd_pmu";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x69>;
+						phandle = <0x69>;
+					};
+
+					pclk_pd_alive {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x15>;
+						clock-output-names = "pclk_pd_alive";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x75>;
+						phandle = <0x75>;
+					};
+				};
+
+				sel-con@00e8 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xe8 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_gpu_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x5>;
+						clocks = <0x4f>;
+						clock-output-names = "clk_gpu";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+						rockchip,flags = <0x100>;
+					};
+
+					clk_gpu_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x14 0x15 0x30 0x24>;
+						clock-output-names = "clk_gpu";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x4f>;
+						phandle = <0x4f>;
+					};
+
+					clk_sdio1_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x6>;
+						clocks = <0x50>;
+						clock-output-names = "clk_sdio1";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x3>;
+					};
+
+					clk_sdio1_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xe 0x2>;
+						clocks = <0x14 0x15 0x7>;
+						clock-output-names = "clk_sdio1";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x50>;
+						phandle = <0x50>;
+					};
+				};
+
+				sel-con@00ec {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xec 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_tsp_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x5>;
+						clocks = <0x51>;
+						clock-output-names = "clk_tsp";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_tsp_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x14 0x15 0x24>;
+						clock-output-names = "clk_tsp";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x51>;
+						phandle = <0x51>;
+					};
+
+					clk_tspout_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x52>;
+						clock-output-names = "clk_tspout";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_tspout_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xe 0x2>;
+						clocks = <0x14 0x15 0x24 0x53>;
+						clock-output-names = "clk_tspout";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x52>;
+						phandle = <0x52>;
+					};
+				};
+
+				sel-con@00f0 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xf0 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_core0_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x3>;
+						clocks = <0xe>;
+						clock-output-names = "clk_core0";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xc>;
+						linux,phandle = <0x6c>;
+						phandle = <0x6c>;
+					};
+
+					clk_core1_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x4 0x3>;
+						clocks = <0xe>;
+						clock-output-names = "clk_core1";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xc>;
+						linux,phandle = <0x6d>;
+						phandle = <0x6d>;
+					};
+
+					clk_core2_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x3>;
+						clocks = <0xe>;
+						clock-output-names = "clk_core2";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xc>;
+						linux,phandle = <0x6e>;
+						phandle = <0x6e>;
+					};
+
+					clk_core3_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0xc 0x3>;
+						clocks = <0xe>;
+						clock-output-names = "clk_core3";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xc>;
+						linux,phandle = <0x6f>;
+						phandle = <0x6f>;
+					};
+				};
+
+				sel-con@00f4 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xf4 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_l2ram_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x3>;
+						clocks = <0xe>;
+						clock-output-names = "clk_l2ram";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xc>;
+						linux,phandle = <0x70>;
+						phandle = <0x70>;
+					};
+
+					atclk_core_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x4 0x5>;
+						clocks = <0xe>;
+						clock-output-names = "atclk_core";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xc>;
+						linux,phandle = <0x73>;
+						phandle = <0x73>;
+					};
+
+					pclk_core_dbg_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x9 0x5>;
+						clocks = <0xe>;
+						clock-output-names = "pclk_dbg_src";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xc>;
+						linux,phandle = <0x74>;
+						phandle = <0x74>;
+					};
+				};
+
+				sel-con@00f8 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xf8 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_nandc0_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x5>;
+						clocks = <0x54>;
+						clock-output-names = "clk_nandc0";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_nandc0_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x7 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "clk_nandc0";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x54>;
+						phandle = <0x54>;
+					};
+
+					clk_nandc1_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x55>;
+						clock-output-names = "clk_nandc1";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_nandc1_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xf 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "clk_nandc1";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x55>;
+						phandle = <0x55>;
+					};
+				};
+
+				sel-con@00fc {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0xfc 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_spi2_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x56>;
+						clock-output-names = "clk_spi2";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+					};
+
+					clk_spi2_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x7 0x1>;
+						clocks = <0x14 0x15>;
+						clock-output-names = "clk_spi2";
+						#clock-cells = <0x0>;
+						linux,phandle = <0x56>;
+						phandle = <0x56>;
+					};
+
+					aclk_hevc_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x57>;
+						clock-output-names = "aclk_hevc";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+						rockchip,flags = <0x100>;
+					};
+
+					aclk_hevc_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xe 0x2>;
+						clocks = <0x14 0x15 0x24>;
+						clock-output-names = "aclk_hevc";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x57>;
+						phandle = <0x57>;
+					};
+				};
+
+				sel-con@0100 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x100 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					spdif_8ch_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x7>;
+						clocks = <0x20>;
+						clock-output-names = "spdif_8ch_div";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x58>;
+						phandle = <0x58>;
+					};
+
+					spdif_8ch_clk_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x8 0x2>;
+						clocks = <0x58 0x59 0x1e>;
+						clock-output-names = "clk_spdif_8ch";
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0xe>;
+						rockchip,flags = <0x4>;
+						linux,phandle = <0x65>;
+						phandle = <0x65>;
+					};
+
+					hclk_hevc_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0xc 0x2>;
+						clocks = <0x57>;
+						clock-output-names = "hclk_hevc";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0xb1>;
+						phandle = <0xb1>;
+					};
+				};
+
+				sel-con@0104 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x104 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					spdif_8ch_frac {
+						compatible = "rockchip,rk3188-frac-con";
+						clocks = <0x58>;
+						clock-output-names = "spdif_8ch_frac";
+						rockchip,bits = <0x0 0x20>;
+						rockchip,clkops-idx = <0x5>;
+						#clock-cells = <0x0>;
+						linux,phandle = <0x59>;
+						phandle = <0x59>;
+					};
+				};
+
+				sel-con@0108 {
+					compatible = "rockchip,rk3188-selcon";
+					reg = <0x108 0x4>;
+					#address-cells = <0x1>;
+					#size-cells = <0x1>;
+
+					clk_hevc_cabac_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x0 0x5>;
+						clocks = <0x5a>;
+						clock-output-names = "clk_hevc_cabac";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+						rockchip,flags = <0x100>;
+					};
+
+					clk_hevc_cabac_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0x6 0x2>;
+						clocks = <0x14 0x15 0x24>;
+						clock-output-names = "clk_hevc_cabac";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x5a>;
+						phandle = <0x5a>;
+					};
+
+					clk_hevc_core_div {
+						compatible = "rockchip,rk3188-div-con";
+						rockchip,bits = <0x8 0x5>;
+						clocks = <0x5b>;
+						clock-output-names = "clk_hevc_core";
+						rockchip,div-type = <0x0>;
+						#clock-cells = <0x0>;
+						rockchip,clkops-idx = <0x1>;
+						rockchip,flags = <0x100>;
+					};
+
+					clk_hevc_core_mux {
+						compatible = "rockchip,rk3188-mux-con";
+						rockchip,bits = <0xe 0x2>;
+						clocks = <0x14 0x15 0x24>;
+						clock-output-names = "clk_hevc_core";
+						#clock-cells = <0x0>;
+						#clock-init-cells = <0x1>;
+						linux,phandle = <0x5b>;
+						phandle = <0x5b>;
+					};
+				};
+			};
+
+			clk_gate_cons {
+				compatible = "rockchip,rk-gate-cons";
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				ranges;
+
+				gate-clk@0160 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x160 0x4>;
+					clocks = <0x17 0xf 0x15 0x13 0x5c 0x5d 0x17 0x13 0x3f 0x15 0x15 0x42 0x7 0x17 0x17 0x17>;
+					clock-output-names = "reserved", "reserved", "clk_arm_gpll", "g_aclk_bus", "hclk_bus", "pclk_bus", "reserved", "aclk_bus_2pmu", "reserved", "reserved", "reserved", "reserved", "clk_acc_efuse", "reserved", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0xfff 0xfff>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x10>;
+					phandle = <0x10>;
+				};
+
+				gate-clk@0164 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x164 0x4>;
+					clocks = <0x7 0x7 0x7 0x7 0x7 0x7 0x17 0x17 0x2b 0x2c 0x31 0x32 0x33 0x34 0x35 0x36>;
+					clock-output-names = "clk_timer0", "clk_timer1", "clk_timer2", "clk_timer3", "clk_timer4", "clk_timer5", "reserved", "reserved", "clk_uart0_pll", "uart0_frac", "clk_uart1_div", "uart1_frac", "clk_uart2_div", "uart2_frac", "clk_uart3_div", "uart3_frac";
+					rockchip,suspend-clkgating-setting = <0x0 0x0>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0xb3>;
+					phandle = <0xb3>;
+				};
+
+				gate-clk@0168 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x168 0x4>;
+					clocks = <0x26 0x26 0x5e 0x5f 0x17 0x37 0x39 0x60 0x61 0x3c 0x3d 0x56 0x19 0x1a 0x17 0x17>;
+					clock-output-names = "aclk_peri", "reserved", "hclk_peri", "pclk_peri", "reserved", "clk_mac_pll", "clk_hsadc_pll", "clk_tsadc", "clk_saradc", "clk_spi0", "clk_spi1", "clk_spi2", "clk_uart4_div", "uart4_frac", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0xf 0xf>;
+					#clock-cells = <0x1>;
+				};
+
+				gate-clk@016c {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x16c 0x4>;
+					clocks = <0x4d 0x43 0x4e 0x4a 0x4c 0x4b 0x28 0x41 0x17 0xb 0x17 0xc 0x62 0x44 0x23 0x25>;
+					clock-output-names = "aclk_vio0", "dclk_lcdc0", "aclk_vio1", "dclk_lcdc1", "clk_rga", "aclk_rga", "ehci1phy_480m", "clk_cif_pll", "reserved", "clk_vepu", "reserved", "clk_vdpu", "clk_edp_24m", "clk_edp", "clk_isp", "clk_isp_jpe";
+					rockchip,suspend-clkgating-setting = <0x0 0x0>;
+					#clock-cells = <0x1>;
+				};
+
+				gate-clk@0170 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x170 0x4>;
+					clocks = <0x63 0x1b 0x1c 0x1f 0x21 0x22 0x64 0x58 0x59 0x65 0x51 0x52 0x3e 0x3e 0x66 0x17>;
+					clock-output-names = "clk_i2s_out", "clk_i2s_pll", "i2s_frac", "clk_i2s", "spdif_div", "spdif_frac", "clk_spdif", "spdif_8ch_div", "spdif_8ch_frac", "clk_spdif_8ch", "clk_tsp", "clk_tspout", "reserved", "reserved", "clk_jtag", "reserved";
+					rockchip,suspend-clkgating-setting = <0xf000 0xf000>;
+					#clock-cells = <0x1>;
+				};
+
+				gate-clk@0174 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x174 0x4>;
+					clocks = <0x67 0x67 0x67 0x67 0x68 0x54 0x55 0x4f 0x69 0x7 0x7 0x16 0x7 0x7 0x30 0x7>;
+					clock-output-names = "g_clk_mac_rx", "g_clk_mac_tx", "g_clk_mac_ref", "g_mac_refout", "clk_crypto", "clk_nandc0", "clk_nandc1", "clk_gpu", "pclk_pd_pmu", "g_clk_pvtm_core", "g_clk_pvtm_gpu", "g_hdmi_cec_clk", "g_hdmi_hdcp_clk", "g_ps2c_clk", "usbphy_480m", "g_mipidsi_24m";
+					rockchip,suspend-clkgating-setting = <0x100 0x100>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x7b>;
+					phandle = <0x7b>;
+				};
+
+				gate-clk@0178 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x178 0x4>;
+					clocks = <0x5e 0x5f 0x26 0x26 0x5f 0x5f 0x5f 0x5f 0x5f 0x5f 0x17 0x5f 0x5f 0x5f 0x5f 0x5f>;
+					clock-output-names = "g_hp_matrix", "g_pp_axi_matrix", "g_ap_axi_matrix", "g_aclk_dmac2", "g_pclk_spi0", "g_pclk_spi1", "g_pclk_spi2", "g_pclk_ps2c", "g_pclk_uart0", "g_pclk_uart1", "reserved", "g_pclk_uart3", "g_pclk_uart4", "g_pclk_i2c1", "g_pclk_i2c3", "g_pclk_i2c4";
+					rockchip,suspend-clkgating-setting = <0x3 0x3>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x7a>;
+					phandle = <0x7a>;
+				};
+
+				gate-clk@017c {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x17c 0x4>;
+					clocks = <0x5f 0x5f 0x5f 0x5f 0x5e 0x5e 0x5e 0x5e 0x5e 0x5e 0x5e 0x26 0x5e 0x5e 0x5e 0x5e>;
+					clock-output-names = "g_pclk_i2c5", "g_pclk_saradc", "g_pclk_tsadc", "g_pclk_sim", "g_hclk_otg0", "g_pmu_hclk_otg0", "g_hclk_host0", "g_hclk_host1", "g_hclk_ehci1", "g_hclk_usb_peri", "g_hp_ahb_arbi", "g_aclk_peri_niu", "g_h_emem_peri", "g_hclk_mem_peri", "g_hclk_nandc0", "g_hclk_nandc1";
+					rockchip,suspend-clkgating-setting = <0xc00 0xc000>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x7c>;
+					phandle = <0x7c>;
+				};
+
+				gate-clk@0180 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x180 0x4>;
+					clocks = <0x26 0x5f 0x26 0x5e 0x5e 0x5e 0x5e 0x5e 0x5e 0x6a 0x6b 0x53 0x26 0x17 0x17 0x17>;
+					clock-output-names = "g_aclk_gmac", "g_pclk_gmac", "g_hclk_gps", "g_hclk_sdmmc", "g_hclk_sdio0", "g_hclk_sdio1", "g_hclk_emmc", "g_hclk_hsadc", "g_hclk_tsp", "g_hsadc_0_tsp", "g_hsadc_1_tsp", "g_clk_27m_tsp", "g_aclk_peri_mmu", "reserved", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0x0 0x0>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x7d>;
+					phandle = <0x7d>;
+				};
+
+				gate-clk@0184 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x184 0x4>;
+					clocks = <0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17>;
+					clock-output-names = "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0x0 0x0>;
+					#clock-cells = <0x1>;
+				};
+
+				gate-clk@0188 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x188 0x4>;
+					clocks = <0x5d 0x5d 0x5d 0x5d 0x13 0x13 0x13 0x13 0x5c 0x5c 0x5c 0x5c 0x13 0x13 0x5d 0x5d>;
+					clock-output-names = "g_pclk_pwm", "g_pclk_timer", "g_pclk_i2c0", "g_pclk_i2c2", "g_aclk_intmem", "g_clk_intmem0", "g_clk_intmem1", "g_clk_intmem2", "g_hclk_i2s", "g_hclk_rom", "g_hclk_spdif", "g_h_spdif_8ch", "g_aclk_dmac1", "g_aclk_strc_sys", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0xf2f1 0xf2f1>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x79>;
+					phandle = <0x79>;
+				};
+
+				gate-clk@018c {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x18c 0x4>;
+					clocks = <0x5d 0x5d 0x5d 0x5d 0x17 0x17 0x13 0x5c 0x13 0x5d 0x5d 0x5d 0x17 0x17 0x17 0x17>;
+					clock-output-names = "reserved", "reserved", "g_p_efuse_1024", "g_pclk_tzpc", "reserved", "reserved", "g_aclk_crypto", "g_hclk_crypto", "g_aclk_ccp", "g_pclk_uart2", "g_p_efuse_256", "g_pclk_rkpwm", "reserved", "reserved", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0x33 0x33>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0xa6>;
+					phandle = <0xa6>;
+				};
+
+				gate-clk@0190 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x190 0x4>;
+					clocks = <0x6c 0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x74 0x74 0x74 0x74 0x17 0x17 0x17 0x17>;
+					clock-output-names = "clk_core0", "clk_core1", "clk_core2", "clk_core3", "clk_l2ram", "aclk_core_m0", "aclk_core_mp", "atclk_core", "pclk_dbg_src", "g_dbg_core_clk", "g_cs_dbg_clk", "g_pclk_core_niu", "reserved", "reserved", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0xff1 0xff1>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0xb2>;
+					phandle = <0xb2>;
+				};
+
+				gate-clk@0194 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x194 0x4>;
+					clocks = <0x27 0x29 0x50 0x2a 0x7 0x7 0x7 0x16 0x12 0x1e 0x7 0x7 0x17 0x57 0x5a 0x5b>;
+					clock-output-names = "clk_sdmmc", "clk_sdio0", "clk_sdio1", "clk_emmc", "clk_otgphy0", "clk_otgphy1", "clk_otgphy2", "clk_otg_adp", "g_clk_c2c_host", "g_clk_ehci1_12m", "g_clk_lcdc_pwm0", "g_clk_lcdc_pwm1", "g_clk_wifi", "aclk_hevc", "clk_hevc_cabac", "clk_hevc_core";
+					rockchip,suspend-clkgating-setting = <0x0 0x0>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x8>;
+					phandle = <0x8>;
+				};
+
+				gate-clk@0198 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x198 0x4>;
+					clocks = <0x17 0x75 0x75 0x75 0x75 0x75 0x75 0x75 0x75 0x17 0x17 0x75 0x75 0x17 0x17 0x17>;
+					clock-output-names = "reserved", "g_pclk_gpio1", "g_pclk_gpio2", "g_pclk_gpio3", "g_pclk_gpio4", "g_pclk_gpio5", "g_pclk_gpio6", "g_pclk_gpio7", "g_pclk_gpio8", "reserved", "reserved", "g_pclk_grf", "g_p_alive_niu", "reserved", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0x19fe 0x19fe>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x6>;
+					phandle = <0x6>;
+				};
+
+				gate-clk@019c {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x19c 0x4>;
+					clocks = <0x4b 0x76 0x45 0xb 0x76 0x17 0x45 0xb 0x76 0x45 0xc 0x76 0x17 0x17 0x4d 0x4e 0x4b 0x45 0xb 0x76>;
+					clock-output-names = "reserved", "g_hclk_rga", "g_aclk_iep", "g_hclk_iep", "g_aclk_lcdc_iep", "g_aclk_lcdc0", "g_hclk_lcdc0", "g_aclk_lcdc1", "g_hclk_lcdc1", "reserved", "reserved", "g_aclk_vio0_niu", "g_aclk_vio1_niu", "reserved", "g_aclk_vip", "g_hclk_vip";
+					rockchip,suspend-clkgating-setting = <0x0 0x0>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x45>;
+					phandle = <0x45>;
+				};
+
+				gate-clk@01a0 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x1a0 0x4>;
+					clocks = <0x77 0x76 0x45 0xc 0x78 0x76 0x76 0x76 0x76 0x76 0x76 0x17 0x17 0x17 0x17 0x17 0x17>;
+					clock-output-names = "g_pclkin_cif", "g_hclk_isp", "g_aclk_isp", "g_pclkin_isp", "g_p_mipi_dsi0", "g_p_mipi_dsi1", "g_p_mipi_csi", "g_pclk_lvds_phy", "g_pclk_edp_ctrl", "g_p_hdmi_ctrl", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0x0 0x0>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0xa>;
+					phandle = <0xa>;
+				};
+
+				gate-clk@01a4 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x1a4 0x4>;
+					clocks = <0x69 0x69 0x69 0x69 0x69 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17>;
+					clock-output-names = "g_pclk_pmu", "g_pclk_intmem1", "g_pclk_pmu_niu", "g_pclk_sgrf", "g_pclk_gpio0", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0x1f 0x1f>;
+					#clock-cells = <0x1>;
+					linux,phandle = <0x5>;
+					phandle = <0x5>;
+				};
+
+				gate-clk@01a8 {
+					compatible = "rockchip,rk3188-gate-clk";
+					reg = <0x1a8 0x4>;
+					clocks = <0x4f 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17 0x17>;
+					clock-output-names = "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved", "reserved";
+					rockchip,suspend-clkgating-setting = <0x0 0x0>;
+					#clock-cells = <0x1>;
+				};
+			};
+		};
+	};
+
+	cpus {
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <0x500>;
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <0x501>;
+		};
+
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <0x502>;
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a15";
+			reg = <0x503>;
+		};
+	};
+
+	interrupt-controller@ffc01000 {
+		compatible = "arm,cortex-a15-gic";
+		interrupt-controller;
+		#interrupt-cells = <0x3>;
+		#address-cells = <0x0>;
+		reg = <0xffc01000 0x1000 0xffc02000 0x1000>;
+		linux,phandle = <0x2>;
+		phandle = <0x2>;
+	};
+
+	arm-pmu {
+		compatible = "arm,cortex-a12-pmu";
+		interrupts = <0x0 0x97 0x4 0x0 0x98 0x4 0x0 0x99 0x4 0x0 0x9a 0x4>;
+	};
+
+	cpu_axi_bus {
+		compatible = "rockchip,cpu_axi_bus";
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		ranges;
+
+		qos {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			ranges;
+
+			cpup {
+				reg = <0xffa80000 0x20>;
+			};
+
+			cpum_r {
+				reg = <0xffa80080 0x20>;
+			};
+
+			cpum_w {
+				reg = <0xffa80100 0x20>;
+			};
+
+			bus_dmac {
+				reg = <0xffa90000 0x20>;
+			};
+
+			host {
+				reg = <0xffa90080 0x20>;
+			};
+
+			crypto {
+				reg = <0xffa90100 0x20>;
+			};
+
+			ccp {
+				reg = <0xffa90180 0x20>;
+			};
+
+			ccs {
+				reg = <0xffa90200 0x20>;
+			};
+
+			gpu_r {
+				reg = <0xffaa0000 0x20>;
+			};
+
+			gpu_w {
+				reg = <0xffaa0080 0x20>;
+			};
+
+			peri {
+				reg = <0xffab0000 0x20>;
+			};
+
+			vio1_vop {
+				reg = <0xffad0000 0x20>;
+				rockchip,priority = <0x2 0x2>;
+			};
+
+			vio1_isp_w0 {
+				reg = <0xffad0100 0x20>;
+				rockchip,priority = <0x2 0x2>;
+			};
+
+			vio1_isp_w1 {
+				reg = <0xffad0180 0x20>;
+			};
+
+			vio0_vop {
+				reg = <0xffad0400 0x20>;
+				rockchip,priority = <0x2 0x2>;
+			};
+
+			vio0_vip {
+				reg = <0xffad0480 0x20>;
+			};
+
+			vio0_iep {
+				reg = <0xffad0500 0x20>;
+			};
+
+			vio2_rga_r {
+				reg = <0xffad0800 0x20>;
+			};
+
+			vio2_rga_w {
+				reg = <0xffad0880 0x20>;
+			};
+
+			vio1_isp_r {
+				reg = <0xffad0900 0x20>;
+			};
+
+			video {
+				reg = <0xffae0000 0x20>;
+			};
+
+			hevc_r {
+				reg = <0xffaf0000 0x20>;
+			};
+
+			hevc_w {
+				reg = <0xffaf0080 0x20>;
+			};
+		};
+
+		msch {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			ranges;
+
+			msch@0 {
+				reg = <0xffac0000 0x40>;
+				rockchip,read-latency = <0x34>;
+			};
+
+			msch@1 {
+				reg = <0xffac0080 0x40>;
+				rockchip,read-latency = <0x34>;
+			};
+		};
+	};
+
+	sram@ff710000 {
+		compatible = "mmio-sram";
+		reg = <0xff710000 0x8000>;
+		map-exec;
+		linux,phandle = <0x1>;
+		phandle = <0x1>;
+	};
+
+	timer {
+		compatible = "arm,armv7-timer";
+		interrupts = <0x1 0xd 0xf04 0x1 0xe 0xf04>;
+		clock-frequency = <0x16e3600>;
+	};
+
+	timer@ff810000 {
+		compatible = "rockchip,timer";
+		reg = <0xff810000 0x20>;
+		interrupts = <0x0 0x48 0x4>;
+		rockchip,broadcast = <0x1>;
+	};
+
+	wdt@2004c000 {
+		compatible = "rockchip,watch dog";
+		reg = <0xff800000 0x100>;
+		clocks = <0x75>;
+		clock-names = "pclk_wdt";
+		interrupts = <0x0 0x4f 0x4>;
+		rockchip,irq = <0x1>;
+		rockchip,timeout = <0x3c>;
+		rockchip,atboot = <0x1>;
+		rockchip,debug = <0x0>;
+		status = "disabled";
+	};
+
+	amba {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		compatible = "arm,amba-bus";
+		interrupt-parent = <0x2>;
+		ranges;
+
+		pdma@ffb20000 {
+			compatible = "arm,pl330", "arm,primecell";
+			reg = <0xffb20000 0x4000>;
+			clocks = <0x79 0xc>;
+			clock-names = "apb_pclk";
+			interrupts = <0x0 0x0 0x4 0x0 0x1 0x4>;
+			#dma-cells = <0x1>;
+			linux,phandle = <0xa7>;
+			phandle = <0xa7>;
+		};
+
+		pdma@ff250000 {
+			compatible = "arm,pl330", "arm,primecell";
+			reg = <0xff250000 0x4000>;
+			clocks = <0x7a 0x3>;
+			clock-names = "apb_pclk";
+			interrupts = <0x0 0x2 0x4 0x0 0x3 0x4>;
+			#dma-cells = <0x1>;
+			linux,phandle = <0x92>;
+			phandle = <0x92>;
+		};
+	};
+
+	reset@ff7601b8 {
+		compatible = "rockchip,reset";
+		reg = <0xff7601b8 0x30>;
+		rockchip,reset-flag = <0x1>;
+		#reset-cells = <0x1>;
+		linux,phandle = <0xe2>;
+		phandle = <0xe2>;
+	};
+
+	nandc@0xff400000 {
+		compatible = "rockchip,rk-nandc";
+		reg = <0xff400000 0x4000>;
+		interrupts = <0x0 0x26 0x4>;
+		nandc_id = <0x0>;
+		clocks = <0x54 0x7b 0x5 0x7c 0xe>;
+		clock-names = "clk_nandc", "g_clk_nandc", "hclk_nandc";
+		status = "okay";
+	};
+
+	nandc@0xff410000 {
+		compatible = "rockchip,rk-nandc";
+		reg = <0xff410000 0x4000>;
+		interrupts = <0x0 0x28 0x4>;
+		nandc_id = <0x1>;
+		clocks = <0x55 0x7b 0x6 0x7c 0xf>;
+		clock-names = "clk_nandc", "g_clk_nandc", "hclk_nandc";
+		status = "disabled";
+	};
+
+	nandc0@0xff400000 {
+		compatible = "rockchip,rk-nandc";
+		reg = <0xff400000 0x4000>;
+		status = "disabled";
+	};
+
+	rksdmmc@ff0f0000 {
+		compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
+		reg = <0xff0f0000 0x4000>;
+		interrupts = <0x0 0x23 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		clocks = <0x2a 0x7d 0x6>;
+		clock-names = "clk_mmc", "hclk_mmc";
+		num-slots = <0x1>;
+		fifo-depth = <0x100>;
+		bus-width = <0x8>;
+		tune_regsbase = <0x218>;
+		cru_regsbase = <0x1d8>;
+		cru_reset_offset = <0x3>;
+		clock-frequency = <0x5f5e100>;
+		clock-freq-min-max = <0x61a80 0x5f5e100>;
+		supports-highspeed;
+		supports-emmc;
+		bootpart-no-access;
+		supports-DDR_MODE;
+		caps2-mmc-hs200;
+		ignore-pm-notify;
+		keep-power-in-suspend;
+		status = "okay";
+	};
+
+	rksdmmc@ff0c0000 {
+		compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
+		reg = <0xff0c0000 0x4000>;
+		interrupts = <0x0 0x20 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default", "idle";
+		pinctrl-0 = <0x7e 0x7f 0x80 0x81>;
+		pinctrl-1 = <0x82>;
+		cd-gpios = <0x83 0x16 0x0>;
+		clocks = <0x27 0x7d 0x3>;
+		clock-names = "clk_mmc", "hclk_mmc";
+		num-slots = <0x1>;
+		fifo-depth = <0x100>;
+		bus-width = <0x4>;
+		tune_regsbase = <0x200>;
+		cru_regsbase = <0x1d8>;
+		cru_reset_offset = <0x0>;
+		clock-frequency = <0x2faf080>;
+		lock-freq-min-max = <0x61a80 0x2faf080>;
+		supports-highspeed;
+		supports-sd;
+		broken-cd;
+		card-detect-delay = <0xc8>;
+		ignore-pm-notify;
+		keep-power-in-suspend;
+		vmmc-supply = <0x84>;
+		status = "okay";
+	};
+
+	rksdmmc@ff0d0000 {
+		compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
+		reg = <0xff0d0000 0x4000>;
+		interrupts = <0x0 0x21 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default", "idle";
+		pinctrl-0 = <0x85 0x86 0x87 0x88 0x89 0x8a 0x8b>;
+		pinctrl-1 = <0x8c>;
+		clocks = <0x29 0x7d 0x4>;
+		clock-names = "clk_mmc", "hclk_mmc";
+		num-slots = <0x1>;
+		fifo-depth = <0x100>;
+		bus-width = <0x4>;
+		tune_regsbase = <0x208>;
+		cru_regsbase = <0x1d8>;
+		cru_reset_offset = <0x1>;
+		clock-frequency = <0x2faf080>;
+		clock-freq-min-max = <0x30d40 0x2faf080>;
+		supports-highspeed;
+		supports-sdio;
+		ignore-pm-notify;
+		keep-power-in-suspend;
+		status = "okay";
+	};
+
+	rksdmmc@ff0e0000 {
+		compatible = "rockchip,rk_mmc", "rockchip,rk32xx-sdmmc";
+		reg = <0xff0e0000 0x4000>;
+		interrupts = <0x0 0x22 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		clocks = <0x50 0x7d 0x5>;
+		clock-names = "clk_mmc", "hclk_mmc";
+		num-slots = <0x1>;
+		fifo-depth = <0x100>;
+		bus-width = <0x4>;
+		cru_regsbase = <0x1d8>;
+		cru_reset_offset = <0x2>;
+		status = "disabled";
+	};
+
+	spi@ff110000 {
+		compatible = "rockchip,rockchip-spi";
+		reg = <0xff110000 0x1000>;
+		interrupts = <0x0 0x2c 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0x8d 0x8e 0x8f 0x90 0x91>;
+		rockchip,spi-src-clk = <0x0>;
+		num-cs = <0x2>;
+		clocks = <0x3c 0x7a 0x4>;
+		clock-names = "spi", "pclk_spi0";
+		dmas = <0x92 0xb 0x92 0xc>;
+		#dma-cells = <0x2>;
+		dma-names = "tx", "rx";
+		status = "disabled";
+		max-freq = <0x2dc6c00>;
+	};
+
+	spi@ff120000 {
+		compatible = "rockchip,rockchip-spi";
+		reg = <0xff120000 0x1000>;
+		interrupts = <0x0 0x2d 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0x93 0x94 0x95 0x96>;
+		rockchip,spi-src-clk = <0x1>;
+		num-cs = <0x1>;
+		clocks = <0x3d 0x7a 0x5>;
+		clock-names = "spi", "pclk_spi1";
+		dmas = <0x92 0xd 0x92 0xe>;
+		#dma-cells = <0x2>;
+		dma-names = "tx", "rx";
+		status = "disabled";
+		max-freq = <0x2dc6c00>;
+
+		tstv-ctrl@00 {
+			compatible = "rockchip,dtv_spi_ctrl";
+			gpio-powerup = <0x97 0x1f 0x0>;
+			gpio-powerdown = <0x98 0xe 0x0>;
+			gpio-reset = <0x98 0xf 0x0>;
+			gpio-nreset = <0x98 0xc 0x0>;
+			spi-max-frequency = <0xb71b00>;
+			reg = <0x0>;
+			poll_mode = <0x0>;
+			type = <0x0>;
+			enable_dma = <0x0>;
+		};
+	};
+
+	spi@ff130000 {
+		compatible = "rockchip,rockchip-spi";
+		reg = <0xff130000 0x1000>;
+		interrupts = <0x0 0x2e 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0x99 0x9a 0x9b 0x9c 0x9d>;
+		rockchip,spi-src-clk = <0x2>;
+		num-cs = <0x2>;
+		clocks = <0x56 0x7a 0x6>;
+		clock-names = "spi", "pclk_spi2";
+		dmas = <0x92 0xf 0x92 0x10>;
+		#dma-cells = <0x2>;
+		dma-names = "tx", "rx";
+		status = "disabled";
+		max-freq = <0x2dc6c00>;
+	};
+
+	serial@ff180000 {
+		compatible = "rockchip,serial";
+		reg = <0xff180000 0x100>;
+		interrupts = <0x0 0x37 0x4>;
+		clock-frequency = <0x16e3600>;
+		clocks = <0x9e 0x7a 0x8>;
+		clock-names = "sclk_uart", "pclk_uart";
+		reg-shift = <0x2>;
+		reg-io-width = <0x4>;
+		dmas = <0x92 0x1 0x92 0x2>;
+		#dma-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0x9f 0xa0>;
+		status = "okay";
+		dma-names = "!tx", "!rx";
+	};
+
+	serial@ff190000 {
+		compatible = "rockchip,serial";
+		reg = <0xff190000 0x100>;
+		interrupts = <0x0 0x38 0x4>;
+		clock-frequency = <0x16e3600>;
+		clocks = <0xa1 0x7a 0x9>;
+		clock-names = "sclk_uart", "pclk_uart";
+		reg-shift = <0x2>;
+		reg-io-width = <0x4>;
+		dmas = <0x92 0x3 0x92 0x4>;
+		#dma-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xa2 0xa3 0xa4>;
+		status = "disabled";
+	};
+
+	serial@ff690000 {
+		compatible = "rockchip,serial";
+		reg = <0xff690000 0x100>;
+		interrupts = <0x0 0x39 0x4>;
+		clock-frequency = <0x16e3600>;
+		clocks = <0xa5 0xa6 0x9>;
+		clock-names = "sclk_uart", "pclk_uart";
+		reg-shift = <0x2>;
+		reg-io-width = <0x4>;
+		dmas = <0xa7 0x4 0xa7 0x5>;
+		#dma-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xa8>;
+		status = "okay";
+	};
+
+	serial@ff1b0000 {
+		compatible = "rockchip,serial";
+		reg = <0xff1b0000 0x100>;
+		interrupts = <0x0 0x3a 0x4>;
+		clock-frequency = <0x16e3600>;
+		clocks = <0xa9 0x7a 0xb>;
+		clock-names = "sclk_uart", "pclk_uart";
+		current-speed = <0x1c200>;
+		reg-shift = <0x2>;
+		reg-io-width = <0x4>;
+		dmas = <0x92 0x7 0x92 0x8>;
+		#dma-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xaa 0xab 0xac>;
+		status = "disabled";
+	};
+
+	serial@ff1c0000 {
+		compatible = "rockchip,serial";
+		reg = <0xff1c0000 0x100>;
+		interrupts = <0x0 0x3b 0x4>;
+		clock-frequency = <0x16e3600>;
+		clocks = <0xad 0x7a 0xc>;
+		clock-names = "sclk_uart", "pclk_uart";
+		reg-shift = <0x2>;
+		reg-io-width = <0x4>;
+		dmas = <0x92 0x9 0x92 0xa>;
+		#dma-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xae 0xaf 0xb0>;
+		status = "disabled";
+	};
 
-/ {
 	fiq-debugger {
+		compatible = "rockchip,fiq-debugger";
+		rockchip,serial-id = <0x2>;
+		rockchip,signal-irq = <0x6a>;
+		rockchip,wake-irq = <0x0>;
 		status = "disabled";
 	};
 
-	hsic-usb-hub{
-		compatible = "hub_reset";
-		reset,pin =<&gpio7 GPIO_A6 GPIO_ACTIVE_HIGH>;	// hub reset pin
+	clocks-init {
+		compatible = "rockchip,clocks-init";
+		rockchip,clocks-init-parent = <0xe 0xf 0x12 0x15 0x26 0x15 0x18 0x15 0x1b 0x15 0x20 0x15 0x30 0x2e>;
+		rockchip,clocks-init-rate = <0xe 0x2f34f600 0x15 0x2367b880 0x24 0x4a817c80 0x12 0x11e1a300 0x13 0x11e1a300 0x5c 0x8f0d180 0x5d 0x47868c0 0x68 0x8f0d180 0x26 0x11e1a300 0x5e 0x8f0d180 0x5f 0x47868c0 0x4f 0xbebc200 0x75 0x5f5e100 0x69 0x5f5e100 0x57 0x17d78400 0xb1 0xbebc200 0x5a 0x11e1a300 0x5b 0x11e1a300 0x4b 0x11e1a300 0x4c 0x11e1a300 0xb 0x11e1a300 0xc 0x11e1a300 0x44 0xbebc200 0x23 0xbebc200 0x25 0x17d78400 0x51 0x4c4b400 0x52 0x4c4b400 0x67 0x7735940>;
+	};
+
+	clocks-enable {
+		compatible = "rockchip,clocks-enable";
+		clocks = <0x3f 0x15 0x10 0x2 0x6c 0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x74 0xb2 0x9 0xb2 0xa 0xb2 0xb 0x13 0x10 0x3 0x5c 0x5d 0x8 0x8 0x10 0x7 0xb3 0x0 0xb3 0x1 0xb3 0x2 0xb3 0x3 0xb3 0x4 0xb3 0x5 0x75 0x69 0x26 0x5e 0x5f 0x79 0x5 0x79 0x6 0x79 0x7 0x79 0xd 0x79 0x4 0x79 0x9 0x79 0x1 0x79 0x9 0x79 0xd 0xb2 0x8 0x7a 0x2 0x7c 0xb 0x7d 0xc 0x7a 0x0 0x7c 0xa 0x7c 0xc 0x7c 0xd 0x7a 0x1 0x6 0xb 0x6 0xc 0x5 0x0 0x5 0x1 0x5 0x2 0x5 0x3 0xa6 0x9 0x30>;
+	};
+
+	i2c@ff650000 {
+		compatible = "rockchip,rk30-i2c";
+		reg = <0xff650000 0x1000>;
+		interrupts = <0x0 0x3c 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default", "gpio";
+		pinctrl-0 = <0xb4 0xb5>;
+		pinctrl-1 = <0xb6>;
+		gpios = <0x97 0xf 0x1 0x97 0x10 0x1>;
+		clocks = <0x79 0x2>;
+		rockchip,check-idle = <0x1>;
+		status = "okay";
+
+		rk808@1b {
+			reg = <0x1b>;
+			status = "okay";
+			compatible = "rockchip,rk808";
+			gpios = <0x97 0x4 0x0 0x97 0xb 0x1>;
+			rk808,system-power-controller;
+
+			regulators {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				regulator@0 {
+					reg = <0x0>;
+					regulator-compatible = "rk_dcdc1";
+					regulator-min-microvolt = <0xaae60>;
+					regulator-max-microvolt = <0x16e360>;
+					regulator-initial-mode = <0x2>;
+					regulator-initial-state = <0x3>;
+					regulator-name = "vdd_arm";
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-mode = <0x2>;
+						regulator-state-disabled;
+						regulator-state-uv = <0xdbba0>;
+					};
+				};
+
+				regulator@1 {
+					reg = <0x1>;
+					regulator-compatible = "rk_dcdc2";
+					regulator-min-microvolt = <0xaae60>;
+					regulator-max-microvolt = <0x16e360>;
+					regulator-initial-mode = <0x2>;
+					regulator-initial-state = <0x3>;
+					regulator-name = "vdd_gpu";
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-mode = <0x2>;
+						regulator-state-disabled;
+						regulator-state-uv = <0xdbba0>;
+					};
+				};
+
+				regulator@2 {
+					reg = <0x2>;
+					regulator-compatible = "rk_dcdc3";
+					regulator-initial-mode = <0x2>;
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_dcdc3";
+					regulator-min-microvolt = <0x124f80>;
+					regulator-max-microvolt = <0x124f80>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-mode = <0x2>;
+						regulator-state-enabled;
+						regulator-state-uv = <0x124f80>;
+					};
+				};
+
+				regulator@3 {
+					reg = <0x3>;
+					regulator-compatible = "rk_dcdc4";
+					regulator-initial-mode = <0x2>;
+					regulator-initial-state = <0x3>;
+					regulator-name = "vccio";
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-mode = <0x2>;
+						regulator-state-enabled;
+						regulator-state-uv = <0x2ab980>;
+					};
+				};
+
+				regulator@4 {
+					reg = <0x4>;
+					regulator-compatible = "rk_ldo1";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo1";
+					regulator-min-microvolt = <0x325aa0>;
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+						regulator-state-uv = <0x325aa0>;
+					};
+				};
+
+				regulator@5 {
+					reg = <0x5>;
+					regulator-compatible = "rk_ldo2";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo2";
+					regulator-min-microvolt = <0x325aa0>;
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+						regulator-state-uv = <0x325aa0>;
+					};
+				};
+
+				regulator@6 {
+					reg = <0x6>;
+					regulator-compatible = "rk_ldo3";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo3";
+					regulator-min-microvolt = <0xf4240>;
+					regulator-max-microvolt = <0xf4240>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+						regulator-state-uv = <0xf4240>;
+					};
+				};
+
+				regulator@7 {
+					reg = <0x7>;
+					regulator-compatible = "rk_ldo4";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo4";
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-disabled;
+						regulator-state-uv = <0x1b7740>;
+					};
+				};
+
+				regulator@8 {
+					reg = <0x8>;
+					regulator-compatible = "rk_ldo5";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo5";
+					regulator-min-microvolt = <0x325aa0>;
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+						regulator-state-uv = <0x2ab980>;
+					};
+				};
+
+				regulator@9 {
+					reg = <0x9>;
+					regulator-compatible = "rk_ldo6";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo6";
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-disabled;
+						regulator-state-uv = <0xf4240>;
+					};
+				};
+
+				regulator@10 {
+					reg = <0xa>;
+					regulator-compatible = "rk_ldo7";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo7";
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+						regulator-state-uv = <0x1b7740>;
+					};
+				};
+
+				regulator@11 {
+					reg = <0xb>;
+					regulator-compatible = "rk_ldo8";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo8";
+					regulator-min-microvolt = <0x325aa0>;
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+						regulator-state-uv = <0x325aa0>;
+					};
+				};
+
+				regulator@12 {
+					reg = <0xc>;
+					regulator-compatible = "rk_ldo9";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo9";
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+					};
+				};
+
+				regulator@13 {
+					reg = <0xd>;
+					regulator-compatible = "rk_ldo10";
+					regulator-initial-state = <0x3>;
+					regulator-name = "rk_ldo10";
+					regulator-always-on;
+					regulator-boot-on;
+
+					regulator-state-mem {
+						regulator-state-disabled;
+					};
+				};
+			};
+		};
+
+		syr827@40 {
+			compatible = "silergy,syr82x";
+			reg = <0x40>;
+			status = "okay";
+
+			regulators {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				regulator@0 {
+					reg = <0x0>;
+					regulator-compatible = "syr82x_dcdc1";
+					regulator-name = "vdd_arm";
+					regulator-min-microvolt = <0xadf34>;
+					regulator-max-microvolt = <0x16e360>;
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-initial-mode = <0x2>;
+					regulator-initial-state = <0x3>;
+
+					regulator-state-mem {
+						regulator-state-mode = <0x2>;
+						regulator-state-enabled;
+						regulator-state-uv = <0xdbba0>;
+					};
+				};
+			};
+		};
+
+		syr828@41 {
+			compatible = "silergy,syr82x";
+			reg = <0x41>;
+			status = "okay";
+
+			regulators {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				regulator@0 {
+					reg = <0x0>;
+					regulator-compatible = "syr82x_dcdc1";
+					regulator-name = "vdd_gpu";
+					regulator-min-microvolt = <0xadf34>;
+					regulator-max-microvolt = <0x16e360>;
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-initial-mode = <0x2>;
+					regulator-initial-state = <0x3>;
+
+					regulator-state-mem {
+						regulator-state-mode = <0x2>;
+						regulator-state-disabled;
+						regulator-state-uv = <0xdbba0>;
+					};
+				};
+			};
+		};
+
+		act8846@5a {
+			reg = <0x5a>;
+			status = "okay";
+			compatible = "act,act8846";
+			gpios = <0xb7 0xe 0x1 0x97 0x1 0x0>;
+			cpu_det_gpio = <0xb7 0xa 0x1>;
+			usb_hub_reset_gpio = <0x3 0x3 0x1>;
+			act8846,system-power-controller;
+
+			regulators {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				regulator@0 {
+					reg = <0x0>;
+					regulator-compatible = "act_dcdc1";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "act_dcdc1";
+					regulator-min-microvolt = <0x124f80>;
+					regulator-max-microvolt = <0x124f80>;
+				};
+
+				regulator@1 {
+					reg = <0x1>;
+					regulator-compatible = "act_dcdc2";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "vccio";
+					regulator-min-microvolt = <0x325aa0>;
+					regulator-max-microvolt = <0x325aa0>;
+					regulator-initial-state = <0x3>;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+						regulator-state-uv = <0x325aa0>;
+					};
+				};
+
+				regulator@2 {
+					reg = <0x2>;
+					regulator-compatible = "act_dcdc3";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "vdd_logic";
+					regulator-min-microvolt = <0xaae60>;
+					regulator-max-microvolt = <0x16e360>;
+					regulator-initial-state = <0x3>;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+						regulator-state-uv = <0x124f80>;
+					};
+				};
+
+				regulator@3 {
+					reg = <0x3>;
+					regulator-compatible = "act_dcdc4";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "act_dcdc4";
+					regulator-min-microvolt = <0x1e8480>;
+					regulator-max-microvolt = <0x1e8480>;
+					regulator-initial-state = <0x3>;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+						regulator-state-uv = <0x1e8480>;
+					};
+				};
+
+				regulator@4 {
+					reg = <0x4>;
+					regulator-compatible = "act_ldo1";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "vccio_sd";
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-max-microvolt = <0x325aa0>;
+					linux,phandle = <0x84>;
+					phandle = <0x84>;
+				};
+
+				regulator@5 {
+					reg = <0x5>;
+					regulator-compatible = "act_ldo2";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "act_ldo2";
+					regulator-min-microvolt = <0x100590>;
+					regulator-max-microvolt = <0x100590>;
+				};
+
+				regulator@6 {
+					reg = <0x6>;
+					regulator-compatible = "act_ldo3";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "act_ldo3";
+					regulator-min-microvolt = <0x2ab980>;
+					regulator-max-microvolt = <0x2ab980>;
+				};
+
+				regulator@7 {
+					reg = <0x7>;
+					regulator-compatible = "act_ldo4";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "act_ldo4";
+					regulator-min-microvolt = <0x325aa0>;
+					regulator-max-microvolt = <0x325aa0>;
+				};
+
+				regulator@8 {
+					reg = <0x8>;
+					regulator-compatible = "act_ldo5";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "act_ldo5";
+					regulator-min-microvolt = <0x325aa0>;
+					regulator-max-microvolt = <0x325aa0>;
+				};
+
+				regulator@9 {
+					reg = <0x9>;
+					regulator-compatible = "act_ldo6";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "act_ldo6";
+					regulator-min-microvolt = <0x10c8e0>;
+					regulator-max-microvolt = <0x10c8e0>;
+					regulator-initial-state = <0x3>;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+					};
+				};
+
+				regulator@10 {
+					reg = <0xa>;
+					regulator-compatible = "act_ldo7";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "vcc_18";
+					regulator-min-microvolt = <0x1b7740>;
+					regulator-max-microvolt = <0x1b7740>;
+					regulator-initial-state = <0x3>;
+
+					regulator-state-mem {
+						regulator-state-enabled;
+					};
+				};
+
+				regulator@11 {
+					reg = <0xb>;
+					regulator-compatible = "act_ldo8";
+					regulator-always-on;
+					regulator-boot-on;
+					regulator-name = "act_ldo8";
+					regulator-min-microvolt = <0x1c3a90>;
+					regulator-max-microvolt = <0x1c3a90>;
+				};
+			};
+		};
+
+		rtc@51 {
+			compatible = "rtc,hym8563";
+			reg = <0x51>;
+			irq_gpio = <0xb7 0x4 0x2>;
+		};
+	};
+
+	i2c@ff140000 {
+		compatible = "rockchip,rk30-i2c";
+		reg = <0xff140000 0x1000>;
+		interrupts = <0x0 0x3e 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default", "gpio";
+		pinctrl-0 = <0xb8 0xb9>;
+		pinctrl-1 = <0xba>;
+		gpios = <0x3 0x4 0x1 0x3 0x5 0x1>;
+		clocks = <0x7a 0xd>;
+		rockchip,check-idle = <0x1>;
+		status = "okay";
+
+		rtc@51 {
+			compatible = "nxp,pcf8563";
+			reg = <0x51>;
+		};
+
+		synaptics_ts@20 {
+			status = "disabled";
+			compatible = "synaptics,synaptics_dsx";
+			reg = <0x20>;
+			touch-gpio = <0x3 0x7 0x2>;
+			reset-gpio = <0xbb 0x9 0x1>;
+			max-x = <0x438>;
+			max-y = <0x780>;
+			flip-x = <0x0>;
+			flip-y = <0x0>;
+		};
+
+		mt@40 {
+			status = "disabled";
+			compatible = "firefly,gsl3680";
+			reg = <0x40>;
+			touch-gpio = <0xbb 0x8 0x1>;
+			reset-gpio = <0xb7 0x9 0x1>;
+			max-y = <0x800>;
+			max-x = <0x600>;
+			flip-x = <0x1>;
+			flip-y = <0x1>;
+			swap-xy = <0x0>;
+		};
+
+		ts@41 {
+			status = "disabled";
+			compatible = "firefly,gsl3680";
+			reg = <0x41>;
+			touch-gpio = <0x3 0x7 0x1>;
+			max-x = <0x500>;
+			max-y = <0x320>;
+			flip-x = <0x0>;
+			flip-y = <0x0>;
+			swap-xy = <0x1>;
+		};
+
+		mpu@68 {
+			status = "disabled";
+			compatible = "mpu6050";
+			reg = <0x68>;
+			mpu-int_config = <0x10>;
+			mpu-level_shifter = <0x0>;
+			mpu-orientation = <0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x1>;
+			orientation-x = <0x1>;
+			orientation-y = <0x1>;
+			orientation-z = <0x1>;
+			irq-gpio = <0xbb 0xc 0x8>;
+			mpu-debug = <0x0>;
+		};
+	};
+
+	i2c@ff660000 {
+		compatible = "rockchip,rk30-i2c";
+		reg = <0xff660000 0x1000>;
+		interrupts = <0x0 0x3d 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default", "gpio";
+		pinctrl-0 = <0xbc 0xbd>;
+		pinctrl-1 = <0xbe>;
+		gpios = <0x83 0x9 0x1 0x83 0xa 0x1>;
+		clocks = <0x79 0x3>;
+		rockchip,check-idle = <0x1>;
+		status = "okay";
+
+		es8323@10 {
+			compatible = "es8323";
+			reg = <0x10>;
+			spk-con-gpio = <0x97 0xa 0x0>;
+			hp-det-gpio = <0xb7 0xf 0x0>;
+			hp-mic-only = <0x1>;
+			clocks = <0x1f 0x63>;
+			clock-names = "i2s_clk", "i2s_mclk";
+			pinctrl-names = "default";
+			pinctrl-0 = <0xbf>;
+			linux,phandle = <0x11c>;
+			phandle = <0x11c>;
+		};
+	};
+
+	i2c@ff150000 {
+		compatible = "rockchip,rk30-i2c";
+		reg = <0xff150000 0x1000>;
+		interrupts = <0x0 0x3f 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default", "gpio";
+		pinctrl-0 = <0xc0 0xc1>;
+		pinctrl-1 = <0xc2>;
+		gpios = <0x98 0x11 0x1 0x98 0x10 0x1>;
+		clocks = <0x7a 0xe>;
+		rockchip,check-idle = <0x1>;
+		status = "okay";
+	};
+
+	i2c@ff160000 {
+		compatible = "rockchip,rk30-i2c";
+		reg = <0xff160000 0x1000>;
+		interrupts = <0x0 0x40 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default", "gpio";
+		pinctrl-0 = <0xc3 0xc4>;
+		pinctrl-1 = <0xc5>;
+		gpios = <0xb7 0x11 0x1 0xb7 0x12 0x1>;
+		clocks = <0x7a 0xf>;
+		rockchip,check-idle = <0x1>;
+		status = "okay";
+
+		rk1000_control@40 {
+			compatible = "rockchip,rk1000_control";
+			reg = <0x40>;
+			gpio-reset = <0xb7 0x15 0x1>;
+			clocks = <0x1f 0x63>;
+			clock-names = "i2s_clk", "i2s_mclk";
+		};
+
+		rk1000_tve@42 {
+			compatible = "rockchip,rk1000_tve";
+			reg = <0x42>;
+			rockchip,source = <0x0>;
+			rockchip,prop = <0x1>;
+		};
+
+		rk1000_codec@60 {
+			compatible = "rockchip,rk1000_codec";
+			reg = <0x60>;
+			spk_ctl_io = <0xb7 0x5 0x1>;
+			boot_depop = <0x1>;
+			pa_enable_time = <0x1388>;
+			linux,phandle = <0x11b>;
+			phandle = <0x11b>;
+		};
+
+		vga_ddc@50 {
+			compatible = "firefly,vga_ddc";
+			reg = <0x50>;
+			gpio-pwn = <0x97 0x11 0x0>;
+			rockchip,source = <0x0>;
+			rockchip,prop = <0x1>;
+			status = "okay";
+		};
+	};
+
+	i2c@ff170000 {
+		compatible = "rockchip,rk30-i2c";
+		reg = <0xff170000 0x1000>;
+		interrupts = <0x0 0x41 0x4>;
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+		pinctrl-names = "default", "gpio";
+		pinctrl-0 = <0xc6 0xc7>;
+		pinctrl-1 = <0xc8>;
+		gpios = <0xb7 0x13 0x1 0xb7 0x14 0x1>;
+		clocks = <0x7c 0x0>;
+		rockchip,check-idle = <0x1>;
 		status = "disabled";
+
+		yl_lc709203@0B {
+			compatible = "yl,yl_lc709203";
+			reg = <0xb>;
+			yl,soc-high-scaled = <0x3de>;
+			yl,soc-low-scaled = <0x0>;
+			yl,lc709203-psy-name = "lc709203_battery";
+			yl,charge-psy-name = "battery";
+
+			yl,battery-data {
+				yl,rpull-up-kohm = <0x64>;
+				yl,vref-batt-id-uv = <0x1b7740>;
+
+				yl,CPLD-351-BB-data {
+					yl,batt-full-capa = <0x9c4>;
+					yl,batt-id-kohm = <0x2f>;
+					yl,battery-type = "CPLD-351-BB";
+					yl,battery-appli = <0x25>;
+				};
+
+				yl,CPLD-351-CC-data {
+					yl,batt-full-capa = <0x9c4>;
+					yl,batt-id-kohm = <0x1>;
+					yl,battery-type = "CPLD-351-CC";
+					yl,battery-appli = <0x38>;
+				};
+
+				yl,CPLD-351-LS-data {
+					yl,batt-full-capa = <0x9c4>;
+					yl,batt-id-kohm = <0xdc>;
+					yl,battery-type = "CPLD-351-LS";
+					yl,battery-appli = <0x33>;
+				};
+
+				yl,CPLD-351-TM-data {
+					yl,batt-full-capa = <0x9c4>;
+					yl,batt-id-kohm = <0x3e8>;
+					yl,battery-type = "CPLD-351-TM";
+					yl,battery-appli = <0x2d>;
+				};
+			};
+		};
+	};
+
+	fb {
+		compatible = "rockchip,rk-fb";
+		rockchip,disp-mode = <0x2>;
+		rockchip,uboot-logo-on = <0x1>;
+		rockchip,disp-policy = <0x2>;
+	};
+
+	rk_screen {
+		compatible = "rockchip,screen";
+		display-timings = <0xc9>;
 	};
-    wireless-wlan {
-        compatible = "wlan-platdata";
 
-	/* wifi_chip_type - wifi chip define
-	* bcmwifi ==> like ap6xxx, rk90x;
-	* rtkwifi ==> like rtl8188xx, rtl8723xx,rtl8812auv;
-	* esp8089 ==> esp8089;
-	* other   ==> for other wifi;
-	*/
-	wifi_chip_type = "bcmwifi";
-        sdio_vref = <1800>; //1800mv or 3300mv
+	mipi@ff960000 {
+		compatible = "rockchip,rk32-dsi";
+		rockchip,prop = <0x0>;
+		reg = <0xff960000 0x4000>;
+		interrupts = <0x0 0x13 0x4>;
+		clocks = <0x7b 0xf 0xa 0x4 0xca>;
+		clock-names = "clk_mipi_24m", "pclk_mipi_dsi", "pd_mipi_dsi";
+		status = "disabled";
+	};
 
-	//keep_wifi_power_on;
-        //power_ctrl_by_pmu;
-        power_pmu_regulator = "act_ldo3";
-        power_pmu_enable_level = <1>; //1->HIGH, 0->LOW
+	mipi@ff964000 {
+		compatible = "rockchip,rk32-dsi";
+		rockchip,prop = <0x1>;
+		reg = <0xff964000 0x4000>;
+		interrupts = <0x0 0x14 0x4>;
+		clocks = <0x7b 0xf 0xa 0x5 0xca>;
+		clock-names = "clk_mipi_24m", "pclk_mipi_dsi", "pd_mipi_dsi";
+		status = "disabled";
+	};
 
-        //vref_ctrl_enable;
-        //vref_ctrl_gpio = <&gpio0 GPIO_A2 GPIO_ACTIVE_HIGH>;
-        vref_pmu_regulator = "act_ldo3";
-        vref_pmu_enable_level = <1>; //1->HIGH, 0->LOW
+	lvds@ff96c000 {
+		compatible = "rockchip,rk32-lvds";
+		reg = <0xff96c000 0x4000>;
+		clocks = <0xa 0x7>;
+		clock-names = "pclk_lvds";
+	};
 
-        WIFI,poweren_gpio = <&gpio4 GPIO_D4 GPIO_ACTIVE_HIGH>;
-        WIFI,host_wake_irq = <&gpio4 GPIO_D6 GPIO_ACTIVE_HIGH>;
-        //WIFI,reset_gpio = <&gpio0 GPIO_A2 GPIO_ACTIVE_LOW>;
+	edp@ff970000 {
+		compatible = "rockchip,rk32-edp";
+		reg = <0xff970000 0x4000>;
+		interrupts = <0x0 0x62 0x4>;
+		clocks = <0x44 0x62 0xa 0x8>;
+		clock-names = "clk_edp", "clk_edp_24m", "pclk_edp";
+	};
 
-        status = "okay";
-    };
+	hdmi@ff980000 {
+		compatible = "rockchip,rk3288-hdmi";
+		reg = <0xff980000 0x20000>;
+		interrupts = <0x0 0x67 0x4>;
+		pinctrl-names = "default", "sleep";
+		pinctrl-0 = <0xc6 0xc7 0xcb>;
+		pinctrl-1 = <0xc8>;
+		clocks = <0xa 0x9 0x7b 0xc 0x7b 0xb>;
+		clock-names = "pclk_hdmi", "hdcp_clk_hdmi", "cec_clk_hdmi";
+		rockchip,hdmi_video_source = <0x1>;
+		rockchip,hdmi_audio_source = <0x0>;
+		rockchip,hdcp_enable = <0x0>;
+		rockchip,cec_enable = <0x0>;
+		status = "okay";
+		rockchips,hdmi_audio_source = <0x0>;
+		hdmi_cec = <0x0>;
+	};
 
-    wireless-bluetooth {
-        compatible = "bluetooth-platdata";
+	lcdc@ff930000 {
+		compatible = "rockchip,rk3288-lcdc";
+		rockchip,prop = <0x1>;
+		rockchip,pwr18 = <0x0>;
+		rockchip,iommu-enabled = <0x1>;
+		reg = <0xff930000 0x10000>;
+		interrupts = <0x0 0xf 0x4>;
+		pinctrl-names = "default", "gpio";
+		pinctrl-0 = <0xcc>;
+		pinctrl-1 = <0xcd>;
+		status = "okay";
+		clocks = <0x45 0x5 0x43 0x45 0x6 0xce>;
+		clock-names = "aclk_lcdc", "dclk_lcdc", "hclk_lcdc", "pd_lcdc";
+	};
 
-        //wifi-bt-power-toggle;
+	lcdc@ff940000 {
+		compatible = "rockchip,rk3288-lcdc";
+		rockchip,prop = <0x2>;
+		rockchip,pwr18 = <0x0>;
+		rockchip,iommu-enabled = <0x1>;
+		reg = <0xff940000 0x10000>;
+		interrupts = <0x0 0x10 0x4>;
+		status = "okay";
+		clocks = <0x45 0x7 0x4a 0x45 0x8 0xcf>;
+		clock-names = "aclk_lcdc", "dclk_lcdc", "hclk_lcdc", "pd_lcdc";
+	};
 
-        uart_rts_gpios = <&gpio4 GPIO_C3 GPIO_ACTIVE_LOW>;
-        pinctrl-names = "default","rts_gpio";
-        pinctrl-0 = <&uart0_rts>;
-        pinctrl-1 = <&uart0_rts_gpio>;
+	adc@ff100000 {
+		compatible = "rockchip,saradc";
+		reg = <0xff100000 0x100>;
+		interrupts = <0x0 0x24 0x4>;
+		#io-channel-cells = <0x1>;
+		io-channel-ranges;
+		rockchip,adc-vref = <0x708>;
+		clock-frequency = <0xf4240>;
+		clocks = <0x61 0x7c 0x1>;
+		clock-names = "saradc", "pclk_saradc";
+		status = "okay";
+		linux,phandle = <0xd0>;
+		phandle = <0xd0>;
 
-        BT,power_gpio = <&gpio4 GPIO_D3 GPIO_ACTIVE_HIGH>;
-        BT,reset_gpio = <&gpio4 GPIO_D5 GPIO_ACTIVE_HIGH>;
-        BT,wake_gpio = <&gpio4 GPIO_D2 GPIO_ACTIVE_HIGH>;
-        BT,wake_host_irq = <&gpio4 GPIO_D7 GPIO_ACTIVE_LOW>;
+		key {
+			compatible = "rockchip,key";
+			io-channels = <0xd0 0x1>;
 
-        status = "okay";
-    };
+			power-key {
+				gpios = <0x97 0x5 0x1>;
+				linux,code = <0x74>;
+				label = "power";
+				gpio-key,wakeup;
+			};
 
-	pwm_regulator {
-		compatible = "rockchip_pwm_regulator";
-		pwms = <&pwm1 0 2000>;
-		rockchip,pwm_id= <1>;
-		rockchip,pwm_voltage_map= <925000 950000 975000 1000000 1025000 1050000 1075000 1100000 1125000 1150000 1175000 1200000 1225000 1250000 1275000 1300000 1325000 1350000 1375000 1400000>;
-		rockchip,pwm_voltage= <1100000>;
-		rockchip,pwm_min_voltage= <925000>;
-		rockchip,pwm_max_voltage= <1400000>;
-		rockchip,pwm_suspend_voltage= <950000>;
-		rockchip,pwm_coefficient= <475>;
-		regulators {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			pwm_reg0: regulator@0 {
-				regulator-compatible = "pwm_dcdc1";
-				regulator-name= "vdd_logic";
-				regulator-min-microvolt = <925000>;
-				regulator-max-microvolt = <1400000>;
-				regulator-always-on;
-				regulator-boot-on;
+			recovery-key {
+				linux,code = <0x71>;
+				label = "recovery";
+				rockchip,adc_value = <0x4>;
 			};
 		};
 	};
 
-	codec_hdmi_i2s: codec-hdmi-i2s {
-		compatible = "hdmi-i2s";
+	rga@ff920000 {
+		compatible = "rockchip,rga2";
+		reg = <0xff920000 0x1000>;
+		interrupts = <0x0 0x12 0x4>;
+		clocks = <0x45 0x1 0x4b 0x4c>;
+		clock-names = "hclk_rga", "aclk_rga", "clk_rga";
 	};
 
-	codec_hdmi_spdif: codec-hdmi-spdif {
-		compatible = "hdmi-spdif";
+	rockchip-i2s@0xff890000 {
+		compatible = "rockchip-i2s";
+		reg = <0xff890000 0x10000>;
+		i2s-id = <0x0>;
+		clocks = <0x1f 0x63 0x79 0x8>;
+		clock-names = "i2s_clk", "i2s_mclk", "i2s_hclk";
+		interrupts = <0x0 0x55 0x4>;
+		dmas = <0xa7 0x0 0xa7 0x1>;
+		dma-names = "tx", "rx";
+		pinctrl-names = "default", "sleep";
+		pinctrl-0 = <0xbf 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8>;
+		pinctrl-1 = <0xd9>;
+		linux,phandle = <0x118>;
+		phandle = <0x118>;
 	};
 
-	rockchip-hdmi-i2s {
-		status = "disabled";
-		compatible = "rockchip-hdmi-i2s";
-		dais {
-			dai0 {
-				audio-codec = <&codec_hdmi_i2s>;
-				audio-controller = <&i2s>;
-				format = "i2s";
-				//continuous-clock;
-				//bitclock-inversion;
-				//frame-inversion;
-				//bitclock-master;
-				//frame-master;
-			};
-		};
+	rockchip-spdif@0xff8b0000 {
+		compatible = "rockchip-spdif";
+		reg = <0xff880000 0x10000>;
+		clocks = <0x64 0x65 0x79 0xa>;
+		clock-names = "spdif_mclk", "spdif_8ch_mclk", "spdif_hclk";
+		interrupts = <0x0 0x36 0x4>;
+		dmas = <0xa7 0x2>;
+		dma-names = "tx";
+		pinctrl-names = "default";
+		pinctrl-0 = <0xda>;
+		linux,phandle = <0x11a>;
+		phandle = <0x11a>;
 	};
 
-	rockchip-spdif-card {
-		compatible = "rockchip-spdif-card";
-		dais {
-			dai0 {
-				audio-codec = <&codec_hdmi_spdif>;
-				audio-controller = <&spdif>;
-			};
-		};
+	pwm@ff9401a0 {
+		compatible = "rockchip,vop-pwm";
+		reg = <0xff9401a0 0x10>;
+		#pwm-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xdb>;
+		clocks = <0x8 0xb 0x45 0x7 0x45 0x8>;
+		clock-names = "pclk_pwm", "aclk_lcdc", "hclk_lcdc";
+		status = "disabled";
 	};
 
-
-	rockchip-rk1000 {
-		compatible = "rockchip-rk1000";
-		dais {
-			dai0 {
-				audio-codec = <&rk1000_codec>;
-				audio-controller = <&i2s>;
-				format = "i2s";
-			};
-		};
+	pwm@ff9301a0 {
+		compatible = "rockchip,vop-pwm";
+		reg = <0xff9301a0 0x10>;
+		#pwm-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xdc>;
+		clocks = <0x8 0xa 0x45 0x5 0x45 0x6>;
+		clock-names = "pclk_pwm", "aclk_lcdc", "hclk_lcdc";
+		status = "disabled";
 	};
 
+	pwm@ff680000 {
+		compatible = "rockchip,remotectl-pwm";
+		reg = <0xff680000 0x10>;
+		interrupts = <0x0 0x4e 0x4>;
+		#pwm-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xdd>;
+		clocks = <0xa6 0xb>;
+		clock-names = "pclk_pwm";
+		status = "okay";
+		remote_pwm_id = <0x0>;
+		handle_cpu_id = <0x1>;
 
-	rockchip-es8323 {
-		compatible = "rockchip-es8323";
-		dais {
-			dai0 {
-				audio-codec = <&es8323>;
-				audio-controller = <&i2s>;
-				format = "i2s";
-				//continuous-clock;
-				//bitclock-inversion;
-				//frame-inversion;
-				//bitclock-master;
-				//frame-master;
-			};
+		ir_key1 {
+			rockchip,usercode = <0xff00>;
+			rockchip,key_table = <0xeb 0x74 0xec 0x8b 0xfe 0x9e 0xb7 0x66 0xa3 0xfa 0xf4 0x73 0xa7 0x72 0xf8 0xe8 0xfc 0x67 0xfd 0x6c 0xf1 0x69 0xe5 0x6a>;
 		};
 	};
-	rkxx-remotectl{
-		compatible = "rockchip,remotectl";
-                module-gpios = <&gpio7 GPIO_A0 GPIO_ACTIVE_LOW>;
-        led-power = <&gpio8 GPIO_A1 GPIO_ACTIVE_LOW>;
+
+	pwm@ff680010 {
+		compatible = "rockchip,rk-pwm";
+		reg = <0xff680010 0x10>;
+		interrupts = <0x0 0x4e 0x4>;
+		#pwm-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xde>;
+		clocks = <0xa6 0xb>;
+		clock-names = "pclk_pwm";
 		status = "disabled";
+		linux,phandle = <0x116>;
+		phandle = <0x116>;
 	};
-	
-	firefly-led{
-		compatible = "firefly,led";
-		led-work = <&gpio8 GPIO_A2 GPIO_ACTIVE_LOW>;
-		led-power = <&gpio8 GPIO_A1 GPIO_ACTIVE_LOW>;
-		status = "okay";
-	};
- 	leds {
-       compatible = "gpio-leds";
-       power {
-           label = "firefly:blue:power";
-           linux,default-trigger = "ir-power-click";
-           default-state = "on";
-           gpios = <&gpio8 GPIO_A1 GPIO_ACTIVE_LOW>;
-       };  
-        user {
-           label = "firefly:yellow:user";
-           linux,default-trigger = "ir-user-click";
-           default-state = "off";
-           gpios = <&gpio8 GPIO_A2 GPIO_ACTIVE_LOW>;
-       };  
-   }; 
-	atx8_unsetup{
-		compatible = "firefly,noatx8";
-		atx8-rst = <&gpio7 GPIO_C5 GPIO_ACTIVE_HIGH>;
-		status = "okay";
-	};
-	usb_control {
-		compatible = "rockchip,rk3288-usb-control";
 
-		host_drv_gpio = <&gpio0 GPIO_B6 GPIO_ACTIVE_LOW>;
-		otg_drv_gpio = <&gpio0 GPIO_B4 GPIO_ACTIVE_LOW>;
+	pwm@ff680020 {
+		compatible = "rockchip,rk-pwm";
+		reg = <0xff680020 0x10>;
+		interrupts = <0x0 0x4e 0x4>;
+		#pwm-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xdf>;
+		clocks = <0xa6 0xb>;
+		clock-names = "pclk_pwm";
+		status = "disabled";
+	};
 
-		rockchip,remote_wakeup;
-		rockchip,usb_irq_wakeup;
+	pwm@ff680030 {
+		compatible = "rockchip,rk-pwm";
+		reg = <0xff680030 0x10>;
+		interrupts = <0x0 0x4e 0x4>;
+		#pwm-cells = <0x2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <0xe0>;
+		clocks = <0xa6 0xb>;
+		clock-names = "pclk_pwm";
+		status = "disabled";
 	};
-};
 
-&gmac {
-//	pmu_regulator = "act_ldo5";
-//	pmu_enable_level = <1>; //1->HIGH, 0->LOW
-//	power-gpio = <&gpio0 GPIO_A6 GPIO_ACTIVE_HIGH>;
-	reset-gpio = <&gpio4 GPIO_B0 GPIO_ACTIVE_LOW>;
-	phy-mode = "rgmii";
-	clock_in_out = "input";
-	tx_delay = <0x30>;
-	rx_delay = <0x20>;
-};
+	dvfs {
 
-&uart_dbg {
-	 status = "okay";
-};
+		vd_arm {
+			regulator_name = "vdd_arm";
+			suspend_volt = <0x3e8>;
 
-&pinctrl {
-	//used for init some gpio
-	
-	init-gpios = <&gpio8 GPIO_A0 GPIO_ACTIVE_HIGH
-//		&gpio7 GPIO_B1 GPIO_ACTIVE_HIGH		
-		&gpio4 GPIO_B0 GPIO_ACTIVE_HIGH>;
-	gpio0_gpio {
-			gpio0_c2: gpio0-c2 {
-				rockchip,pins = <GPIO0_C2>;
-				rockchip,pull = <VALUE_PULL_DOWN>;
-			};
+			pd_core {
 
-			//to add
+				clk_core {
+					operating-points = <0x4c2c0 0x10c8e0 0x7b0c0 0x10c8e0 0xc7380 0x10c8e0 0xf6180 0x10c8e0>;
+					channel = <0x0>;
+					temp-limit-enable = <0x1>;
+					target-temp = <0x50>;
+					min_temp_limit = <0x30>;
+					normal-temp-limit = <0x3 0x17700 0x6 0x23280 0x9 0x2ee00 0xf 0x5dc00>;
+					performance-temp-limit = <0x64 0xc7380>;
+					status = "okay";
+					regu-mode-table = <0xf6180 0x4 0x0 0x3>;
+					regu-mode-en = <0x0>;
+					support-pvtm = <0x0>;
+					pvtm-operating-points = <0x1ec30 0xdbba0 0x61a8 0x34bc0 0xdbba0 0x61a8 0x4c2c0 0xdbba0 0x61a8 0x639c0 0xdbba0 0x61a8 0x927c0 0xe7ef0 0xc350 0xa9ec0 0xe7ef0 0x61a8 0xc7380 0xf4240 0x61a8 0xf6180 0x100590 0x61a8 0x124f80 0x10c8e0 0x61a8 0x159b40 0x124f80 0x61a8 0x171240 0x13d620 0x61a8 0x188940 0x149970 0x61a8 0x1a0040 0x149970 0x61a8 0x1b7740 0x149970 0x61a8>;
+				};
+			};
 		};
-		
-	gpio7_gpio {
-			gpio7_b7: gpio7-b7 {
-				rockchip,pins = <GPIO7_B7>;
-				rockchip,pull = <VALUE_PULL_UP>;
+
+		vd_logic {
+			regulator_name = "vdd_logic";
+			suspend_volt = <0x3e8>;
+
+			pd_ddr {
+
+				clk_ddr {
+					operating-points = <0x30d40 0x106738 0x493e0 0x106738 0x6f540 0x112a88 0x82208 0x118c30>;
+					bd-freq-table = <0x1388 0xc3500 0xdac 0x6f540 0xa28 0x60ae0 0x7d0 0x4f1a0>;
+					channel = <0x2>;
+					status = "okay";
+					freq-table = <0x1 0x6f540 0x2 0x30d40 0x10 0x6f540 0x2000 0x82208>;
+					auto-freq-table = <0x3a980 0x4f1a0 0x6f540 0x80e80>;
+					auto-freq = <0x0>;
+				};
 			};
 
-			//to add
-		};
-	//could add other pinctrl definition such as gpio
+			pd_vio {
 
-	// gmac drive strength
-	gpio4_gmac {
-		mac_clk: mac-clk {
-			rockchip,drive = <VALUE_DRV_12MA>;
+				aclk_vio1 {
+					operating-points = <0x186a0 0x10c8e0 0x7a120 0x10c8e0>;
+					status = "okay";
+				};
+			};
 		};
 
-		mac_txpins: mac-txpins {
-			rockchip,drive = <VALUE_DRV_12MA>;
+		vd_gpu {
+			regulator_name = "vdd_gpu";
+			suspend_volt = <0x3e8>;
+
+			pd_gpu {
+
+				clk_gpu {
+					operating-points = <0x30d40 0xdbba0 0x493e0 0xe7ef0 0x668a0 0x10c8e0 0x7a120 0x118c30>;
+					channel = <0x1>;
+					temp-limit-enable = <0x0>;
+					target-temp = <0x5a>;
+					min_temp_limit = <0xc8>;
+					normal-temp-limit = <0x3 0xc350 0x6 0x249f0 0xf 0x3d090>;
+					status = "okay";
+					regu-mode-table = <0x30d40 0x4 0x0 0x3>;
+					regu-mode-en = <0x0>;
+				};
+			};
 		};
+	};
 
-		mac_rxpins: mac-rxpins {
-			rockchip,drive = <VALUE_DRV_12MA>;
+	ion {
+		compatible = "rockchip,ion";
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+
+		rockchip,ion-heap@5 {
+			compatible = "rockchip,ion-heap";
+			rockchip,ion_heap = <0x5>;
+			reg = <0x0 0x0>;
 		};
 
-		mac_crs: mac-crs {
-			rockchip,drive = <VALUE_DRV_12MA>;
+		rockchip,ion-heap@4 {
+			compatible = "rockchip,ion-heap";
+			rockchip,ion_heap = <0x4>;
+			reg = <0x0 0x28000000>;
 		};
 
-		mac_mdpins: mac-mdpins {
-			rockchip,drive = <VALUE_DRV_12MA>;
+		rockchip,ion-heap@0 {
+			compatible = "rockchip,ion-heap";
+			rockchip,ion_heap = <0x0>;
 		};
 	};
-};
-&nandc0 {
-	status = "okay"; // used nand set "okay" ,used emmc set "disabled"
-};
-&nandc1 {
-	status = "disabled"; // used nand set "okay" ,used emmc set "disabled"
-};   
-
-&nandc0reg {
-	status = "disabled"; // used nand set "okay" ,used emmc set "disabled"
-};
-&emmc {
-	clock-frequency = <100000000>;
-	clock-freq-min-max = <400000 100000000>;
 
-        supports-highspeed;
-	supports-emmc;
-        bootpart-no-access;
+	vpu_service@ff9a0000 {
+		compatible = "vpu_service";
+		iommu_enabled = <0x1>;
+		reg = <0xff9a0000 0x800>;
+		interrupts = <0x0 0x9 0x4 0x0 0xa 0x4>;
+		interrupt-names = "irq_enc", "irq_dec";
+		clocks = <0xc 0xe1>;
+		clock-names = "aclk_vcodec", "hclk_vcodec";
+		resets = <0xe2 0x71 0xe2 0x70>;
+		reset-names = "video_h", "video_a";
+		dev_mode = <0x0>;
+	};
 
-	//supports-tSD;//only tsd-sdcard mode 
-	supports-DDR_MODE;
-	caps2-mmc-hs200;
+	hevc_service@ff9c0000 {
+		compatible = "rockchip,hevc_service";
+		iommu_enabled = <0x0>;
+		reg = <0xff9c0000 0x800>;
+		interrupts = <0x0 0xc 0x4>;
+		interrupt-names = "irq_dec";
+		clocks = <0x57 0xb1 0x5b 0x5a>;
+		clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core", "clk_cabac";
+		resets = <0xe2 0x71 0xe2 0x70 0xe2 0x9a>;
+		reset-names = "video_h", "video_a", "video";
+		dev_mode = <0x1>;
+	};
 
-        ignore-pm-notify;
-		keep-power-in-suspend;
-		//poll-hw-reset 
+	iep@ff900000 {
+		compatible = "rockchip,iep";
+		iommu_enabled = <0x0>;
+		reg = <0xff900000 0x800>;
+		interrupts = <0x0 0x11 0x4>;
+		clocks = <0x45 0x2 0x45 0x3>;
+		clock-names = "aclk_iep", "hclk_iep";
 		status = "okay";
-};
-    
-&sdmmc {
-		clock-frequency = <50000000>;
-		lock-freq-min-max = <400000 50000000>;
-		supports-highspeed;
-		supports-sd;
-		broken-cd;
-		card-detect-delay = <200>;
+	};
 
-		ignore-pm-notify;
-        	keep-power-in-suspend;
-	
-        	vmmc-supply = <&ldo1_reg>;
-		status = "okay";
-};
-		
-&sdio {
-		clock-frequency = <50000000>;
-		clock-freq-min-max = <200000 50000000>;
-		supports-highspeed;
-		supports-sdio;
-		ignore-pm-notify;
-		keep-power-in-suspend;
-		//cap-sdio-irq;
-		status = "okay";
-};
+	dwc-control-usb@ff770284 {
+		compatible = "rockchip,rk3288-dwc-control-usb";
+		reg = <0xff770284 0x4 0xff770288 0x4 0xff7702cc 0x4 0xff7702d4 0x4 0xff770320 0x14 0xff770334 0x14 0xff770348 0x10 0xff770358 0x8 0xff770360 0x8>;
+		reg-names = "GRF_SOC_STATUS1", "GRF_SOC_STATUS2", "GRF_SOC_STATUS19", "GRF_SOC_STATUS21", "GRF_UOC0_BASE", "GRF_UOC1_BASE", "GRF_UOC2_BASE", "GRF_UOC3_BASE", "GRF_UOC4_BASE";
+		interrupts = <0x0 0x5d 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x61 0x4>;
+		interrupt-names = "otg_id", "otg_bvalid", "otg_linestate", "host0_linestate", "host1_linestate";
+		clocks = <0x7c 0x9 0x30 0x2d 0x2e>;
+		clock-names = "hclk_usb_peri", "usbphy_480m", "usbphy1_480m", "usbphy2_480m";
 
-&spi0 {
-	status = "disabled";
-	max-freq = <48000000>;	
-	/*
-	spi_test@00 {
-     		compatible = "rockchip,spi_test_bus0_cs0";
-                reg = <0>;
-                spi-max-frequency = <24000000>;
-                //spi-cpha;
-		//spi-cpol;
-                poll_mode = <0>;
-	        type = <0>;
-		enable_dma = <0>;
-
-	};
-
-	spi_test@01 {
-	        compatible = "rockchip,spi_test_bus0_cs1";
-	        reg = <1>;
-	        spi-max-frequency = <24000000>;
-	        spi-cpha;
-		spi-cpol;
-	        poll_mode = <0>;
-	        type = <0>;
-		enable_dma = <0>;	        
-	};
-	*/
-};
+		usb_bc {
+			compatible = "synopsys,phy";
+			rk_usb,bvalid = <0x288 0xe 0x1>;
+			rk_usb,iddig = <0x288 0x11 0x1>;
+			rk_usb,dcdenb = <0x328 0xe 0x1>;
+			rk_usb,vdatsrcenb = <0x328 0x7 0x1>;
+			rk_usb,vdatdetenb = <0x328 0x6 0x1>;
+			rk_usb,chrgsel = <0x328 0x5 0x1>;
+			rk_usb,chgdet = <0x2cc 0x17 0x1>;
+			rk_usb,fsvminus = <0x2cc 0x19 0x1>;
+			rk_usb,fsvplus = <0x2cc 0x18 0x1>;
+		};
+	};
 
-&spi1 {
-	status = "disabled";
-	max-freq = <48000000>;
-	/*
-	spi_test@10 {
-	        compatible = "rockchip,spi_test_bus1_cs0";
-	        reg = <0>;
-	        spi-max-frequency = <24000000>;
-	        //spi-cpha;
-		//spi-cpol;
-	        poll_mode = <0>;
-	        type = <0>;
-		enable_dma = <0>;
-	};
-
-	*/
-	//dtv: connect to dtv demodulator for control signal
-	tstv-ctrl@00 {
-		compatible = "rockchip,dtv_spi_ctrl";
-		gpio-powerup = <&gpio0 GPIO_D7 GPIO_ACTIVE_HIGH>;
-		gpio-powerdown = <&gpio2 GPIO_B6 GPIO_ACTIVE_HIGH>;
-		gpio-reset = <&gpio2 GPIO_B7 GPIO_ACTIVE_HIGH>;
-	        gpio-nreset = <&gpio2 GPIO_B4 GPIO_ACTIVE_HIGH>;
-		spi-max-frequency = <12000000>;
-		reg = <0>;
-                poll_mode = <0>;
-	        type = <0>;
-		enable_dma = <0>;
+	usb@ff580000 {
+		compatible = "rockchip,rk3288_usb20_otg";
+		reg = <0xff580000 0x40000>;
+		interrupts = <0x0 0x17 0x4>;
+		clocks = <0x8 0x4 0x7c 0x4>;
+		clock-names = "clk_usbphy0", "hclk_usb0";
+		resets = <0xe2 0x84 0xe2 0x85 0xe2 0x86>;
+		reset-names = "otg_ahb", "otg_phy", "otg_controller";
+		rockchip,usb-mode = <0x0>;
 	};
 
-};
+	usb@ff540000 {
+		compatible = "rockchip,rk3288_usb20_host";
+		reg = <0xff540000 0x40000>;
+		interrupts = <0x0 0x19 0x4>;
+		clocks = <0x8 0x6 0x7c 0x7 0x30>;
+		clock-names = "clk_usbphy1", "hclk_usb1", "usbphy_480m";
+		resets = <0xe2 0x8a 0xe2 0x8b 0xe2 0x8c>;
+		reset-names = "host1_ahb", "host1_phy", "host1_controller";
+	};
 
-&spi2 {
-	status = "disabled";
-	max-freq = <48000000>;
-	/*
-	spi_test@20 {
-	        compatible = "rockchip,spi_test_bus2_cs0";
-	        reg = <0>;
-	        spi-max-frequency = <24000000>;
-	        //spi-cpha;
-		//spi-cpol;
-	        poll_mode = <0>;
-	        type = <0>;
-		enable_dma = <0>;
-	};
-
-	spi_test@21 {
-	        compatible = "rockchip,spi_test_bus2_cs1";
-	        reg = <1>;
-	        spi-max-frequency = <24000000>;
-	        //spi-cpha;
-		//spi-cpol;
-	        poll_mode = <0>;
-	        type = <0>;
-		enable_dma = <0>;
-	};
-	*/
-};
+	usb@ff500000 {
+		compatible = "rockchip,rk3288_rk_ehci_host";
+		reg = <0xff500000 0x20000>;
+		interrupts = <0x0 0x18 0x4>;
+		clocks = <0x8 0x5 0x7c 0x6>;
+		clock-names = "clk_usbphy2", "hclk_usb2";
+		resets = <0xe2 0x87 0xe2 0x88 0xe2 0x89 0xe2 0x48>;
+		reset-names = "ehci_ahb", "ehci_phy", "ehci_controller", "ehci";
+	};
 
+	usb@ff520000 {
+		compatible = "rockchip,rk3288_rk_ohci_host";
+		reg = <0xff520000 0x20000>;
+		interrupts = <0x0 0x29 0x4>;
+		clocks = <0x8 0x5 0x7c 0x6>;
+		clock-names = "clk_usbphy3", "hclk_usb3";
+		status = "disabled";
+	};
 
+	usb@ff5c0000 {
+		compatible = "rockchip,rk3288_rk_ehci1_host";
+		reg = <0xff5c0000 0x40000>;
+		interrupts = <0x0 0x1a 0x4>;
+		clocks = <0x28 0x7c 0x8 0xe3 0x30 0x2d 0x2e>;
+		clock-names = "ehci1phy_480m", "hclk_ehci1", "ehci1phy_12m", "usbphy_480m", "ehci1_usbphy1", "ehci1_usbphy2";
+		resets = <0xe2 0x49 0xe2 0x4a 0xe2 0x4b>;
+		reset-names = "ehci1_ahb", "ehci1_aux", "ehci1_phy";
+	};
 
-&uart_bt {
-        status = "okay";
-        dma-names = "!tx", "!rx";
-        pinctrl-0 = <&uart0_xfer &uart0_cts>;
-};
+	eth@ff290000 {
+		compatible = "rockchip,rk3288-gmac";
+		reg = <0xff290000 0x10000>;
+		interrupts = <0x0 0x1b 0x4>;
+		interrupt-names = "macirq";
+		clocks = <0x67 0x7b 0x0 0x7b 0x1 0x7b 0x2 0x7b 0x3 0x7d 0x0 0x7d 0x1>;
+		clock-names = "clk_mac", "mac_clk_rx", "mac_clk_tx", "clk_mac_ref", "clk_mac_refout", "aclk_mac", "pclk_mac";
+		phy-mode = "rgmii";
+		pinctrl-names = "default";
+		pinctrl-0 = <0xe4 0xe5 0xe6 0xe7>;
+		reset-gpio = <0x4 0x8 0x1>;
+		clock_in_out = "input";
+		tx_delay = <0x30>;
+		rx_delay = <0x20>;
+	};
 
-&uart_dbg {
-	status = "okay";
-};
+	gpu {
+		compatible = "arm,malit764", "arm,malit76x", "arm,malit7xx", "arm,mali-midgard";
+		reg = <0xffa30000 0x10000>;
+		interrupts = <0x0 0x6 0x4 0x0 0x7 0x4 0x0 0x8 0x4>;
+		interrupt-names = "JOB", "MMU", "GPU";
+	};
 
+	iep_mmu {
+		dbgname = "iep";
+		compatible = "rockchip,iep_mmu";
+		reg = <0xff900800 0x100>;
+		interrupts = <0x0 0x11 0x4>;
+		interrupt-names = "iep_mmu";
+	};
 
-&i2c0 {
-	status = "okay";
-	rk808: rk808@1b {
-		reg = <0x1b>;
-		status = "okay";
+	vip_mmu {
+		dbgname = "vip";
+		compatible = "rockchip,vip_mmu";
+		reg = <0xff950800 0x100>;
+		interrupts = <0x0 0xd 0x4>;
+		interrupt-names = "vip_mmu";
 	};
-		syr827: syr827@40 {
-		compatible = "silergy,syr82x";
-  	reg = <0x40>;
-		status = "okay";
-		regulators {
-			#address-cells = <1>;
-			#size-cells = <0>;	
-			syr827_dc1: regulator@0 {
-			reg = <0>;
-			regulator-compatible = "syr82x_dcdc1";
-			regulator-name = "vdd_arm";
-			regulator-min-microvolt = <712500>;
-			regulator-max-microvolt = <1500000>;
-			regulator-always-on;
-			regulator-boot-on;
-			regulator-initial-mode = <0x2>;
-			regulator-initial-state = <3>;
-			regulator-state-mem {
-				regulator-state-mode = <0x2>;
-				regulator-state-enabled;
-				regulator-state-uv = <900000>;
-			};
-		};
-	   };
-	};
-	syr828: syr828@41 {
-		compatible = "silergy,syr82x";
-		reg = <0x41>;
-		status = "okay";
-		regulators {
-			#address-cells = <1>;
-			#size-cells = <0>;	
-			syr828_dc1: regulator@0 {
-			reg = <0>;
-			regulator-compatible = "syr82x_dcdc1";
-			regulator-name = "vdd_gpu";
-			regulator-min-microvolt = <712500>;
-			regulator-max-microvolt = <1500000>;
-			regulator-always-on;
-  		regulator-boot-on;
-			regulator-initial-mode = <0x2>;
-			regulator-initial-state = <3>;
-			regulator-state-mem {
-				regulator-state-mode = <0x2>;
-				regulator-state-disabled;
-				regulator-state-uv = <900000>;
-			};	
-		};
-	   };
-	};
-	act8846: act8846@5a {
-		reg = <0x5a>;
-		status = "okay";
+
+	vopb_mmu {
+		dbgname = "vopb";
+		compatible = "rockchip,vopb_mmu";
+		reg = <0xff930300 0x100>;
+		interrupts = <0x0 0xf 0x4>;
+		interrupt-names = "vopb_mmu";
 	};
-	
-	rtc@51 {
-		compatible = "rtc,hym8563";
-		reg = <0x51>;
-		irq_gpio = <&gpio7 GPIO_A4 IRQ_TYPE_EDGE_FALLING>;
+
+	vopl_mmu {
+		dbgname = "vopl";
+		compatible = "rockchip,vopl_mmu";
+		reg = <0xff940300 0x100>;
+		interrupts = <0x0 0x10 0x4>;
+		interrupt-names = "vopl_mmu";
 	};
-};
 
-&i2c1 {
-	status = "okay";
-	rtc@51 {
-		compatible = "nxp,pcf8563";
-		reg = <0x51>;
+	hevc_mmu {
+		dbgname = "hevc";
+		compatible = "rockchip,hevc_mmu";
+		reg = <0xff9c0440 0x40 0xff9c0480 0x40>;
+		interrupts = <0x0 0x6f 0x4>;
+		interrupt-names = "hevc_mmu";
 	};
-        synaptics_ts@20 {
-		status = "disabled";
-                compatible = "synaptics,synaptics_dsx";
-                reg = <0x20>;
-        	touch-gpio = <&gpio8 GPIO_A7 IRQ_TYPE_EDGE_FALLING>;
-                reset-gpio = <&gpio5 GPIO_B1 GPIO_ACTIVE_LOW>;
-                //power-gpio = <&gpio0 GPIO_C5 GPIO_ACTIVE_LOW>;
-                max-x = <1080>;
-                max-y = <1920>;
-                flip-x = <0>;
-                flip-y = <0>;
-        };
-     	mt@40 {
-		status = "disabled";
-               	compatible = "firefly,gsl3680";
-              	reg = <0x40>;
-               	touch-gpio = <&gpio5 GPIO_B0 IRQ_TYPE_EDGE_RISING>;
-               	reset-gpio = <&gpio7 GPIO_B1 GPIO_ACTIVE_LOW>;
-               	max-y = <2048>;
-               	max-x = <1536>;
-		flip-x = <1>;
-		flip-y = <1>;
-		swap-xy = <0>;
-        };
-
-        ts@41 {
-		status = "disabled";
-        	compatible = "firefly,gsl3680";
-      		reg = <0x41>;
-         	touch-gpio = <&gpio8 GPIO_A7 IRQ_TYPE_EDGE_RISING>;
-         	//reset-gpio = <&gpio8 GPIO_A6 GPIO_ACTIVE_LOW>;
-         	max-x = <1280>;
-         	max-y = <800>;
-		flip-x = <0>;
-		flip-y = <0>;
-		swap-xy = <1>;
-    	};
-        mpu6050:mpu@68{
-            status = "disabled";
-            compatible = "mpu6050";
-            reg = <0x68>;
-            mpu-int_config = <0x10>;
-            mpu-level_shifter = <0>;
-            mpu-orientation = <0 1 0 1 0 0 0 0 1>;
-            orientation-x= <1>;
-            orientation-y= <1>;
-            orientation-z= <1>;
-            irq-gpio = <&gpio5 GPIO_B4 IRQ_TYPE_LEVEL_LOW>;
-            mpu-debug = <0>;
-        };
 
+	vpu_mmu {
+		dbgname = "vpu";
+		compatible = "rockchip,vpu_mmu";
+		reg = <0xff9a0800 0x100>;
+		interrupts = <0x0 0xb 0x4>;
+		interrupt-names = "vpu_mmu";
+	};
 
-};
+	isp_mmu {
+		dbgname = "isp_mmu";
+		compatible = "rockchip,isp_mmu";
+		reg = <0xff914000 0x100 0xff915000 0x100>;
+		interrupts = <0x0 0xe 0x4>;
+		interrupt-names = "isp_mmu";
+	};
 
-&i2c2 {
-	status = "okay";
-	es8323: es8323@10 {
-	    compatible = "es8323";
-		reg = <0x10>;
-		spk-con-gpio = <&gpio0 GPIO_B2 GPIO_ACTIVE_HIGH>;
-		hp-det-gpio = <&gpio7 GPIO_B7 GPIO_ACTIVE_HIGH>;
-		hp-mic-only = <1>;
-		clocks = <&clk_i2s>, <&clk_i2s_out>;
-		clock-names = "i2s_clk","i2s_mclk";
-		pinctrl-names = "default";
-		pinctrl-0 = <&i2s_mclk>;
+	rockchip_suspend {
+		rockchip,ctrbits = <0x200007>;
+		rockchip,pmic-suspend_gpios = <0x14007a10>;
+		rockchip,pmic-resume_gpios = <0x2007a11>;
 	};
-};
 
-&i2c3 {
-	status = "okay";
-};
+	isp@ff910000 {
+		compatible = "rockchip,isp";
+		reg = <0xff910000 0x10000>;
+		interrupts = <0x0 0xe 0x4>;
+		clocks = <0xa 0x2 0xa 0x1 0x23 0x25 0xe8 0x40 0x7b 0xf 0x41 0xe9 0xa 0x6>;
+		clock-names = "aclk_isp", "hclk_isp", "clk_isp", "clk_isp_jpe", "pclkin_isp", "clk_cif_out", "clk_mipi_24m", "clk_cif_pll", "pd_isp", "hclk_mipiphy1";
+		pinctrl-names = "default", "isp_dvp8bit2", "isp_dvp10bit", "isp_dvp12bit", "isp_dvp8bit0", "isp_mipi_fl", "isp_mipi_fl_prefl", "isp_flash_as_gpio", "isp_flash_as_trigger_out";
+		pinctrl-0 = <0xea>;
+		pinctrl-1 = <0xea 0xeb>;
+		pinctrl-2 = <0xea 0xeb 0xec>;
+		pinctrl-3 = <0xea 0xeb 0xec 0xed>;
+		pinctrl-4 = <0xea 0xee>;
+		pinctrl-5 = <0xea>;
+		pinctrl-6 = <0xea 0xef>;
+		pinctrl-7 = <0xf0>;
+		pinctrl-8 = <0xf1>;
+		rockchip,isp,mipiphy = <0x2>;
+		rockchip,isp,cifphy = <0x1>;
+		rockchip,isp,mipiphy1,reg = <0xff968000 0x4000>;
+		rockchip,gpios = <0xb7 0xd 0x0>;
+		gpios-cifpower = <0xb7 0xc 0x0>;
+		gpios-dvppower = <0x97 0xb 0x0>;
+		rockchip,isp,iommu_enable = <0x1>;
+		status = "okay";
+	};
 
-&i2c4 {
-	status = "okay";
-	rk1000_control@40 {
-		compatible = "rockchip,rk1000_control";
-		reg = <0x40>;
-		gpio-reset = <&gpio7 GPIO_C5 GPIO_ACTIVE_LOW>;
-		clocks = <&clk_i2s>, <&clk_i2s_out>;
-		clock-names = "i2s_clk","i2s_mclk";
-		//pinctrl-names = "default";
-		//pinctrl-0 = <&i2s_mclk>;
-	};
-	rk1000_tve@42 {
-		compatible = "rockchip,rk1000_tve";
-		reg = <0x42>;
-//		gpio-switch = <&gpio3 GPIO_D4 GPIO_ACTIVE_LOW>;
-		rockchip,source = <0>; //0: LCDC0; 1: LCDC1
-		rockchip,prop = <PRMRY>;//<EXTEND>
-	};
-	rk1000_codec: rk1000_codec@60 {
-		compatible = "rockchip,rk1000_codec";
-		reg = <0x60>;
-		spk_ctl_io = <&gpio7 GPIO_A5 GPIO_ACTIVE_LOW>;
-		boot_depop = <1>;
-		pa_enable_time = <5000>;
-	};
-	vga_ddc@50 {
-		compatible = "firefly,vga_ddc";
-		reg = <0x50>;
-		gpio-pwn = <&gpio0 GPIO_C1 GPIO_ACTIVE_HIGH>;
-		rockchip,source = <0>; //0: LCDC0; 1: LCDC1
-		rockchip,prop = <PRMRY>;//<EXTEND>
+	cif@ff950000 {
+		compatible = "rockchip,cif";
+		reg = <0xff950000 0x10000>;
+		interrupts = <0x0 0xd 0x4>;
+		clocks = <0xe9 0x45 0xe 0x45 0xf 0xf2 0xa 0x0 0x40>;
+		clock-names = "pd_cif0", "aclk_cif0", "hclk_cif0", "cif0_in", "g_pclkin_cif", "cif0_out";
+		pinctrl-names = "cif_pin_all";
+		pinctrl-0 = <0xea 0xeb 0xed>;
 		status = "okay";
 	};
-};
 
-&i2c5 {
-	status = "disabled";
-};
+	tsadc@ff280000 {
+		compatible = "rockchip,tsadc";
+		reg = <0xff280000 0x100>;
+		interrupts = <0x0 0x25 0x4>;
+		#io-channel-cells = <0x1>;
+		io-channel-ranges;
+		clock-frequency = <0x2710>;
+		clocks = <0x60 0x7c 0x2>;
+		clock-names = "tsadc", "pclk_tsadc";
+		pinctrl-names = "default", "tsadc_int";
+		pinctrl-0 = <0xf3>;
+		pinctrl-1 = <0xf4>;
+		tsadc-ht-temp = <0x78>;
+		tsadc-ht-reset-cru = <0x1>;
+		tsadc-ht-pull-gpio = <0x0>;
+		status = "okay";
+	};
 
-/*$_rbox_$_modify_$_begin_huangzhibao for rk1000*/
-//&i2s{
-//    pinctrl-names = "default", "sleep";
-//		pinctrl-0 = <&i2s_sclk &i2s_lrckrx &i2s_lrcktx &i2s_sdi &i2s_sdo0 &i2s_sdo1 &i2s_sdo2 &i2s_sdo3>;
-//		pinctrl-1 = <&i2s_gpio>;
-//};
-/*$_rbox_$_modify_$_end*/
-
-&fb {
-	rockchip,disp-mode = <DUAL>;
-	rockchip,uboot-logo-on = <1>;
-	rockchip,disp-policy = <DISPLAY_POLICY_BOX_TEMP>;
-};
+	lcdc-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0xf5>;
+		pinctrl-1 = <0xf6>;
+		pinctrl-2 = <0xf7>;
+		regulator-name = "vcc30_lcd";
+	};
 
-&disp_timings {
-	native-mode = <&timing1>;
-};
+	dpio-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0xf8>;
+		pinctrl-1 = <0xf9>;
+		pinctrl-2 = <0xfa>;
+		regulator-name = "vcc18_cif";
+	};
 
-&rk_screen {
-	 display-timings = <&disp_timings>;
-};
+	flash0-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0xfb>;
+		pinctrl-1 = <0xfc>;
+		pinctrl-2 = <0xfd>;
+		regulator-name = "vcc_flash";
+	};
 
-/*lcdc0 as PRMRY(HDMI),lcdc1 as EXTEND(RK1000)*/
-&lcdc0 {
-	status = "okay";
-	rockchip,iommu-enabled = <1>;
-	rockchip,prop = <PRMRY>;
-};
+	flash1-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0xfe>;
+		pinctrl-1 = <0xff>;
+		pinctrl-2 = <0x100>;
+		regulator-name = "vcc_flash";
+	};
 
-&lcdc1 {
-	status = "okay";
-	rockchip,iommu-enabled = <1>;
-	rockchip,prop = <EXTEND>;
-};
+	apio3-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0x101>;
+		pinctrl-1 = <0x102>;
+		pinctrl-2 = <0x103>;
+		regulator-name = "vccio_wl";
+	};
 
-&hdmi {
-	status = "okay";
-	rockchips,hdmi_audio_source = <0>;
-	hdmi_cec = <0>;
-};
+	apio5-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0x104>;
+		pinctrl-1 = <0x105>;
+		pinctrl-2 = <0x106>;
+		regulator-name = "vccio";
+	};
 
-&adc {
-	status = "okay";
+	apio4-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0x107>;
+		pinctrl-1 = <0x108>;
+		pinctrl-2 = <0x109>;
+		regulator-name = "vccio";
+	};
 
-	key {
-		compatible = "rockchip,key";
-		
-		io-channels = <&adc 1>;
-		/*
-		vol-up-key {
-			linux,code = <115>;
-			label = "volume up";
-			rockchip,adc_value = <1>;
-		};
+	apio0-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0x10a>;
+		pinctrl-1 = <0x10b>;
+		pinctrl-2 = <0x10c>;
+		regulator-name = "vccio";
+	};
 
-		vol-down-key {
-			linux,code = <114>;
-			label = "volume down";
-			rockchip,adc_value = <170>;
-		};
-		*/
-		power-key {
-			gpios = <&gpio0 GPIO_A5 GPIO_ACTIVE_LOW>;
-			linux,code = <116>;
-			label = "power";
-			gpio-key,wakeup;
-		};
-		recovery-key {
-			linux,code = <113>;
-			label = "recovery";
-			rockchip,adc_value = <4>;
-		};
-		/*
-		menu-key {
-			linux,code = <59>;
-			label = "menu";
-			rockchip,adc_value = <355>;
-		};
+	apio2-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0x10d>;
+		pinctrl-1 = <0x10e>;
+		pinctrl-2 = <0x10f>;
+		regulator-name = "vccio";
+	};
 
-		home-key {
-			linux,code = <102>;
-			label = "home";
-			rockchip,adc_value = <746>;
+	sdmmc0-vdd-domain {
+		compatible = "rockchip,io_vol_domain";
+		pinctrl-names = "default", "1.8V", "3.3V";
+		pinctrl-0 = <0x110>;
+		pinctrl-1 = <0x111>;
+		pinctrl-2 = <0x112>;
+		regulator-name = "vcc_sd";
+	};
+
+	power_ctr {
+	};
+
+	display-timings {
+		native-mode = <0x113>;
+		linux,phandle = <0xc9>;
+		phandle = <0xc9>;
+
+		timing0 {
+			screen-type = <0x1>;
+			out-face = <0x0>;
+			color-mode = <0x1>;
+			clock-frequency = <0x46cf710>;
+			hactive = <0x500>;
+			vactive = <0x2d0>;
+			hback-porch = <0xdc>;
+			hfront-porch = <0x6e>;
+			vback-porch = <0x14>;
+			vfront-porch = <0x5>;
+			hsync-len = <0x28>;
+			vsync-len = <0x5>;
+			hsync-active = <0x1>;
+			vsync-active = <0x1>;
+			de-active = <0x0>;
+			pixelclk-active = <0x0>;
+			swap-rb = <0x0>;
+			swap-rg = <0x0>;
+			swap-gb = <0x0>;
 		};
 
-		back-key {
-			linux,code = <158>;
-			label = "back";
-			rockchip,adc_value = <560>;
+		timing1 {
+			screen-type = <0x1>;
+			out-face = <0x0>;
+			color-mode = <0x1>;
+			clock-frequency = <0x8d9ee20>;
+			hactive = <0x780>;
+			vactive = <0x438>;
+			hback-porch = <0x94>;
+			hfront-porch = <0x58>;
+			vback-porch = <0x24>;
+			vfront-porch = <0x4>;
+			hsync-len = <0x2c>;
+			vsync-len = <0x5>;
+			hsync-active = <0x1>;
+			vsync-active = <0x1>;
+			de-active = <0x0>;
+			pixelclk-active = <0x0>;
+			swap-rb = <0x0>;
+			swap-rg = <0x0>;
+			swap-gb = <0x0>;
+			linux,phandle = <0x113>;
+			phandle = <0x113>;
 		};
 
-		camera-key {
-			linux,code = <212>;
-			label = "camera";
-			rockchip,adc_value = <450>;
-		};*/
+		timing2 {
+			screen-type = <0x1>;
+			out-face = <0x0>;
+			color-mode = <0x1>;
+			clock-frequency = <0x11b3dc40>;
+			hactive = <0xf00>;
+			vactive = <0x870>;
+			hback-porch = <0x128>;
+			hfront-porch = <0xb0>;
+			vback-porch = <0x48>;
+			vfront-porch = <0x8>;
+			hsync-len = <0x58>;
+			vsync-len = <0xa>;
+			hsync-active = <0x1>;
+			vsync-active = <0x1>;
+			de-active = <0x0>;
+			pixelclk-active = <0x0>;
+			swap-rb = <0x0>;
+			swap-rg = <0x0>;
+			swap-gb = <0x0>;
+		};
 	};
-};
 
-/*&pwm0 {
-        interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
-        status = "okay";
-};
-*/
+	hsic-usb-hub {
+		compatible = "hub_reset";
+		reset,pin = <0xb7 0x6 0x0>;
+		status = "disabled";
+	};
 
-&pwm1 {
-	status = "disabled";
-};
+	wireless-wlan {
+		compatible = "wlan-platdata";
+		wifi_chip_type = "bcmwifi";
+		sdio_vref = <0x708>;
+		power_pmu_regulator = "act_ldo3";
+		power_pmu_enable_level = <0x1>;
+		vref_pmu_regulator = "act_ldo3";
+		vref_pmu_enable_level = <0x1>;
+		WIFI,poweren_gpio = <0x4 0x1c 0x0>;
+		WIFI,host_wake_irq = <0x4 0x1e 0x0>;
+		status = "okay";
+	};
 
+	wireless-bluetooth {
+		compatible = "bluetooth-platdata";
+		uart_rts_gpios = <0x4 0x13 0x1>;
+		pinctrl-names = "default", "rts_gpio";
+		pinctrl-0 = <0x114>;
+		pinctrl-1 = <0x115>;
+		BT,power_gpio = <0x4 0x1b 0x0>;
+		BT,reset_gpio = <0x4 0x1d 0x0>;
+		BT,wake_gpio = <0x4 0x1a 0x0>;
+		BT,wake_host_irq = <0x4 0x1f 0x1>;
+		status = "okay";
+	};
 
-&clk_core_dvfs_table {
-	support-pvtm = <0>;
-	pvtm-operating-points = <
-		/* KHz    uV 	pvtm margin*/
-		126000 900000	25000
-		216000 900000	25000
-		312000 900000	25000
-		408000 900000	25000
-		600000 950000	50000
-		696000 950000	25000
-		816000 1000000	25000
-		1008000 1050000	25000
-		1200000 1100000	25000
-		1416000 1200000	25000
-		1512000 1300000	25000
-		1608000 1350000	25000
-		1704000 1350000	25000
-		1800000 1350000	25000
-		>;
-	status="okay";
-};
+	pwm_regulator {
+		compatible = "rockchip_pwm_regulator";
+		pwms = <0x116 0x0 0x7d0>;
+		rockchip,pwm_id = <0x1>;
+		rockchip,pwm_voltage_map = <0xe1d48 0xe7ef0 0xee098 0xf4240 0xfa3e8 0x100590 0x106738 0x10c8e0 0x112a88 0x118c30 0x11edd8 0x124f80 0x12b128 0x1312d0 0x137478 0x13d620 0x1437c8 0x149970 0x14fb18 0x155cc0>;
+		rockchip,pwm_voltage = <0x10c8e0>;
+		rockchip,pwm_min_voltage = <0xe1d48>;
+		rockchip,pwm_max_voltage = <0x155cc0>;
+		rockchip,pwm_suspend_voltage = <0xe7ef0>;
+		rockchip,pwm_coefficient = <0x1db>;
 
-&clk_gpu_dvfs_table {
-	operating-points = <
-		/* KHz    uV */
-//		100000 900000
-		200000 900000
-		300000 950000
-		420000 1100000
-		500000 1150000
-	//	600000 1250000
-		>;
-	status="okay";
-};
+		regulators {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
 
-&clk_ddr_dvfs_table {
-	operating-points = <
-		/* KHz    uV */
-		200000 1075000
-		300000 1075000		
-		456000 1125000
-		533000 1150000
-		>;
-
-	freq-table = <
-		/*status		freq(KHz)*/
-		SYS_STATUS_NORMAL	456000
-		SYS_STATUS_SUSPEND	200000
-		//SYS_STATUS_VIDEO_1080P  240000
-		SYS_STATUS_VIDEO_4K     456000
-		SYS_STATUS_PERFORMANCE  533000
-		//SYS_STATUS_BOOST	324000
-		//SYS_STATUS_ISP		400000
-		>;
-	auto-freq-table = <
-		240000
-		324000
-		456000
-		528000
-		>;
-	auto-freq=<0>;
-	status="okay";
-};
-/include/ "act8846.dtsi"
-&act8846 {
-	gpios =<&gpio7 GPIO_B6 GPIO_ACTIVE_LOW>,<&gpio0 GPIO_A1 GPIO_ACTIVE_HIGH>;
-	cpu_det_gpio =<&gpio7 GPIO_B2 GPIO_ACTIVE_LOW>;
-	usb_hub_reset_gpio =<&gpio8 GPIO_A3 GPIO_ACTIVE_LOW>;
-	act8846,system-power-controller;
-
-	regulators {
-		
-		dcdc1_reg: regulator@0{
-			regulator-name= "act_dcdc1";
-			regulator-min-microvolt = <1200000>;
-			regulator-max-microvolt = <1200000>;
-			regulator-always-on;
-			regulator-boot-on;
+			regulator@0 {
+				regulator-compatible = "pwm_dcdc1";
+				regulator-name = "vdd_logic";
+				regulator-min-microvolt = <0xe1d48>;
+				regulator-max-microvolt = <0x155cc0>;
+				regulator-always-on;
+				regulator-boot-on;
+			};
 		};
+	};
 
-		dcdc2_reg: regulator@1 {
-			regulator-name= "vccio";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			regulator-initial-state = <3>;
-			regulator-state-mem {
-				regulator-state-enabled;
-				regulator-state-uv = <3300000>;
-			};		
-		};
+	codec-hdmi-i2s {
+		compatible = "hdmi-i2s";
+		linux,phandle = <0x117>;
+		phandle = <0x117>;
+	};
 
-		dcdc3_reg: regulator@2 {
-			regulator-name= "vdd_logic";
-			regulator-min-microvolt = <700000>;
-			regulator-max-microvolt = <1500000>;
-			regulator-initial-state = <3>;
-			regulator-state-mem {
-				regulator-state-enabled;
-				regulator-state-uv = <1200000>;
-			};		
-		
-		};
+	codec-hdmi-spdif {
+		compatible = "hdmi-spdif";
+		linux,phandle = <0x119>;
+		phandle = <0x119>;
+	};
+
+	rockchip-hdmi-i2s {
+		status = "disabled";
+		compatible = "rockchip-hdmi-i2s";
+
+		dais {
 
-		dcdc4_reg: regulator@3 {
-			regulator-name= "act_dcdc4";
-			regulator-min-microvolt = <2000000>;
-			regulator-max-microvolt = <2000000>;
-				regulator-initial-state = <3>;
-			regulator-state-mem {
-				regulator-state-enabled;
-				regulator-state-uv = <2000000>;
+			dai0 {
+				audio-codec = <0x117>;
+				audio-controller = <0x118>;
+				format = "i2s";
 			};
 		};
+	};
 
-		ldo1_reg: regulator@4 {
-			regulator-name= "vccio_sd";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <3300000>;
-			
-		};
+	rockchip-spdif-card {
+		compatible = "rockchip-spdif-card";
 
-		ldo2_reg: regulator@5 {
-			regulator-name= "act_ldo2";
-			regulator-min-microvolt = <1050000>;
-			regulator-max-microvolt = <1050000>;
-		
-		};
+		dais {
 
-		ldo3_reg: regulator@6 {
-			regulator-name= "act_ldo3";
-			regulator-min-microvolt = <2800000>;
-			regulator-max-microvolt = <2800000>;
-			
+			dai0 {
+				audio-codec = <0x119>;
+				audio-controller = <0x11a>;
+			};
 		};
+	};
 
-		ldo4_reg:regulator@7 {
-			regulator-name= "act_ldo4";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-		
-		};
+	rockchip-rk1000 {
+		compatible = "rockchip-rk1000";
 
-		ldo5_reg: regulator@8 {
-			regulator-name= "act_ldo5";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-		
-		};
+		dais {
 
-		ldo6_reg: regulator@9 {
-			regulator-name= "act_ldo6";
-			regulator-min-microvolt = <1100000>;
-			regulator-max-microvolt = <1100000>;
-			regulator-initial-state = <3>;
-			regulator-state-mem {
-				regulator-state-enabled;
+			dai0 {
+				audio-codec = <0x11b>;
+				audio-controller = <0x118>;
+				format = "i2s";
 			};
-			
 		};
+	};
+
+	rockchip-es8323 {
+		compatible = "rockchip-es8323";
+
+		dais {
 
-		ldo7_reg: regulator@10 {
-			regulator-name= "vcc_18";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-			regulator-initial-state = <3>;
-			regulator-state-mem {
-				regulator-state-enabled;
+			dai0 {
+				audio-codec = <0x11c>;
+				audio-controller = <0x118>;
+				format = "i2s";
 			};
-		
 		};
+	};
 
-		ldo8_reg: regulator@11 {
-			regulator-name= "act_ldo8";
-			regulator-min-microvolt = <1850000>;
-			regulator-max-microvolt = <1850000>;
-		
-		};
+	rkxx-remotectl {
+		compatible = "rockchip,remotectl";
+		module-gpios = <0xb7 0x0 0x1>;
+		led-power = <0x3 0x1 0x1>;
+		status = "disabled";
 	};
-};
 
-/include/ "rk808.dtsi"
-&rk808 {
-	gpios =<&gpio0 GPIO_A4 GPIO_ACTIVE_HIGH>,<&gpio0 GPIO_B3 GPIO_ACTIVE_LOW>;
-	rk808,system-power-controller;
-
-	regulators {
-		
-		rk808_dcdc1_reg: regulator@0{
-			regulator-name= "vdd_arm";
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-		rk808_dcdc2_reg: regulator@1 {
-			regulator-name= "vdd_gpu";
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-		rk808_dcdc3_reg: regulator@2 {
-			regulator-name= "rk_dcdc3";
-			regulator-min-microvolt = <1200000>;
-			regulator-max-microvolt = <1200000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-		rk808_dcdc4_reg: regulator@3 {
-			regulator-name= "vccio";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <3300000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-    /* NO USED, 3.3V*/
-		rk808_ldo1_reg: regulator@4 {
-			regulator-name= "rk_ldo1";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-    /* BOX:RK1000s, 3.3V  */
-		rk808_ldo2_reg: regulator@5 {
-			regulator-name= "rk_ldo2";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-    /* RK3288 PLL,USB PHY, 1.0V */
-		rk808_ldo3_reg: regulator@6 {
-			regulator-name= "rk_ldo3";
-			regulator-min-microvolt = <1000000>;
-			regulator-max-microvolt = <1000000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-    /* BOX:RK1000S CORE, 1.8V  */
-		rk808_ldo4_reg:regulator@7 {
-			regulator-name= "rk_ldo4";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-    
-    /* SDMMC IO, 3.3V*/
-		rk808_ldo5_reg: regulator@8 {
-			regulator-name= "rk_ldo5";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-    
-    /* CAMERA, 1.8V  box modify*/
-		rk808_ldo6_reg: regulator@9 {
-			regulator-name= "rk_ldo6";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-    /* RK3288 USB PHY, SAR-ADC, WIFI IO, 1.8V */
-		rk808_ldo7_reg: regulator@10 {
-			regulator-name= "rk_ldo7";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-    /* DTV, 3.3V  box modify*/
-		rk808_ldo8_reg: regulator@11 {
-			regulator-name= "rk_ldo8";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-		rk808_ldo9_reg: regulator@12 {
-			regulator-name= "rk_ldo9";
-			regulator-always-on;
-			regulator-boot-on;
-		};
-
-		rk808_ldo10_reg: regulator@13 {
-			regulator-name= "rk_ldo10";
-			regulator-always-on;
-			regulator-boot-on;
-		};
+	firefly-led {
+		compatible = "firefly,led";
+		led-work = <0x3 0x2 0x1>;
+		led-power = <0x3 0x1 0x1>;
+		status = "okay";
 	};
-};
 
-&vpu {
-	iommu_enabled = <1>;
-};
+	leds {
+		compatible = "gpio-leds";
 
-&lcdc_vdd_domain {
-	regulator-name = "vcc30_lcd";
-	};
-&dpio_vdd_domain{
-	regulator-name = "vcc18_cif";	
-	};
-&flash0_vdd_domain{
-	regulator-name = "vcc_flash";	
-	};
-&flash1_vdd_domain{
-	regulator-name = "vcc_flash";			
-	};
-&apio3_vdd_domain{
-	regulator-name = "vccio_wl";		
-	};
-&apio5_vdd_domain{
-	regulator-name = "vccio";		
-	};
-&apio4_vdd_domain{
-	regulator-name = "vccio";		
-	};
-&apio1_vdd_domain{
-	regulator-name = "vccio";			
-	};
-&apio2_vdd_domain{
-	regulator-name = "vccio";		
-	};
-&sdmmc0_vdd_domain{
-	regulator-name = "vcc_sd";			
+		power {
+			label = "firefly:blue:power";
+			linux,default-trigger = "ir-power-click";
+			default-state = "on";
+			gpios = <0x3 0x1 0x1>;
+		};
+
+		user {
+			label = "firefly:yellow:user";
+			linux,default-trigger = "ir-user-click";
+			default-state = "off";
+			gpios = <0x3 0x2 0x1>;
+		};
 	};
-/*
-&remotectl {
-	handle_cpu_id = <1>;
-	status = "okay";
-	ir_key1{
-		rockchip,usercode = <0xff00>;
-		rockchip,key_table =
-			<0xeb   KEY_POWER>,
-			<0xec   KEY_MENU>,
-			<0xfe   KEY_BACK>,
-			<0xb7   KEY_HOME>,
-			<0xa3   250>,
-			<0xf4   KEY_VOLUMEUP>,
-			<0xa7   KEY_VOLUMEDOWN>,
-			<0xf8   KEY_REPLY>,
-			<0xfc   KEY_UP>,
-			<0xfd   KEY_DOWN>,
-			<0xf1   KEY_LEFT>,
-			<0xe5   KEY_RIGHT>;
+
+	atx8_unsetup {
+		compatible = "firefly,noatx8";
+		atx8-rst = <0xb7 0x15 0x0>;
+		status = "okay";
 	};
-};
-*/
-/*
- * Due to not have the software of PWM for remotectrl.
- * We can _*HACK*_ do that as the following.
- */
-&pwm0 {
-	compatible = "rockchip,remotectl-pwm";
-	remote_pwm_id = <0>;
-	handle_cpu_id = <1>;
-	status = "okay";
-
-	ir_key1{
-		rockchip,usercode = <0xff00>;
-		rockchip,key_table =
-			<0xeb   KEY_POWER>,
-			<0xec   KEY_MENU>,
-			<0xfe   KEY_BACK>,
-			<0xb7   KEY_HOME>,
-			<0xa3   250>,
-			<0xf4   KEY_VOLUMEUP>,
-			<0xa7   KEY_VOLUMEDOWN>,
-			<0xf8   KEY_REPLY>,
-			<0xfc   KEY_UP>,
-			<0xfd   KEY_DOWN>,
-			<0xf1   KEY_LEFT>,
-			<0xe5   KEY_RIGHT>;
+
+	usb_control {
+		compatible = "rockchip,rk3288-usb-control";
+		host_drv_gpio = <0x97 0xe 0x1>;
+		otg_drv_gpio = <0x97 0xc 0x1>;
+		rockchip,remote_wakeup;
+		rockchip,usb_irq_wakeup;
 	};
 };
-	
-- 
1.9.1

