0 2018-Dec-29 21:16:05.349010 - [DEBUG] Set-up the command-line parameters
1 2018-Dec-29 21:16:05.349440 - [INFO] Chosen operation mode: 'phasarLLVM'
2 2018-Dec-29 21:16:05.349812 - [INFO] No configuration file is used.
3 2018-Dec-29 21:16:05.349900 - [INFO] Program options have been successfully parsed.
4 2018-Dec-29 21:16:05.350006 - [INFO] Check program options for logical errors.
5 2018-Dec-29 21:16:05.350100 - [INFO] Set-up IR database.
6 2018-Dec-29 21:16:05.359809 - [INFO] Constructed the analysis controller.
7 2018-Dec-29 21:16:05.359953 - [INFO] Found the following IR files for this project: 
8 2018-Dec-29 21:16:05.360018 - [INFO] 	main.ll
9 2018-Dec-29 21:16:05.360077 - [INFO] Check for chosen entry points.
10 2018-Dec-29 21:16:05.360139 - [INFO] link all llvm modules into a single module for WPA ...

11 2018-Dec-29 21:16:05.360199 - [INFO] link all llvm modules into a single module for WPA ended

12 2018-Dec-29 21:16:05.360260 - [INFO] Preprocess module: main.ll
13 2018-Dec-29 21:16:05.360622 - [INFO] Running GeneralStatisticsPass
14 2018-Dec-29 21:16:05.360824 - [INFO] Running ValueAnnotationPass
15 2018-Dec-29 21:16:05.361595 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'

16 2018-Dec-29 21:16:05.361690 - [INFO] Allocated Types    : 1
17 2018-Dec-29 21:16:05.361811 - [INFO] Allocation Sites   : 9
18 2018-Dec-29 21:16:05.361870 - [INFO] Basic Blocks       : 16
19 2018-Dec-29 21:16:05.361929 - [INFO] Calls Sites        : 9
20 2018-Dec-29 21:16:05.361986 - [INFO] Functions          : 3
21 2018-Dec-29 21:16:05.362043 - [INFO] Globals            : 1
22 2018-Dec-29 21:16:05.362101 - [INFO] Global Pointer     : 1
23 2018-Dec-29 21:16:05.362159 - [INFO] Instructions       : 55
24 2018-Dec-29 21:16:05.362216 - [INFO] Memory Intrinsics  : 0
25 2018-Dec-29 21:16:05.362274 - [INFO] Store Instructions : 11
26 2018-Dec-29 21:16:05.362331 - [INFO]  
27 2018-Dec-29 21:16:05.362423 - [INFO]   i32
28 2018-Dec-29 21:16:05.363560 - [DEBUG] Analyzing function: main
29 2018-Dec-29 21:16:05.364235 - [INFO] Reconstruct the class hierarchy.
30 2018-Dec-29 21:16:05.364326 - [INFO] Construct type hierarchy
31 2018-Dec-29 21:16:05.364390 - [DEBUG] Analyse types in module: main.ll
32 2018-Dec-29 21:16:05.364656 - [DEBUG] Reconstruct virtual function table for module: main.ll
33 2018-Dec-29 21:16:05.364739 - [INFO] Reconstruction of class hierarchy completed.
34 2018-Dec-29 21:16:05.364803 - [INFO] Starting CallGraphAnalysisType: OTF
35 2018-Dec-29 21:16:05.364986 - [DEBUG] Walking in function: main
36 2018-Dec-29 21:16:05.365085 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !22, metadata !23), !dbg !24, !phasar.instruction.id !25, ID: 11
37 2018-Dec-29 21:16:05.365694 - [DEBUG] Found 1 possible target(s)
38 2018-Dec-29 21:16:05.365756 - [DEBUG] Target name: llvm.dbg.declare
39 2018-Dec-29 21:16:05.365853 - [DEBUG] Walking in function: llvm.dbg.declare
40 2018-Dec-29 21:16:05.365917 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
41 2018-Dec-29 21:16:05.365983 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %untainted, metadata !26, metadata !23), !dbg !27, !phasar.instruction.id !28, ID: 12
42 2018-Dec-29 21:16:05.366442 - [DEBUG] Found 1 possible target(s)
43 2018-Dec-29 21:16:05.366501 - [DEBUG] Target name: llvm.dbg.declare
44 2018-Dec-29 21:16:05.366578 - [DEBUG] Walking in function: llvm.dbg.declare
45 2018-Dec-29 21:16:05.366640 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
46 2018-Dec-29 21:16:05.366704 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %taint, metadata !29, metadata !23), !dbg !30, !phasar.instruction.id !31, ID: 13
47 2018-Dec-29 21:16:05.367158 - [DEBUG] Found 1 possible target(s)
48 2018-Dec-29 21:16:05.367218 - [DEBUG] Target name: llvm.dbg.declare
49 2018-Dec-29 21:16:05.367296 - [DEBUG] Walking in function: llvm.dbg.declare
50 2018-Dec-29 21:16:05.367401 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
51 2018-Dec-29 21:16:05.367467 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
52 2018-Dec-29 21:16:05.368049 - [DEBUG] Found 1 possible target(s)
53 2018-Dec-29 21:16:05.368115 - [DEBUG] Target name: getenv
54 2018-Dec-29 21:16:05.368237 - [DEBUG] Walking in function: getenv
55 2018-Dec-29 21:16:05.368303 - [DEBUG] Function already visited or only declaration: getenv
56 2018-Dec-29 21:16:05.368375 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
57 2018-Dec-29 21:16:05.368885 - [DEBUG] Found 1 possible target(s)
58 2018-Dec-29 21:16:05.368947 - [DEBUG] Target name: llvm.dbg.declare
59 2018-Dec-29 21:16:05.369031 - [DEBUG] Walking in function: llvm.dbg.declare
60 2018-Dec-29 21:16:05.369096 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
61 2018-Dec-29 21:16:05.369162 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
62 2018-Dec-29 21:16:05.369648 - [DEBUG] Found 1 possible target(s)
63 2018-Dec-29 21:16:05.369710 - [DEBUG] Target name: llvm.dbg.declare
64 2018-Dec-29 21:16:05.369791 - [DEBUG] Walking in function: llvm.dbg.declare
65 2018-Dec-29 21:16:05.369855 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
66 2018-Dec-29 21:16:05.369922 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83, ID: 37
67 2018-Dec-29 21:16:05.370550 - [DEBUG] Found 1 possible target(s)
68 2018-Dec-29 21:16:05.370613 - [DEBUG] Target name: llvm.dbg.declare
69 2018-Dec-29 21:16:05.370701 - [DEBUG] Walking in function: llvm.dbg.declare
70 2018-Dec-29 21:16:05.370765 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
71 2018-Dec-29 21:16:05.370832 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89, ID: 40
72 2018-Dec-29 21:16:05.371330 - [DEBUG] Found 1 possible target(s)
73 2018-Dec-29 21:16:05.371393 - [DEBUG] Target name: llvm.dbg.declare
74 2018-Dec-29 21:16:05.371478 - [DEBUG] Walking in function: llvm.dbg.declare
75 2018-Dec-29 21:16:05.371567 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
76 2018-Dec-29 21:16:05.371637 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113, ID: 51
77 2018-Dec-29 21:16:05.372244 - [DEBUG] Found 1 possible target(s)
78 2018-Dec-29 21:16:05.372305 - [DEBUG] Target name: llvm.dbg.declare
79 2018-Dec-29 21:16:05.372390 - [DEBUG] Walking in function: llvm.dbg.declare
80 2018-Dec-29 21:16:05.372455 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
81 2018-Dec-29 21:16:05.372520 - [INFO] Call graph has been constructed
82 2018-Dec-29 21:16:05.372585 - [INFO] Performing analysis: plugin
83 2018-Dec-29 21:16:05.372655 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'
84 2018-Dec-29 21:16:05.373226 - [INFO] Solving plugin: mono
PhASAR v1218
A LLVM-based static analysis framework

--- Configuration ---
Project ID: myphasarproject
Graph ID: 123456
Module(s): main.ll 
Data-flow analysis: plugin 
WPA: 1
Mem2reg: 0
Print edge recorder: 0
Analysis plugin(s): 
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so
Output: results.json
All modules loaded
PTG construction ...
PTG construction ended
DONE
init - MonoIntraEnvironmentVariableTracing

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)

  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)

  %untainted = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)

  %taint = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)

  %a = alloca i32, align 4, !phasar.instruction.id !16
Got operands checking instruction (alloca)

  %a5 = alloca i32, align 4, !phasar.instruction.id !17
Got operands checking instruction (alloca)

  %u = alloca i32, align 4, !phasar.instruction.id !18
Got operands checking instruction (alloca)

  %a8 = alloca i32, align 4, !phasar.instruction.id !19
Got operands checking instruction (alloca)

  %a13 = alloca i32, align 4, !phasar.instruction.id !20
Got operands checking instruction (alloca)

  store i32 0, i32* %retval, align 4, !phasar.instruction.id !21
Got store instruction

  call void @llvm.dbg.declare(metadata i32* %rc, metadata !22, metadata !23), !dbg !24, !phasar.instruction.id !25
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %untainted, metadata !26, metadata !23), !dbg !27, !phasar.instruction.id !28
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %taint, metadata !29, metadata !23), !dbg !30, !phasar.instruction.id !31
Got call instruction

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33
Got call instruction
Adding call instruction fact
Adding line: 10

  store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34
Got store instruction
Adding store instruction
Adding line: 10
Adding line: 10

  %0 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37
Got load instruction
Adding line: 10
Adding line: 10

  %tobool = icmp ne i32 %0, 0, !dbg !35, !phasar.instruction.id !38
Got operands checking instruction (icmp)
Adding line: 10
Adding line: 10

  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40
Got branch instruction
Adding line: 10
Adding line: 10

  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40
Got branch instruction
Adding line: 10
Adding line: 10

  %1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44
Got load instruction
Adding load instruction fact
Adding line: 10
Adding line: 10
Adding line: 13

  %tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45
Got operands checking instruction (icmp)
Adding fact
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13

  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47
Got branch instruction
Adding conditional branch instruction fact
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 13

  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47
Got branch instruction
Adding conditional branch instruction fact
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 13

  %2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13

  switch i32 %2, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !51, !phasar.instruction.id !52
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13

  switch i32 %2, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !51, !phasar.instruction.id !52
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13

  store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13

  br label %sw.bb, !dbg !56, !phasar.instruction.id !57
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13

  %3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19

  switch i32 %3, label %sw.default3 [
    i32 0, label %sw.bb4
  ], !dbg !60, !phasar.instruction.id !61
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19

  switch i32 %3, label %sw.default3 [
    i32 0, label %sw.bb4
  ], !dbg !60, !phasar.instruction.id !61
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19

  store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19

  br label %sw.bb4, !dbg !65, !phasar.instruction.id !66
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19

  call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19
Adding line: 25

  store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19
Adding line: 25
Adding line: 25

  br label %sw.epilog, !dbg !71, !phasar.instruction.id !72
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19
Adding line: 25
Adding line: 25

  call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28

  store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  br label %sw.epilog6, !dbg !77, !phasar.instruction.id !78
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  br label %if.end, !dbg !79, !phasar.instruction.id !80
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 13
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83
Got call instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  store i32 0, i32* %u, align 4, !dbg !82, !phasar.instruction.id !84
Got store instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  br label %if.end7, !dbg !85, !phasar.instruction.id !86
Got branch instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89
Got call instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  store i32 0, i32* %a8, align 4, !dbg !88, !phasar.instruction.id !90
Got store instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  %4 = load i32, i32* %untainted, align 4, !dbg !91, !phasar.instruction.id !93
Got load instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  %tobool9 = icmp ne i32 %4, 0, !dbg !91, !phasar.instruction.id !94
Got operands checking instruction (icmp)
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96
Got branch instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96
Got branch instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  store i32 1, i32* %a8, align 4, !dbg !97, !phasar.instruction.id !99
Got store instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  br label %if.end11, !dbg !100, !phasar.instruction.id !101
Got branch instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  store i32 2, i32* %a8, align 4, !dbg !102, !phasar.instruction.id !104
Got store instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  br label %if.end11, !phasar.instruction.id !105
Got branch instruction

  %5 = load i32, i32* %untainted, align 4, !dbg !106, !phasar.instruction.id !107
Got load instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  switch i32 %5, label %sw.epilog14 [
    i32 0, label %sw.bb12
  ], !dbg !108, !phasar.instruction.id !109
Got switch instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  switch i32 %5, label %sw.epilog14 [
    i32 0, label %sw.bb12
  ], !dbg !108, !phasar.instruction.id !109
Got switch instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113
Got call instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  store i32 0, i32* %a13, align 4, !dbg !112, !phasar.instruction.id !114
Got store instruction
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28

  br label %sw.epilog14, !dbg !115, !phasar.instruction.id !116
Got branch instruction

  %6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118
Got load instruction
Adding load instruction fact
Adding line: 22
Adding line: 17
Adding line: 10
Adding line: 10
Adding line: 13
Adding line: 13
Adding line: 14
Adding line: 19
Adding line: 25
Adding line: 25
Adding line: 28
Adding line: 28
Adding line: 49

  store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34
Got store instruction
Adding store instruction

  %0 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37
Got load instruction

  %tobool = icmp ne i32 %0, 0, !dbg !35, !phasar.instruction.id !38
Got operands checking instruction (icmp)

  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40
Got branch instruction

  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40
Got branch instruction

  %1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44
Got load instruction
Adding load instruction fact

  call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89
Got call instruction

  %tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45
Got operands checking instruction (icmp)
Adding fact

  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47
Got branch instruction
Adding conditional branch instruction fact

  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47
Got branch instruction
Adding conditional branch instruction fact

  %2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50

  call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83
Got call instruction

  switch i32 %2, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !51, !phasar.instruction.id !52

  switch i32 %2, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !51, !phasar.instruction.id !52

  store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55

  %3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59

  br label %sw.bb, !dbg !56, !phasar.instruction.id !57

  %3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59

  switch i32 %3, label %sw.default3 [
    i32 0, label %sw.bb4
  ], !dbg !60, !phasar.instruction.id !61

  switch i32 %3, label %sw.default3 [
    i32 0, label %sw.bb4
  ], !dbg !60, !phasar.instruction.id !61

  store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64

  call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69

  br label %sw.bb4, !dbg !65, !phasar.instruction.id !66

  call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69

  store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70

  br label %sw.epilog, !dbg !71, !phasar.instruction.id !72

  call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75

  store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76

  br label %sw.epilog6, !dbg !77, !phasar.instruction.id !78

  br label %if.end, !dbg !79, !phasar.instruction.id !80

  call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83
Got call instruction

  store i32 0, i32* %u, align 4, !dbg !82, !phasar.instruction.id !84
Got store instruction

  br label %if.end7, !dbg !85, !phasar.instruction.id !86
Got branch instruction

  call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89
Got call instruction

  store i32 0, i32* %a8, align 4, !dbg !88, !phasar.instruction.id !90
Got store instruction

  %4 = load i32, i32* %untainted, align 4, !dbg !91, !phasar.instruction.id !93
Got load instruction

  %tobool9 = icmp ne i32 %4, 0, !dbg !91, !phasar.instruction.id !94
Got operands checking instruction (icmp)

  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96
Got branch instruction

  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96
Got branch instruction

  store i32 1, i32* %a8, align 4, !dbg !97, !phasar.instruction.id !99
Got store instruction

  store i32 2, i32* %a8, align 4, !dbg !102, !phasar.instruction.id !104
Got store instruction

  br label %if.end11, !dbg !100, !phasar.instruction.id !101
Got branch instruction

  %5 = load i32, i32* %untainted, align 4, !dbg !106, !phasar.instruction.id !107
Got load instruction

  br label %if.end11, !phasar.instruction.id !105
Got branch instruction

  switch i32 %5, label %sw.epilog14 [
    i32 0, label %sw.bb12
  ], !dbg !108, !phasar.instruction.id !109
Got switch instruction

  switch i32 %5, label %sw.epilog14 [
    i32 0, label %sw.bb12
  ], !dbg !108, !phasar.instruction.id !109
Got switch instruction

  %6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118
Got load instruction
Adding load instruction fact

  call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113
Got call instruction

  store i32 0, i32* %a13, align 4, !dbg !112, !phasar.instruction.id !114
Got store instruction

  br label %sw.epilog14, !dbg !115, !phasar.instruction.id !116
Got branch instruction

  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)

  %untainted = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)

  store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64

  store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55

  store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34
Got store instruction
Adding store instruction

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33
Got call instruction
Adding call instruction fact

  store i32 0, i32* %retval, align 4, !phasar.instruction.id !21
Got store instruction

  %a8 = alloca i32, align 4, !phasar.instruction.id !19
Got operands checking instruction (alloca)

  %u = alloca i32, align 4, !phasar.instruction.id !18
Got operands checking instruction (alloca)

  %a = alloca i32, align 4, !phasar.instruction.id !16
Got operands checking instruction (alloca)

  %a5 = alloca i32, align 4, !phasar.instruction.id !17
Got operands checking instruction (alloca)

  call void @llvm.dbg.declare(metadata i32* %untainted, metadata !26, metadata !23), !dbg !27, !phasar.instruction.id !28
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %rc, metadata !22, metadata !23), !dbg !24, !phasar.instruction.id !25
Got call instruction

  %a13 = alloca i32, align 4, !phasar.instruction.id !20
Got operands checking instruction (alloca)

  %taint = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)

  call void @llvm.dbg.declare(metadata i32* %taint, metadata !29, metadata !23), !dbg !30, !phasar.instruction.id !31
Got call instruction

  %0 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37
Got load instruction

  %tobool = icmp ne i32 %0, 0, !dbg !35, !phasar.instruction.id !38
Got operands checking instruction (icmp)

  %1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44
Got load instruction
Adding load instruction fact

  %4 = load i32, i32* %untainted, align 4, !dbg !91, !phasar.instruction.id !93
Got load instruction

  br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40
Got branch instruction

  %tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45
Got operands checking instruction (icmp)
Adding fact

  %2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50

  br label %if.end7, !dbg !85, !phasar.instruction.id !86
Got branch instruction

  br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47
Got branch instruction
Adding conditional branch instruction fact

  br label %sw.bb, !dbg !56, !phasar.instruction.id !57

  %3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59

  switch i32 %2, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !51, !phasar.instruction.id !52

  br label %sw.bb4, !dbg !65, !phasar.instruction.id !66

  br label %if.end, !dbg !79, !phasar.instruction.id !80

  switch i32 %3, label %sw.default3 [
    i32 0, label %sw.bb4
  ], !dbg !60, !phasar.instruction.id !61

  call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69

  store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70

  br label %sw.epilog, !dbg !71, !phasar.instruction.id !72

  call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75

  store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76

  br label %sw.epilog6, !dbg !77, !phasar.instruction.id !78

  call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83
Got call instruction

  store i32 0, i32* %u, align 4, !dbg !82, !phasar.instruction.id !84
Got store instruction

  call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89
Got call instruction

  store i32 0, i32* %a8, align 4, !dbg !88, !phasar.instruction.id !90
Got store instruction

  %tobool9 = icmp ne i32 %4, 0, !dbg !91, !phasar.instruction.id !94
Got operands checking instruction (icmp)

  %5 = load i32, i32* %untainted, align 4, !dbg !106, !phasar.instruction.id !107
Got load instruction

  br label %if.end11, !phasar.instruction.id !105
Got branch instruction

  br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96
Got branch instruction

  store i32 1, i32* %a8, align 4, !dbg !97, !phasar.instruction.id !99
Got store instruction

  br label %if.end11, !dbg !100, !phasar.instruction.id !101
Got branch instruction

  store i32 2, i32* %a8, align 4, !dbg !102, !phasar.instruction.id !104
Got store instruction

  %6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118
Got load instruction
Adding load instruction fact

  br label %sw.epilog14, !dbg !115, !phasar.instruction.id !116
Got branch instruction

  switch i32 %5, label %sw.epilog14 [
    i32 0, label %sw.bb12
  ], !dbg !108, !phasar.instruction.id !109
Got switch instruction

  call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113
Got call instruction

  store i32 0, i32* %a13, align 4, !dbg !112, !phasar.instruction.id !114
Got store instruction

  ret i32 %6, !dbg !119, !phasar.instruction.id !120worklist size: 60
worklist size: 59
worklist size: 58
worklist size: 57
worklist size: 56
worklist size: 55
worklist size: 54
worklist size: 53
worklist size: 52
worklist size: 51
worklist size: 50
worklist size: 49
worklist size: 48
worklist size: 47
worklist size: 47
worklist size: 47
worklist size: 47
worklist size: 48
worklist size: 48
worklist size: 48
worklist size: 48
worklist size: 49
worklist size: 49
worklist size: 49
worklist size: 50
worklist size: 50
worklist size: 50
worklist size: 50
worklist size: 50
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 51
worklist size: 52
worklist size: 52
worklist size: 52
worklist size: 52
worklist size: 52
worklist size: 52
worklist size: 51
worklist size: 52
worklist size: 52
worklist size: 52
worklist size: 52
worklist size: 52
worklist size: 51
worklist size: 50
worklist size: 49
worklist size: 48
worklist size: 47
worklist size: 46
worklist size: 45
worklist size: 44
worklist size: 43
worklist size: 42
worklist size: 41
worklist size: 40
worklist size: 39
worklist size: 38
worklist size: 37
worklist size: 36
worklist size: 35
worklist size: 34
worklist size: 33
worklist size: 32
worklist size: 31
worklist size: 30
worklist size: 29
worklist size: 28
worklist size: 27
worklist size: 26
worklist size: 25
worklist size: 24
worklist size: 23
worklist size: 22
worklist size: 21
worklist size: 20
worklist size: 19
worklist size: 18
worklist size: 17
worklist size: 16
worklist size: 15
worklist size: 14
worklist size: 13
worklist size: 12
worklist size: 11
worklist size: 10
worklist size: 9
worklist size: 8
worklist size: 7
worklist size: 6
worklist size: 5
worklist size: 4
worklist size: 3
worklist size: 2
worklist size: 1
LLVM-Intra-Monotone solver results:
-----------------------------------
Instruction:
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2
Facts:
	EMPTY


Instruction:
%untainted = alloca i32, align 4, !phasar.instruction.id !14, ID: 3
Facts:
	EMPTY


Instruction:
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1
Facts:
	EMPTY


Instruction:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
Facts:
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26


Instruction:
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
Facts:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21


Instruction:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
Facts:
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14


Instruction:
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
Facts:
	EMPTY


Instruction:
store i32 0, i32* %retval, align 4, !phasar.instruction.id !21, ID: 10
Facts:
	EMPTY


Instruction:
%a8 = alloca i32, align 4, !phasar.instruction.id !19, ID: 8
Facts:
	EMPTY


Instruction:
%u = alloca i32, align 4, !phasar.instruction.id !18, ID: 7
Facts:
	EMPTY


Instruction:
%a = alloca i32, align 4, !phasar.instruction.id !16, ID: 5
Facts:
	EMPTY


Instruction:
%a5 = alloca i32, align 4, !phasar.instruction.id !17, ID: 6
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %untainted, metadata !26, metadata !23), !dbg !27, !phasar.instruction.id !28, ID: 12
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %rc, metadata !22, metadata !23), !dbg !24, !phasar.instruction.id !25, ID: 11
Facts:
	EMPTY


Instruction:
%a13 = alloca i32, align 4, !phasar.instruction.id !20, ID: 9
Facts:
	EMPTY


Instruction:
%taint = alloca i32, align 4, !phasar.instruction.id !15, ID: 4
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %taint, metadata !29, metadata !23), !dbg !30, !phasar.instruction.id !31, ID: 13
Facts:
	EMPTY


Instruction:
%0 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16
Facts:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14


Instruction:
%tobool = icmp ne i32 %0, 0, !dbg !35, !phasar.instruction.id !38, ID: 17
Facts:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14


Instruction:
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
Facts:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14


Instruction:
%4 = load i32, i32* %untainted, align 4, !dbg !91, !phasar.instruction.id !93, ID: 42
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
br i1 %tobool, label %if.then, label %if.end7, !dbg !39, !phasar.instruction.id !40, ID: 18
Facts:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14


Instruction:
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
Facts:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19


Instruction:
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
Facts:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21


Instruction:
br label %if.end7, !dbg !85, !phasar.instruction.id !86, ID: 39
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
Facts:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20


Instruction:
br label %sw.bb, !dbg !56, !phasar.instruction.id !57, ID: 25
Facts:
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21


Instruction:
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
Facts:
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21


Instruction:
switch i32 %2, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !51, !phasar.instruction.id !52, ID: 23
Facts:
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21


Instruction:
br label %sw.bb4, !dbg !65, !phasar.instruction.id !66, ID: 29
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26


Instruction:
br label %if.end, !dbg !79, !phasar.instruction.id !80, ID: 36
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
switch i32 %3, label %sw.default3 [
    i32 0, label %sw.bb4
  ], !dbg !60, !phasar.instruction.id !61, ID: 27
Facts:
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26


Instruction:
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26


Instruction:
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30


Instruction:
br label %sw.epilog, !dbg !71, !phasar.instruction.id !72, ID: 32
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31


Instruction:
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31


Instruction:
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33


Instruction:
br label %sw.epilog6, !dbg !77, !phasar.instruction.id !78, ID: 35
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
call void @llvm.dbg.declare(metadata i32* %u, metadata !81, metadata !23), !dbg !82, !phasar.instruction.id !83, ID: 37
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
br i1 %tobool1, label %if.then2, label %if.end, !dbg !46, !phasar.instruction.id !47, ID: 21
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
store i32 0, i32* %u, align 4, !dbg !82, !phasar.instruction.id !84, ID: 38
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
call void @llvm.dbg.declare(metadata i32* %a8, metadata !87, metadata !23), !dbg !88, !phasar.instruction.id !89, ID: 40
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
store i32 0, i32* %a8, align 4, !dbg !88, !phasar.instruction.id !90, ID: 41
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
%tobool9 = icmp ne i32 %4, 0, !dbg !91, !phasar.instruction.id !94, ID: 43
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
%5 = load i32, i32* %untainted, align 4, !dbg !106, !phasar.instruction.id !107, ID: 49
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
br label %if.end11, !phasar.instruction.id !105, ID: 48
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
br i1 %tobool9, label %if.then10, label %if.else, !dbg !95, !phasar.instruction.id !96, ID: 44
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
store i32 1, i32* %a8, align 4, !dbg !97, !phasar.instruction.id !99, ID: 45
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
br label %if.end11, !dbg !100, !phasar.instruction.id !101, ID: 46
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
store i32 2, i32* %a8, align 4, !dbg !102, !phasar.instruction.id !104, ID: 47
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
%6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118, ID: 54
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
br label %sw.epilog14, !dbg !115, !phasar.instruction.id !116, ID: 53
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
switch i32 %5, label %sw.epilog14 [
    i32 0, label %sw.bb12
  ], !dbg !108, !phasar.instruction.id !109, ID: 50
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
call void @llvm.dbg.declare(metadata i32* %a13, metadata !110, metadata !23), !dbg !112, !phasar.instruction.id !113, ID: 51
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
store i32 0, i32* %a13, align 4, !dbg !112, !phasar.instruction.id !114, ID: 52
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 85 2018-Dec-29 21:16:05.612737 - [INFO] Write results to file
86 2018-Dec-29 21:16:05.612942 - [INFO] Shutdown llvm and the analysis framework.

22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34


Instruction:
ret i32 %6, !dbg !119, !phasar.instruction.id !120, ID: 55
Facts:
store i32 1, i32* %rc, align 4, !dbg !62, !phasar.instruction.id !64, ID: 28
store i32 1, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
store i32 %call, i32* %taint, align 4, !dbg !30, !phasar.instruction.id !34, ID: 15
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !32, !phasar.instruction.id !33, ID: 14
%1 = load i32, i32* %taint, align 4, !dbg !41, !phasar.instruction.id !44, ID: 19
%tobool1 = icmp ne i32 %1, 0, !dbg !41, !phasar.instruction.id !45, ID: 20
%2 = load i32, i32* %rc, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22
%3 = load i32, i32* %rc, align 4, !dbg !58, !phasar.instruction.id !59, ID: 26
call void @llvm.dbg.declare(metadata i32* %a, metadata !67, metadata !23), !dbg !68, !phasar.instruction.id !69, ID: 30
store i32 1, i32* %a, align 4, !dbg !68, !phasar.instruction.id !70, ID: 31
call void @llvm.dbg.declare(metadata i32* %a5, metadata !73, metadata !23), !dbg !74, !phasar.instruction.id !75, ID: 33
store i32 1, i32* %a5, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34
%6 = load i32, i32* %rc, align 4, !dbg !117, !phasar.instruction.id !118, ID: 54


