// Seed: 2442086478
module module_0 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3
);
  wire id_5;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri id_7,
    input wand id_8,
    input wor id_9,
    input tri1 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input tri0 id_13,
    output wand id_14,
    output wire id_15,
    input tri0 id_16,
    output wor id_17,
    input wor id_18,
    output tri1 id_19
);
  assign id_15 = -1 ? -1'b0 & id_3.id_9 : id_3;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_15,
      id_4
  );
endmodule
