<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMRegisterBankInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMRegisterBankInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMRegisterBankInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- ARMRegisterBankInfo.cpp -----------------------------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the targeting of the RegisterBankInfo class for ARM.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMRegisterBankInfo_8h.html">ARMRegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMInstrInfo_8h.html">ARMInstrInfo.h</a>&quot;</span> <span class="comment">// For the register classes</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMSubtarget_8h.html">ARMSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="ARMRegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">   21</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_IMPL</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;ARMGenRegisterBank.inc&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// FIXME: TableGen this.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// If it grows too much and TableGen still isn&#39;t ready to do the job, extract it</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// into an ARMGenRegisterBankInfo.def (similar to AArch64).</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">namespace </span>ARM {</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0">   31</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0">PartialMappingIdx</a> {</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">   32</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI_GPR</a>,</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">   33</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI_SPR</a>,</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">   34</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI_DPR</a>,</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">   35</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a> = <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI_GPR</a>,</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;};</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">   38</a></span>&#160;<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a> <a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[]{</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="comment">// GPR Partial Mapping</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    {0, 32, GPRRegBank},</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">// SPR Partial Mapping</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    {0, 32, FPRRegBank},</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">// DPR Partial Mapping</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    {0, 64, FPRRegBank},</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;};</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#ae9dd1e8c6c91a85d71bf41a59985d586">   48</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1ARM.html#ae9dd1e8c6c91a85d71bf41a59985d586">checkPartMapping</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a> &amp;PM,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                             <span class="keywordtype">unsigned</span> Start, <span class="keywordtype">unsigned</span> Length,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                             <span class="keywordtype">unsigned</span> RegBankID) {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordflow">return</span> PM.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">StartIdx</a> == Start &amp;&amp; PM.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">Length</a> == Length &amp;&amp;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;         PM.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">RegBank</a>-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == RegBankID;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a5f52adc63779186445abc2276acf8d92">   55</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1ARM.html#a5f52adc63779186445abc2276acf8d92">checkPartialMappings</a>() {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <a class="code" href="namespacellvm_1_1ARM.html#ae9dd1e8c6c91a85d71bf41a59985d586">checkPartMapping</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 0, 32, GPRRegBankID) &amp;&amp;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <span class="stringliteral">&quot;Wrong mapping for GPR&quot;</span>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      <a class="code" href="namespacellvm_1_1ARM.html#ae9dd1e8c6c91a85d71bf41a59985d586">checkPartMapping</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 0, 32, FPRRegBankID) &amp;&amp;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      <span class="stringliteral">&quot;Wrong mapping for SPR&quot;</span>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;      <a class="code" href="namespacellvm_1_1ARM.html#ae9dd1e8c6c91a85d71bf41a59985d586">checkPartMapping</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 0, 64, FPRRegBankID) &amp;&amp;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      <span class="stringliteral">&quot;Wrong mapping for DPR&quot;</span>);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85a">   68</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85a">ValueMappingIdx</a> {</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1aa9680e45bdd8e0a5c9d15c4573b97b">   69</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1aa9680e45bdd8e0a5c9d15c4573b97b">InvalidIdx</a> = 0,</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">   70</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">GPR3OpsIdx</a> = 1,</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">   71</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">SPR3OpsIdx</a> = 4,</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">   72</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">DPR3OpsIdx</a> = 7,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">   75</a></span>&#160;<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> <a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ValueMappings</a>[] = {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// invalid</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    {<span class="keyword">nullptr</span>, 0},</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">// 3 ops in GPRs</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 1},</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 1},</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 1},</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// 3 ops in SPRs</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 1},</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 1},</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 1},</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">// 3 ops in DPRs</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 1},</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 1},</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    {&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>], 1}};</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">   92</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> &amp;VM,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                              <a class="code" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a> *BreakDown) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">return</span> VM.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">NumBreakDowns</a> == 1 &amp;&amp; VM.<a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">BreakDown</a> == BreakDown;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;}</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#aa2cd6a82625e3df20e052349b0a35fbd">   97</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1ARM.html#aa2cd6a82625e3df20e052349b0a35fbd">checkValueMappings</a>() {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">GPR3OpsIdx</a>],</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                           &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>]) &amp;&amp;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;         <span class="stringliteral">&quot;Wrong value mapping for 3 GPR ops instruction&quot;</span>);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(ValueMappings[GPR3OpsIdx + 1],</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                           &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>]) &amp;&amp;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;         <span class="stringliteral">&quot;Wrong value mapping for 3 GPR ops instruction&quot;</span>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(ValueMappings[GPR3OpsIdx + 2],</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                           &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">PMI_GPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>]) &amp;&amp;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;         <span class="stringliteral">&quot;Wrong value mapping for 3 GPR ops instruction&quot;</span>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">SPR3OpsIdx</a>],</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                           &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>]) &amp;&amp;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;         <span class="stringliteral">&quot;Wrong value mapping for 3 SPR ops instruction&quot;</span>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(ValueMappings[SPR3OpsIdx + 1],</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                           &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>]) &amp;&amp;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;         <span class="stringliteral">&quot;Wrong value mapping for 3 SPR ops instruction&quot;</span>);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(ValueMappings[SPR3OpsIdx + 2],</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                           &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">PMI_SPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>]) &amp;&amp;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;         <span class="stringliteral">&quot;Wrong value mapping for 3 SPR ops instruction&quot;</span>);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">DPR3OpsIdx</a>],</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                           &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>]) &amp;&amp;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;         <span class="stringliteral">&quot;Wrong value mapping for 3 DPR ops instruction&quot;</span>);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(ValueMappings[DPR3OpsIdx + 1],</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                           &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>]) &amp;&amp;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;         <span class="stringliteral">&quot;Wrong value mapping for 3 DPR ops instruction&quot;</span>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">checkValueMapping</a>(ValueMappings[DPR3OpsIdx + 2],</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                           &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">PartMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">PMI_DPR</a> - <a class="code" href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">PMI_Min</a>]) &amp;&amp;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;         <span class="stringliteral">&quot;Wrong value mapping for 3 DPR ops instruction&quot;</span>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <span class="comment">// end namespace arm</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMRegisterBankInfo.html#aa2bbc28e24343e76c9a993bed3190ba2">  132</a></span>&#160;<a class="code" href="classllvm_1_1ARMRegisterBankInfo.html#aa2bbc28e24343e76c9a993bed3190ba2">ARMRegisterBankInfo::ARMRegisterBankInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    : <a class="code" href="classllvm_1_1ARMGenRegisterBankInfo.html">ARMGenRegisterBankInfo</a>() {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> AlreadyInit = <span class="keyword">false</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// We have only one set of register banks, whatever the subtarget</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// is. Therefore, the initialization of the RegBanks table should be</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// done only once. Indeed the table of all register banks</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// (ARM::RegBanks) is unique in the compiler. At some point, it</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// will get tablegen&#39;ed and the whole constructor becomes empty.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordflow">if</span> (AlreadyInit)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  AlreadyInit = <span class="keyword">true</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBGPR = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(ARM::GPRRegBankID);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  (void)RBGPR;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;ARM::GPRRegBank == &amp;RBGPR &amp;&amp; <span class="stringliteral">&quot;The order in RegBanks is messed up&quot;</span>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// Initialize the GPR bank.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(ARM::GPRRegClassID)) &amp;&amp;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(ARM::GPRwithAPSRRegClassID)) &amp;&amp;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(ARM::GPRnopcRegClassID)) &amp;&amp;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(ARM::rGPRRegClassID)) &amp;&amp;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(ARM::tGPRRegClassID)) &amp;&amp;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(ARM::tcGPRRegClassID)) &amp;&amp;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(ARM::tGPR_and_tcGPRRegClassID)) &amp;&amp;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(ARM::tGPREven_and_tGPR_and_tcGPRRegClassID)) &amp;&amp;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(ARM::tGPROdd_and_tcGPRRegClassID)) &amp;&amp;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() == 32 &amp;&amp; <span class="stringliteral">&quot;GPRs should hold up to 32-bit&quot;</span>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#a5f52adc63779186445abc2276acf8d92">ARM::checkPartialMappings</a>();</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="namespacellvm_1_1ARM.html#aa2cd6a82625e3df20e052349b0a35fbd">ARM::checkValueMappings</a>();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMRegisterBankInfo.html#a7df4139be4669eaa1411853220103d10">  176</a></span>&#160;<a class="code" href="classllvm_1_1ARMRegisterBankInfo.html#a7df4139be4669eaa1411853220103d10">ARMRegisterBankInfo::getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <a class="code" href="classllvm_1_1LLT.html">LLT</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a47f45e65244c17ec9fa8771a5c6d60e1">ARM</a>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">switch</span> (RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">case</span> GPRRegClassID:</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">case</span> GPRwithAPSRRegClassID:</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">case</span> GPRnopcRegClassID:</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">case</span> rGPRRegClassID:</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">case</span> GPRspRegClassID:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">case</span> tGPR_and_tcGPRRegClassID:</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">case</span> tcGPRRegClassID:</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">case</span> tGPRRegClassID:</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">case</span> tGPREvenRegClassID:</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">case</span> tGPROddRegClassID:</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">case</span> tGPR_and_tGPREvenRegClassID:</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">case</span> tGPR_and_tGPROddRegClassID:</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">case</span> tGPREven_and_tcGPRRegClassID:</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">case</span> tGPREven_and_tGPR_and_tcGPRRegClassID:</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">case</span> tGPROdd_and_tcGPRRegClassID:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(ARM::GPRRegBankID);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">case</span> HPRRegClassID:</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">case</span> SPR_8RegClassID:</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">case</span> SPRRegClassID:</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">case</span> DPR_8RegClassID:</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">case</span> DPRRegClassID:</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">case</span> QPRRegClassID:</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(ARM::FPRRegBankID);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported register kind&quot;</span>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Switch should handle all register classes&quot;</span>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;}</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMRegisterBankInfo.html#af59ec25334715d44d5eecd8568b29e36">  212</a></span>&#160;<a class="code" href="classllvm_1_1ARMRegisterBankInfo.html#af59ec25334715d44d5eecd8568b29e36">ARMRegisterBankInfo::getInstrMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keyword">auto</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// Try the default logic for non-generic instructions that are either copies</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// or already have some operands assigned to banks.</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(Opc) || Opc == TargetOpcode::G_PHI) {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;Mapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(MI);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">if</span> (Mapping.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="keywordflow">return</span> Mapping;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  }</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keyword">using namespace </span>TargetOpcode;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *OperandsMapping = &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>];</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">case</span> G_ADD:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">case</span> G_SUB: {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">// Integer operations where the source and destination are in the</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="comment">// same register class.</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    OperandsMapping = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                          ? &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>]</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                          : &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>];</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">case</span> G_MUL:</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">case</span> G_AND:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">case</span> G_OR:</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">case</span> G_XOR:</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">case</span> G_LSHR:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">case</span> G_ASHR:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">case</span> G_SHL:</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">case</span> G_SDIV:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">case</span> G_UDIV:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">case</span> G_SEXT:</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">case</span> G_ZEXT:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">case</span> G_ANYEXT:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">case</span> G_PTR_ADD:</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">case</span> G_INTTOPTR:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">case</span> G_PTRTOINT:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">case</span> G_CTLZ:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">// FIXME: We&#39;re abusing the fact that everything lives in a GPR for now; in</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">// the real world we would use different mappings.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    OperandsMapping = &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>];</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordflow">case</span> G_TRUNC: {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">// In some cases we may end up with a G_TRUNC from a 64-bit value to a</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">// 32-bit value. This isn&#39;t a real floating point trunc (that would be a</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">// G_FPTRUNC). Instead it is an integer trunc in disguise, which can appear</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// because the legalizer doesn&#39;t distinguish between integer and floating</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// point values so it may leave some 64-bit integers un-narrowed. Until we</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">// have a more principled solution that doesn&#39;t let such things sneak all</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// the way to this point, just map the source to a DPR and the destination</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="comment">// to a GPR.</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> LargeTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        LargeTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 32</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            ? &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>]</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            : <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                  &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>]});</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">case</span> G_LOAD:</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">case</span> G_STORE: {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            ? <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>],</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                  &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>]})</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            : &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>];</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">case</span> G_FADD:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">case</span> G_FSUB:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">case</span> G_FMUL:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">case</span> G_FDIV:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">case</span> G_FNEG: {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    OperandsMapping =Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                          ? &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>]</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                          : &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>];</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  }</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">case</span> G_FMA: {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            ? <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>],</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                  &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>],</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                  &amp;ARM::ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>],</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                  &amp;ARM::ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>]})</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            : <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>],</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                  &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>],</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                  &amp;ARM::ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>],</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                                  &amp;ARM::ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>]});</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">case</span> G_FPEXT: {</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> ToTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> FromTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span> (ToTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64 &amp;&amp; FromTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32)</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      OperandsMapping =</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;          <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>],</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                              &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>]});</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">case</span> G_FPTRUNC: {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> ToTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> FromTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">if</span> (ToTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32 &amp;&amp; FromTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64)</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      OperandsMapping =</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;          <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>],</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                              &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>]});</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  }</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">case</span> G_FPTOSI:</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">case</span> G_FPTOUI: {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> ToTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> FromTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">if</span> ((FromTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32 || FromTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64) &amp;&amp;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        ToTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32)</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      OperandsMapping =</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;          FromTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;              ? <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                    &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>]})</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;              : <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                    &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>]});</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">case</span> G_SITOFP:</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">case</span> G_UITOFP: {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> ToTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> FromTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">if</span> (FromTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32 &amp;&amp;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        (ToTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32 || ToTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64))</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      OperandsMapping =</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;          ToTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;              ? <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>],</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                    &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>]})</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;              : <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>],</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                    &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>]});</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">case</span> G_FCONSTANT: {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        {Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64 ? &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>]</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                  : &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>],</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;         <span class="keyword">nullptr</span>});</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  }</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">case</span> G_CONSTANT:</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">case</span> G_FRAME_INDEX:</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">case</span> G_GLOBAL_VALUE:</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>], <span class="keyword">nullptr</span>});</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">case</span> G_SELECT: {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    (void)Ty;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    (void)Ty2;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32 &amp;&amp; <span class="stringliteral">&quot;Unsupported size for G_SELECT&quot;</span>);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty2.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 1 &amp;&amp; <span class="stringliteral">&quot;Unsupported size for G_SELECT&quot;</span>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                            &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                            &amp;ARM::ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                            &amp;ARM::ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>]});</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">case</span> G_ICMP: {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    (void)Ty2;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty2.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32 &amp;&amp; <span class="stringliteral">&quot;Unsupported size for G_ICMP&quot;</span>);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>], <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                            &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                            &amp;ARM::ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>]});</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  }</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">case</span> G_FCMP: {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    (void)Ty;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    (void)Ty2;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 1 &amp;&amp; <span class="stringliteral">&quot;Unsupported size for G_FCMP&quot;</span>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty1.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == Ty2.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &amp;&amp;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;           <span class="stringliteral">&quot;Mismatched operand sizes for G_FCMP&quot;</span>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Ty1.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Size == 32 || Size == 64) &amp;&amp; <span class="stringliteral">&quot;Unsupported size for G_FCMP&quot;</span>);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keyword">auto</span> FPRValueMapping = Size == 32 ? &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">ARM::SPR3OpsIdx</a>]</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                      : &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>];</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>], <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                            FPRValueMapping, FPRValueMapping});</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  }</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">case</span> G_MERGE_VALUES: {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">// We only support G_MERGE_VALUES for creating a double precision floating</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="comment">// point value out of two GPRs.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64 || Ty1.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32 ||</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        Ty2.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32)</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>],</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                            &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                            &amp;ARM::ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>]});</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordflow">case</span> G_UNMERGE_VALUES: {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="comment">// We only support G_UNMERGE_VALUES for splitting a double precision</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="comment">// floating point value into two GPRs.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32 || Ty1.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32 ||</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        Ty2.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64)</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                            &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>],</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                            &amp;ARM::ValueMappings[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>]});</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">case</span> G_BR:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<span class="keyword">nullptr</span>});</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">case</span> G_BRCOND:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    OperandsMapping =</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({&amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>], <span class="keyword">nullptr</span>});</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">case</span> DBG_VALUE: {</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 4&gt;</a> OperandBanks(NumOperands);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MaybeReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">if</span> (MaybeReg.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MaybeReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MaybeReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">if</span> (Size &gt; 32 &amp;&amp; Size != 64)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      OperandBanks[0] = Size == 64 ? &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">ARM::DPR3OpsIdx</a>]</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                   : &amp;<a class="code" href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">ARM::ValueMappings</a>[<a class="code" href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">ARM::GPR3OpsIdx</a>];</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    OperandsMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OperandBanks);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  }</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  }</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumOperands; i++) {</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Mapping : OperandsMapping[i]) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;          (Mapping.RegBank-&gt;getID() != ARM::FPRRegBankID ||</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;           MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;().hasVFP2Base()) &amp;&amp;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;          <span class="stringliteral">&quot;Trying to use floating point register bank on target without vfp&quot;</span>);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    }</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  }</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(<a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, <span class="comment">/*Cost=*/</span>1, OperandsMapping,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                               NumOperands);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div><div class="ttc" id="namespacellvm_1_1ARM_html_ab9a6b874272e43e45a42b4150d6cb569"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ab9a6b874272e43e45a42b4150d6cb569">llvm::ARM::checkValueMapping</a></div><div class="ttdeci">static bool checkValueMapping(const RegisterBankInfo::ValueMapping &amp;VM, RegisterBankInfo::PartialMapping *BreakDown)</div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00092">ARMRegisterBankInfo.cpp:92</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaac00f8778fd59039ff8ae5bbf5caf2bc">llvm::ARM::GPR3OpsIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00070">ARMRegisterBankInfo.cpp:70</a></div></div>
<div class="ttc" id="ARMInstrInfo_8h_html"><div class="ttname"><a href="ARMInstrInfo_8h.html">ARMInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_ab899ee374f95aa9e56c35eae354f8188"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">llvm::RegisterBankInfo::getOperandsMapping</a></div><div class="ttdeci">const ValueMapping * getOperandsMapping(Iterator Begin, Iterator End) const</div><div class="ttdoc">Get the uniquely generated array of ValueMapping for the elements of between Begin and End...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00332">RegisterBankInfo.cpp:332</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c"><div class="ttname"><a href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a953dedafe28f03f2ff16884916ed678c">llvm::ARM::PMI_SPR</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00033">ARMRegisterBankInfo.cpp:33</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a770de310123ae0228cf4e6a64e77f8f2"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">llvm::RegisterBankInfo::getInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstructionMapping(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</div><div class="ttdoc">Method to get a uniquely generated InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00525">RegisterBankInfo.h:525</a></div></div>
<div class="ttc" id="RegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1727dbe93008565d0ebf771196b6172e">llvm::ARM::SPR3OpsIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00071">ARMRegisterBankInfo.cpp:71</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f142a83956d874a948cff47f05906c5"><div class="ttname"><a href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg. </div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00188">RegisterBankInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="namespacellvm_html_a2ca3855108426698ff21517a7c884c84a47f45e65244c17ec9fa8771a5c6d60e1"><div class="ttname"><a href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a47f45e65244c17ec9fa8771a5c6d60e1">llvm::ExceptionHandling::ARM</a></div><div class="ttdoc">ARM EHABI. </div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_aa2cd6a82625e3df20e052349b0a35fbd"><div class="ttname"><a href="namespacellvm_1_1ARM.html#aa2cd6a82625e3df20e052349b0a35fbd">llvm::ARM::checkValueMappings</a></div><div class="ttdeci">static void checkValueMappings()</div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00097">ARMRegisterBankInfo.cpp:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd"><div class="ttname"><a href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a529e279170ee619eed392f70f4b4f9dd">llvm::ARM::PMI_DPR</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00034">ARMRegisterBankInfo.cpp:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55ad07e4cbe29bea4cb69b78472b690e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00671">TargetRegisterInfo.h:671</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1ValueMapping_html_ae3003e8b89a759af674cb22ed2b67d2e"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#ae3003e8b89a759af674cb22ed2b67d2e">llvm::RegisterBankInfo::ValueMapping::BreakDown</a></div><div class="ttdeci">const PartialMapping * BreakDown</div><div class="ttdoc">How the value is broken down between the different register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00146">RegisterBankInfo.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_aa0393eeb48bb9235b4fc40b19ebb52f1"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">llvm::RegisterBank::covers</a></div><div class="ttdeci">bool covers(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Check whether this register bank covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00060">RegisterBank.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_a6143fb16c52690926880e9335db7d85aa1aa9680e45bdd8e0a5c9d15c4573b97b"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aa1aa9680e45bdd8e0a5c9d15c4573b97b">llvm::ARM::InvalidIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00069">ARMRegisterBankInfo.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1PartialMapping_html_a0c55804243f2f158a9afa64f0f764c35"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#a0c55804243f2f158a9afa64f0f764c35">llvm::RegisterBankInfo::PartialMapping::StartIdx</a></div><div class="ttdeci">unsigned StartIdx</div><div class="ttdoc">Number of bits at which this partial mapping starts in the original value. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00052">RegisterBankInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85aaee127c687344d51cc6f022a7f1e943c5">llvm::ARM::DPR3OpsIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00072">ARMRegisterBankInfo.cpp:72</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1ARMRegisterBankInfo_html_a7df4139be4669eaa1411853220103d10"><div class="ttname"><a href="classllvm_1_1ARMRegisterBankInfo.html#a7df4139be4669eaa1411853220103d10">llvm::ARMRegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00176">ARMRegisterBankInfo.cpp:176</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1PartialMapping_html_ae78f517f813c1983db970736287379e1"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#ae78f517f813c1983db970736287379e1">llvm::RegisterBankInfo::PartialMapping::RegBank</a></div><div class="ttdeci">const RegisterBank * RegBank</div><div class="ttdoc">Register bank where the partial value lives. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00060">RegisterBankInfo.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00044">ARMSubtarget.h:44</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="ARMRegisterBankInfo_8h_html"><div class="ttname"><a href="ARMRegisterBankInfo_8h.html">ARMRegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for ARM. </div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_aa605d55f5ab40b52656485b845704cda"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">llvm::RegisterBankInfo::getInvalidInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInvalidInstructionMapping() const</div><div class="ttdoc">Method to get a uniquely generated invalid InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00533">RegisterBankInfo.h:533</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ab58a3afe7f9e627eceed3e423ecc5537"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ab58a3afe7f9e627eceed3e423ecc5537">llvm::ARM::ValueMappings</a></div><div class="ttdeci">RegisterBankInfo::ValueMapping ValueMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00075">ARMRegisterBankInfo.cpp:75</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1PartialMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">llvm::RegisterBankInfo::PartialMapping</a></div><div class="ttdoc">Helper struct that represents how a value is partially mapped into a register. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00048">RegisterBankInfo.h:48</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1PartialMapping_html_afac28dfebeb6f31c2c87dd1acdcd038f"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html#afac28dfebeb6f31c2c87dd1acdcd038f">llvm::RegisterBankInfo::PartialMapping::Length</a></div><div class="ttdeci">unsigned Length</div><div class="ttdoc">Length of this mapping in bits. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00057">RegisterBankInfo.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_abe7d332de484fcc6cdc4c2a5e7bdd31b"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">llvm::RegisterBankInfo::DefaultMappingID</a></div><div class="ttdeci">static const unsigned DefaultMappingID</div><div class="ttdoc">Identifier used when the related instruction mapping instance is generated by target independent code...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00651">RegisterBankInfo.h:651</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ab07933ec87a88ad4419f22daee78c5a1"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ab07933ec87a88ad4419f22daee78c5a1">llvm::ARM::PartMappings</a></div><div class="ttdeci">RegisterBankInfo::PartialMapping PartMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00038">ARMRegisterBankInfo.cpp:38</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_af484a43d5e4fa2ff1f1790d06f2ca94d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">llvm::RegisterBankInfo::InstructionMapping::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this object is valid. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00253">RegisterBankInfo.h:253</a></div></div>
<div class="ttc" id="ARMSubtarget_8h_html"><div class="ttname"><a href="ARMSubtarget_8h.html">ARMSubtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMRegisterBankInfo_html_aa2bbc28e24343e76c9a993bed3190ba2"><div class="ttname"><a href="classllvm_1_1ARMRegisterBankInfo.html#aa2bbc28e24343e76c9a993bed3190ba2">llvm::ARMRegisterBankInfo::ARMRegisterBankInfo</a></div><div class="ttdeci">ARMRegisterBankInfo(const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00132">ARMRegisterBankInfo.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_a5f52adc63779186445abc2276acf8d92"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a5f52adc63779186445abc2276acf8d92">llvm::ARM::checkPartialMappings</a></div><div class="ttdeci">static void checkPartialMappings()</div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00055">ARMRegisterBankInfo.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a53a37d4bce0298f3ec4099611c75d7ac"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00431">RegisterBankInfo.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="RegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00144">RegisterBankInfo.h:144</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ae9dd1e8c6c91a85d71bf41a59985d586"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ae9dd1e8c6c91a85d71bf41a59985d586">llvm::ARM::checkPartMapping</a></div><div class="ttdeci">static bool checkPartMapping(const RegisterBankInfo::PartialMapping &amp;PM, unsigned Start, unsigned Length, unsigned RegBankID)</div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00048">ARMRegisterBankInfo.cpp:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_af5535a05921d5db8486cc4ce527b066f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">llvm::RegisterBankInfo::getInstrMappingImpl</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMappingImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Try to get the mapping of MI. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00162">RegisterBankInfo.cpp:162</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8"><div class="ttname"><a href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a69694d65d453963239583faf0300ece8">llvm::ARM::PMI_Min</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00035">ARMRegisterBankInfo.cpp:35</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1ARMRegisterBankInfo_html_af59ec25334715d44d5eecd8568b29e36"><div class="ttname"><a href="classllvm_1_1ARMRegisterBankInfo.html#af59ec25334715d44d5eecd8568b29e36">llvm::ARMRegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the mapping of the different operands of MI on the register bank. </div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00212">ARMRegisterBankInfo.cpp:212</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a92cdfea40c9dcc4eacc9bf32ea03d50e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">llvm::RegisterBank::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Get the maximal size in bits that fits in this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00054">RegisterBank.h:54</a></div></div>
<div class="ttc" id="namespacellvm_html_a2cdb63ce3baf9ea9a1f86aed27f40fe8"><div class="ttname"><a href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">llvm::isPreISelGenericOpcode</a></div><div class="ttdeci">bool isPreISelGenericOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a generic opcode that is not supposed to appear after ISel...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00030">TargetOpcodes.h:30</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterBankInfo_1_1ValueMapping_html_a83b9746150eb1c8820d65bca34b8d950"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html#a83b9746150eb1c8820d65bca34b8d950">llvm::RegisterBankInfo::ValueMapping::NumBreakDowns</a></div><div class="ttdeci">unsigned NumBreakDowns</div><div class="ttdoc">Number of partial mapping to break down this value. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00149">RegisterBankInfo.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1ARMGenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1ARMGenRegisterBankInfo.html">llvm::ARMGenRegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8h_source.html#l00025">ARMRegisterBankInfo.h:25</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_abc30c8cca1a5a54f451b28a933a2fde0"><div class="ttname"><a href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0">llvm::ARM::PartialMappingIdx</a></div><div class="ttdeci">PartialMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00031">ARMRegisterBankInfo.cpp:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_a6143fb16c52690926880e9335db7d85a"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a6143fb16c52690926880e9335db7d85a">llvm::ARM::ValueMappingIdx</a></div><div class="ttdeci">ValueMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00068">ARMRegisterBankInfo.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe"><div class="ttname"><a href="namespacellvm_1_1ARM.html#abc30c8cca1a5a54f451b28a933a2fde0a62329f6717f8a35edfe0a92fb7cfe1fe">llvm::ARM::PMI_GPR</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8cpp_source.html#l00032">ARMRegisterBankInfo.cpp:32</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:54 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
