#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555fad4dc180 .scope module, "time_controller" "time_controller" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "reset_in"
    .port_info 2 /INPUT 1 "set_in"
    .port_info 3 /INPUT 2 "sel_in"
    .port_info 4 /INPUT 4 "value_in"
    .port_info 5 /OUTPUT 4 "value_out"
P_0x555fad4dc300 .param/l "SEL_ALARM_ON" 1 2 13, C4<11>;
P_0x555fad4dc340 .param/l "SEL_ARM_DELAY" 1 2 10, C4<00>;
P_0x555fad4dc380 .param/l "SEL_DRIVER_DELAY" 1 2 11, C4<01>;
P_0x555fad4dc3c0 .param/l "SEL_PASSENGER_DELAY" 1 2 12, C4<10>;
v0x555fad53d4c0_0 .net *"_s1", 0 0, L_0x555fad53e560;  1 drivers
v0x555fad53d5c0_0 .net *"_s11", 0 0, L_0x555fad53ea60;  1 drivers
L_0x7f8fdee1a018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555fad53d6a0_0 .net *"_s15", 2 0, L_0x7f8fdee1a018;  1 drivers
v0x555fad53d760_0 .net *"_s3", 0 0, L_0x555fad53e6c0;  1 drivers
v0x555fad53d840_0 .net *"_s5", 0 0, L_0x555fad53e760;  1 drivers
v0x555fad53d970_0 .net *"_s7", 0 0, L_0x555fad53e850;  1 drivers
v0x555fad53da50_0 .net *"_s9", 0 0, L_0x555fad53e970;  1 drivers
o0x7f8fdf59f288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555fad53db30_0 .net "clk_in", 0 0, o0x7f8fdf59f288;  0 drivers
o0x7f8fdf59f2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555fad53dbf0_0 .net "reset_in", 0 0, o0x7f8fdf59f2b8;  0 drivers
o0x7f8fdf59f2e8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x555fad53dcb0_0 .net "sel_in", 1 0, o0x7f8fdf59f2e8;  0 drivers
o0x7f8fdf59f318 .functor BUFZ 1, C4<z>; HiZ drive
v0x555fad53dd90_0 .net "set_in", 0 0, o0x7f8fdf59f318;  0 drivers
v0x555fad53de50_0 .var "t_alarm_on", 3 0;
v0x555fad53df30_0 .var "t_arm_delay", 3 0;
v0x555fad53e010_0 .var "t_driver_delay", 3 0;
v0x555fad53e0f0_0 .var "t_passenger_delay", 3 0;
o0x7f8fdf59f408 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x555fad53e1d0_0 .net "value_in", 3 0, o0x7f8fdf59f408;  0 drivers
v0x555fad53e2b0_0 .net "value_out", 3 0, L_0x555fad53eb90;  1 drivers
E_0x555fad511e40 .event posedge, v0x555fad53dbf0_0, v0x555fad53db30_0;
L_0x555fad53e560 .ufunc TD_time_controller.mux4, 1, L_0x555fad53e6c0, L_0x555fad53e760, L_0x555fad53e850, L_0x555fad53e970, L_0x555fad53ea60 (v0x555fad53d400_0, v0x555fad53d0d0_0, v0x555fad53d190_0, v0x555fad53d230_0, v0x555fad53d2f0_0) v0x555fad51d170_0 S_0x555fad51cfa0;
L_0x555fad53e6c0 .part o0x7f8fdf59f2e8, 0, 1;
L_0x555fad53e760 .part v0x555fad53df30_0, 0, 1;
L_0x555fad53e850 .part v0x555fad53e010_0, 0, 1;
L_0x555fad53e970 .part v0x555fad53e0f0_0, 0, 1;
L_0x555fad53ea60 .part v0x555fad53de50_0, 0, 1;
L_0x555fad53eb90 .concat [ 1 3 0 0], L_0x555fad53e560, L_0x7f8fdee1a018;
S_0x555fad51cfa0 .scope function, "mux4" "mux4" 2 42, 2 42 0, S_0x555fad4dc180;
 .timescale 0 0;
v0x555fad51d170_0 .var "mux4", 0 0;
v0x555fad53d0d0_0 .var "s1", 0 0;
v0x555fad53d190_0 .var "s2", 0 0;
v0x555fad53d230_0 .var "s3", 0 0;
v0x555fad53d2f0_0 .var "s4", 0 0;
v0x555fad53d400_0 .var "sel", 0 0;
TD_time_controller.mux4 ;
    %load/vec4 v0x555fad53d400_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x555fad53d0d0_0;
    %store/vec4 v0x555fad51d170_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x555fad53d190_0;
    %store/vec4 v0x555fad51d170_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x555fad53d230_0;
    %store/vec4 v0x555fad51d170_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x555fad53d2f0_0;
    %store/vec4 v0x555fad51d170_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x555fad4dc180;
T_1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555fad53df30_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555fad53e010_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555fad53e0f0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555fad53de50_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x555fad4dc180;
T_2 ;
    %wait E_0x555fad511e40;
    %load/vec4 v0x555fad53dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555fad53df30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x555fad53e010_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x555fad53e0f0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555fad53de50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555fad53dd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x555fad53dcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x555fad53e1d0_0;
    %assign/vec4 v0x555fad53df30_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x555fad53e1d0_0;
    %assign/vec4 v0x555fad53e010_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x555fad53e1d0_0;
    %assign/vec4 v0x555fad53e0f0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x555fad53e1d0_0;
    %assign/vec4 v0x555fad53de50_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/home/fpgamy/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/time_controller.v";
