# Verilog_Projects
Projects completed in Verilog while in attendance at CSUF
