# VLSI-Design-Lab5
For this lab, I got tasked to build a D-type Flip Flop with an ashynchonus reset and clear. I also had to optimize the transistors in NAND3 for this lab to get a better overall propigation delay.
