m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/processing_element
vsaturation
Z0 !s110 1532426384
!i10b 1
!s100 fjfH7;YA3@d;QEZ;MzF>;0
IE4]gK0n`VHd@YQT>WajFC3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/saturation
w1532423333
8C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/saturation/work/saturation.v
FC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/saturation/work/saturation.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1532426384.000000
!s107 C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/saturation/work/saturation.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/saturation/work/saturation.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtb_saturation
R0
!i10b 1
!s100 CEKM`R`JjcQH04ck[^L<90
I=ZFNXNVhTURfJ=^03ao5X2
R1
R2
w1532426381
8C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\saturation\work\tb_saturation.v
FC:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\saturation\work\tb_saturation.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\saturation\work\tb_saturation.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\saturation\work\tb_saturation.v|
!i113 1
R5
R6
