

================================================================
== Vitis HLS Report for 'fft_stage_first'
================================================================
* Date:           Thu Oct 20 23:03:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_firstStage
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  2.730 us|  2.730 us|  274|  274|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |      271|      271|        17|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:13]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_1"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_2"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_3"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_3"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_0"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_1"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_2"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_3"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_1"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_3"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln27 = store i11 0, i11 %i" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:27]   --->   Operation 54 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:27]   --->   Operation 55 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:27]   --->   Operation 56 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_1, i32 10" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:27]   --->   Operation 58 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %tmp, void %for.inc.split, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:27]   --->   Operation 60 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_1, i32 2, i32 9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 61 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 62 'zext' 'zext_ln30' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 63 'getelementptr' 'X_R_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 64 'load' 'X_R_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 65 'getelementptr' 'X_I_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 66 'load' 'X_I_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%X_R_3_addr = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 67 'getelementptr' 'X_R_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 68 'load' 'X_R_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%X_I_3_addr = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 69 'getelementptr' 'X_I_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 70 'load' 'X_I_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 71 [1/1] (1.63ns)   --->   "%add_ln27 = add i11 %i_1, i11 4" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:27]   --->   Operation 71 'add' 'add_ln27' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln27 = store i11 %add_ln27, i11 %i" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:27]   --->   Operation 72 'store' 'store_ln27' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 73 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %X_R_1_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 74 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 75 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i32 %X_I_1_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 76 'bitcast' 'bitcast_ln30_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 77 'load' 'X_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln30_2 = bitcast i32 %X_R_3_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 78 'bitcast' 'bitcast_ln30_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 79 'load' 'X_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln30_3 = bitcast i32 %X_I_3_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 80 'bitcast' 'bitcast_ln30_3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 81 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln30_1, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 81 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [4/4] (5.70ns)   --->   "%mul9 = fmul i32 %bitcast_ln30, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 82 'fmul' 'mul9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [4/4] (5.70ns)   --->   "%mul3_1 = fmul i32 %bitcast_ln30_3, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 83 'fmul' 'mul3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [4/4] (5.70ns)   --->   "%mul9_1 = fmul i32 %bitcast_ln30_2, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 84 'fmul' 'mul9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 85 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln30_1, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 85 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [3/4] (5.70ns)   --->   "%mul9 = fmul i32 %bitcast_ln30, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 86 'fmul' 'mul9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [3/4] (5.70ns)   --->   "%mul3_1 = fmul i32 %bitcast_ln30_3, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 87 'fmul' 'mul3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [3/4] (5.70ns)   --->   "%mul9_1 = fmul i32 %bitcast_ln30_2, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 88 'fmul' 'mul9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 89 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln30_1, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 89 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [2/4] (5.70ns)   --->   "%mul9 = fmul i32 %bitcast_ln30, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 90 'fmul' 'mul9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/4] (5.70ns)   --->   "%mul3_1 = fmul i32 %bitcast_ln30_3, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 91 'fmul' 'mul3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/4] (5.70ns)   --->   "%mul9_1 = fmul i32 %bitcast_ln30_2, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 92 'fmul' 'mul9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 93 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln30_1, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 93 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/4] (5.70ns)   --->   "%mul9 = fmul i32 %bitcast_ln30, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 94 'fmul' 'mul9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/4] (5.70ns)   --->   "%mul3_1 = fmul i32 %bitcast_ln30_3, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 95 'fmul' 'mul3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/4] (5.70ns)   --->   "%mul9_1 = fmul i32 %bitcast_ln30_2, i32 -0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 96 'fmul' 'mul9_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 97 [5/5] (7.25ns)   --->   "%temp_R = fsub i32 %bitcast_ln30, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 97 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [5/5] (7.25ns)   --->   "%temp_I = fadd i32 %bitcast_ln30_1, i32 %mul9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 98 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [5/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %bitcast_ln30_2, i32 %mul3_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 99 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [5/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %bitcast_ln30_3, i32 %mul9_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 100 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 101 [4/5] (7.25ns)   --->   "%temp_R = fsub i32 %bitcast_ln30, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 101 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [4/5] (7.25ns)   --->   "%temp_I = fadd i32 %bitcast_ln30_1, i32 %mul9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 102 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [4/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %bitcast_ln30_2, i32 %mul3_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 103 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [4/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %bitcast_ln30_3, i32 %mul9_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 104 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 105 [3/5] (7.25ns)   --->   "%temp_R = fsub i32 %bitcast_ln30, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 105 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [3/5] (7.25ns)   --->   "%temp_I = fadd i32 %bitcast_ln30_1, i32 %mul9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 106 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [3/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %bitcast_ln30_2, i32 %mul3_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 107 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [3/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %bitcast_ln30_3, i32 %mul9_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 108 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 109 [2/5] (7.25ns)   --->   "%temp_R = fsub i32 %bitcast_ln30, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 109 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [2/5] (7.25ns)   --->   "%temp_I = fadd i32 %bitcast_ln30_1, i32 %mul9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 110 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 111 'getelementptr' 'X_R_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 112 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 113 'getelementptr' 'X_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [2/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 114 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 115 [2/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %bitcast_ln30_2, i32 %mul3_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 115 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [2/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %bitcast_ln30_3, i32 %mul9_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 116 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%X_R_2_addr = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 117 'getelementptr' 'X_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [2/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 118 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%X_I_2_addr = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 119 'getelementptr' 'X_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [2/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 120 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 121 [1/5] (7.25ns)   --->   "%temp_R = fsub i32 %bitcast_ln30, i32 %mul3" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 121 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/5] (7.25ns)   --->   "%temp_I = fadd i32 %bitcast_ln30_1, i32 %mul9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 122 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 123 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %X_R_0_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 124 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 125 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %X_I_0_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 126 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %bitcast_ln30_2, i32 %mul3_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30]   --->   Operation 127 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %bitcast_ln30_3, i32 %mul9_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:31]   --->   Operation 128 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 129 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln33_2 = bitcast i32 %X_R_2_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 130 'bitcast' 'bitcast_ln33_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 131 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast i32 %X_I_2_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 132 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 133 [5/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 133 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 134 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [5/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 135 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 136 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [5/5] (7.25ns)   --->   "%sub13_1 = fsub i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 137 'fsub' 'sub13_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [5/5] (7.25ns)   --->   "%sub18_1 = fsub i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 138 'fsub' 'sub18_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [5/5] (7.25ns)   --->   "%add23_1 = fadd i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 139 'fadd' 'add23_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [5/5] (7.25ns)   --->   "%add28_1 = fadd i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 140 'fadd' 'add28_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 141 [4/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 141 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 142 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [4/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 143 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 144 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [4/5] (7.25ns)   --->   "%sub13_1 = fsub i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 145 'fsub' 'sub13_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [4/5] (7.25ns)   --->   "%sub18_1 = fsub i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 146 'fsub' 'sub18_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [4/5] (7.25ns)   --->   "%add23_1 = fadd i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 147 'fadd' 'add23_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [4/5] (7.25ns)   --->   "%add28_1 = fadd i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 148 'fadd' 'add28_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 149 [3/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 149 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 150 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [3/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 151 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 152 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [3/5] (7.25ns)   --->   "%sub13_1 = fsub i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 153 'fsub' 'sub13_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [3/5] (7.25ns)   --->   "%sub18_1 = fsub i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 154 'fsub' 'sub18_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [3/5] (7.25ns)   --->   "%add23_1 = fadd i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 155 'fadd' 'add23_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [3/5] (7.25ns)   --->   "%add28_1 = fadd i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 156 'fadd' 'add28_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 157 [2/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 157 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 158 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [2/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 159 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 160 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [2/5] (7.25ns)   --->   "%sub13_1 = fsub i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 161 'fsub' 'sub13_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [2/5] (7.25ns)   --->   "%sub18_1 = fsub i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 162 'fsub' 'sub18_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [2/5] (7.25ns)   --->   "%add23_1 = fadd i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 163 'fadd' 'add23_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [2/5] (7.25ns)   --->   "%add28_1 = fadd i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 164 'fadd' 'add28_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 165 [1/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 165 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 166 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln33, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 167 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln34, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 168 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/5] (7.25ns)   --->   "%sub13_1 = fsub i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 169 'fsub' 'sub13_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/5] (7.25ns)   --->   "%sub18_1 = fsub i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 170 'fsub' 'sub18_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/5] (7.25ns)   --->   "%add23_1 = fadd i32 %bitcast_ln33_2, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 171 'fadd' 'add23_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/5] (7.25ns)   --->   "%add28_1 = fadd i32 %bitcast_ln34_2, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 172 'fadd' 'add28_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:38]   --->   Operation 199 'ret' 'ret_ln38' <Predicate = (tmp)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:20]   --->   Operation 173 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i32 %sub" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 174 'bitcast' 'bitcast_ln33_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 175 'getelementptr' 'OUT_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33_1, i8 %OUT_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 176 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i32 %sub1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 177 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 178 'getelementptr' 'OUT_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %bitcast_ln34_1, i8 %OUT_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 179 'store' 'store_ln34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %add" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 180 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 181 'getelementptr' 'OUT_R_0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i8 %OUT_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 182 'store' 'store_ln35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %add1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 183 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 184 'getelementptr' 'OUT_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln36 = store i32 %bitcast_ln36, i8 %OUT_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 185 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln33_3 = bitcast i32 %sub13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 186 'bitcast' 'bitcast_ln33_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 187 'getelementptr' 'OUT_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33_3, i8 %OUT_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33]   --->   Operation 188 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast i32 %sub18_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 189 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 190 'getelementptr' 'OUT_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %bitcast_ln34_3, i8 %OUT_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:34]   --->   Operation 191 'store' 'store_ln34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %add23_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 192 'bitcast' 'bitcast_ln35_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 193 'getelementptr' 'OUT_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %bitcast_ln35_1, i8 %OUT_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:35]   --->   Operation 194 'store' 'store_ln35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i32 %add28_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 195 'bitcast' 'bitcast_ln36_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln30" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 196 'getelementptr' 'OUT_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln36 = store i32 %bitcast_ln36_1, i8 %OUT_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:36]   --->   Operation 197 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:27]   --->   Operation 198 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('i') [17]  (0 ns)
	'load' operation ('i', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:27) on local variable 'i' [54]  (0 ns)
	'getelementptr' operation ('X_R_1_addr', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [63]  (0 ns)
	'load' operation ('X_R_1_load', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) on array 'X_R_1' [64]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('X_R_1_load', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) on array 'X_R_1' [64]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul3', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [69]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul3', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [69]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul3', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [69]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul3', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [69]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [70]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [70]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [70]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [70]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('temp_R', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:30) [70]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33) [76]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33) [76]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33) [76]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33) [76]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33) [76]  (7.26 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln33', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33) of variable 'bitcast_ln33_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stage_first/fft_stage_first.cpp:33 on array 'OUT_R_1' [79]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
