# //  ModelSim SE 2021.3 Jul 13 2021 Linux 5.19.0-41-generic
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 20:32:23 on May 07,2023
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module gshare
# -- Compiling module btb
# -- Compiling module satCounter2
# -- Compiling module ram2p1r1wbe
# -- Compiling module ram2p1r1wbe_1024x68
# -- Compiling module flopen
# 
# Top level modules:
# 	testbench
# End time: 20:32:24 on May 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 20:32:24 on May 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=2, depth=1024, type=RAM at location riscv_pipelined.sv:1173
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_pipelined.sv:826
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.hazard(fast)
# Loading work.gshare(fast)
# Loading work.flopenrc(fast__1)
# Loading work.ram2p1r1wbe(fast)
# Loading work.flopen(fast)
# Loading work.flopenrc(fast__2)
# Loading work.satCounter2(fast)
# Loading work.flopenr(fast__1)
# Loading work.flopenrc(fast__3)
# Loading work.btb(fast)
# Loading work.ram2p1r1wbe(fast__1)
# Loading work.flopenrc(fast__4)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'BPDirPredF'. The port definition is at: riscv_pipelined.sv(902).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/gs File: riscv_pipelined.sv Line: 464
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCD'. The port definition is at: riscv_pipelined.sv(905).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/gs File: riscv_pipelined.sv Line: 464
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCE'. The port definition is at: riscv_pipelined.sv(905).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/gs File: riscv_pipelined.sv Line: 464
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCM'. The port definition is at: riscv_pipelined.sv(905).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/gs File: riscv_pipelined.sv Line: 464
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCD'. The port definition is at: riscv_pipelined.sv(1015).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCE'. The port definition is at: riscv_pipelined.sv(1015).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCM'. The port definition is at: riscv_pipelined.sv(1015).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'BPBTAF'. The port definition is at: riscv_pipelined.sv(1016).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'BPBTAD'. The port definition is at: riscv_pipelined.sv(1017).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'BPBTAE'. The port definition is at: riscv_pipelined.sv(1018).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'BTBIClassF'. The port definition is at: riscv_pipelined.sv(1019).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'IEUAdrE'. The port definition is at: riscv_pipelined.sv(1023).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'IEUAdrM'. The port definition is at: riscv_pipelined.sv(1024).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'InstrClassD'. The port definition is at: riscv_pipelined.sv(1025).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'InstrClassE'. The port definition is at: riscv_pipelined.sv(1026).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'InstrClassM'. The port definition is at: riscv_pipelined.sv(1027).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'InstrClassW'. The port definition is at: riscv_pipelined.sv(1028).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/b File: riscv_pipelined.sv Line: 466
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# Simulation succeeded
# ** Note: $stop    : riscv_pipelined.sv(398)
#    Time: 275 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_pipelined.sv line 398
# End time: 20:38:51 on May 07,2023, Elapsed time: 0:06:27
# Errors: 0, Warnings: 17
