module partsel_00094(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [7:27] x4;
  wire signed [5:28] x5;
  wire [31:0] x6;
  wire [31:7] x7;
  wire [2:27] x8;
  wire [4:25] x9;
  wire [28:0] x10;
  wire [27:7] x11;
  wire [30:5] x12;
  wire signed [6:24] x13;
  wire [4:28] x14;
  wire [25:4] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [0:26] p0 = 475652800;
  localparam [1:30] p1 = 716379700;
  localparam signed [4:30] p2 = 494632426;
  localparam [2:31] p3 = 920467394;
  assign x4 = x0[26 + s2 +: 3];
  assign x5 = x4[19];
  assign x6 = {(x4[17 + s0 -: 6] + (x4[6 + s0 -: 8] - ((ctrl[3] && !ctrl[1] && !ctrl[2] ? (p2 + x3[11 + s1]) : p2[9 +: 4]) ^ ((p3[0 + s3 -: 4] + (p1[12 -: 4] | p0[9 + s1])) + x5[15 +: 2])))), ((p3[18 -: 3] + {p2[14 -: 1], (p3[20 + s2 -: 2] | p2[9 + s1 -: 6])}) | (!ctrl[3] && ctrl[2] && !ctrl[0] ? p2[4 + s2 +: 7] : p0[12 -: 2]))};
  assign x7 = x2[18 + s2 +: 3];
  assign x8 = ({2{{2{({p2[11 +: 1], p3} - (x2[10 +: 2] - p2))}}}} & x3[19 +: 4]);
  assign x9 = (p3[18 +: 4] ^ p1[13 -: 4]);
  assign x10 = {2{{p0[18 +: 4], p3[22]}}};
  assign x11 = p0[21 -: 2];
  assign x12 = x9[19 +: 3];
  assign x13 = x4;
  assign x14 = ({x1, ((p3 | (p0[5 + s1 -: 4] | p0[10 +: 4])) | {(x1 | x2), p3})} - (({2{(x3[16 -: 3] ^ (p1[13 + s3 +: 8] + x6[11 + s0]))}} ^ (x9 - (ctrl[2] && ctrl[3] && !ctrl[2] ? x8[8] : x13[14 +: 3]))) & p3[16]));
  assign x15 = {x8, ({2{((!ctrl[1] || !ctrl[1] || !ctrl[2] ? x2 : x11[19 + s1]) ^ (p1[16 + s3] | x13[2 + s2 +: 6]))}} | ((!ctrl[1] && ctrl[1] || ctrl[1] ? x8 : (p2[11 + s3 +: 3] - x4)) ^ {(x0[18 + s0] + (p1[4 + s0] & p0[12 + s3])), {x4, (x2[19 -: 4] & p0[12 + s0 +: 5])}}))};
  assign y0 = p0[5 + s1 -: 3];
  assign y1 = x14[15 -: 1];
  assign y2 = x7;
  assign y3 = (ctrl[0] && ctrl[0] && ctrl[3] ? (!ctrl[1] || !ctrl[2] || !ctrl[2] ? ({{p0, p0[10 + s1]}, (p1[16 -: 2] & x12[22 -: 1])} | x8[16 -: 4]) : x1[17 +: 4]) : x7[31 + s3 +: 4]);
endmodule
