// -------------------------------------------------------------
// 
// File Name: Work_OnDelay2s_V11\OnDelay2s_V11\OnDelay2s_V11.v
// Created: 2017-06-20 16:33:36
// 
// Generated by MATLAB 9.1 and HDL Coder 3.9
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 4e-08
// Target subsystem base rate: 4e-08
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: OnDelay2s_V11
// Source Path: OnDelay2s_V11
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module OnDelay2s_V11
          (
           g_clk,
           Rst_n,
           Pulse50x64Hz,
           In,
           Out
          );



  input   g_clk;
  input   Rst_n;
  input   Pulse50x64Hz;
  input   In;
  output  Out;

  wire Logical_Operator3_out1;
  wire signed [19:0] Switch58_out1;  // sfix20
  reg signed [19:0] Delay14_out1;  // sfix20
  wire signed [19:0] Add3_out1;  // sfix20
  wire RO2_relop1;
  wire signed [19:0] Switch59_out1;  // sfix20
  wire RO3_relop1;
  wire Logical_Operator1_out1;
  wire signed [19:0] Switch60_out1;  // sfix20
  wire CT19_out1;


  // <Root>/Logical Operator3
  assign Logical_Operator3_out1 =  ~ In;



  // <Root>/Switch58
  assign Switch58_out1 = (Pulse50x64Hz == 1'b0 ? 20'sb00000000000000000000 :
              20'sb00000000000000000001);



  // <Root>/Add3
  assign Add3_out1 = Switch58_out1 + Delay14_out1;



  // <Root>/RO2
  assign RO2_relop1 = Add3_out1 >= 20'sb00000001100101100100;



  // <Root>/Switch59
  assign Switch59_out1 = (RO2_relop1 == 1'b0 ? Add3_out1 :
              20'sb00000001100101100100);



  // <Root>/RO3
  assign RO3_relop1 = Switch59_out1 <= 20'sb00000000000000000000;



  // <Root>/Logical Operator1
  assign Logical_Operator1_out1 = Logical_Operator3_out1 | RO3_relop1;



  // <Root>/Switch60
  assign Switch60_out1 = (Logical_Operator1_out1 == 1'b0 ? Switch59_out1 :
              20'sb00000000000000000000);



  // <Root>/Delay14
  always @(posedge g_clk)
    begin : Delay14_process
      if (Rst_n == 1'b0) begin
        Delay14_out1 <= 20'sb00000000000000000000;
      end
      else begin
        Delay14_out1 <= Switch60_out1;
      end
    end



  // <Root>/CT19
  assign CT19_out1 = Delay14_out1 >= 20'sb00000001100100000000;



  assign Out = CT19_out1;

endmodule  // OnDelay2s_V11

