# VSDHDP
VSDHDP

# Day 0
Checking yosys
![](Day0/yosys.PNG)

Checking ngspice
![](day0/ngspice.PNG)

Checking sta
![](Day0/sta.PNG)

Checking iverilog
![](Day0/iverilog.PNG)

Checking gtkwave
![](Day0/gtkwave.PNG)

# Day 1 - Introduction to Verilog RTL design and Synthesis

Run iverilog and gtkwave on good_mux.v
![](Day1/good_mux.PNG)