[
	{
		"original_line": "   real integ_gain2;", 
		"bug_line": "   reel integ_gain2;",
		"error_description": "Misspelled 'real' keyword as 'reel', which is not a valid data type in VerilogA."
	},
	{
		"original_line": "parameter real tau1   = 1   from [0:inf);", 
		"bug_line": "parameter real tau1   = 1   form [0:inf);",
		"error_description": "Misspelled keyword 'from' as 'form' causes syntax error as range constraint requires correct keyword"
	},
	{
		"original_line": "      sigin_gain2 = alpha2;", 
		"bug_line": "      sigin_gain2 = alpha2",
		"error_description": "Missing semicolon at end of assignment statement"
	},
	{
		"original_line": "                                            - V(sigout),0)", 
		"bug_line": "                                            - V(sigout);0)",
		"error_description": "Replaced comma with semicolon in function argument separator, making it invalid syntax for argument lists which require commas."
	},
	{
		"original_line": "   real integ_gain2;", 
		"bug_line": "   reel integ_gain2;",
		"error_description": "Misspelled keyword 'real' as 'reel' (invalid data type)"
	},
	{
		"original_line": "integ_gain2 = 1/alpha2/tau2;", 
		"bug_line": "integ_gain2 = 1/(alpha2/tau2;",
		"error_description": "Unmatched opening parenthesis without closing parenthesis in expression"
	},
	{
		"original_line": "integ_gain1 = 1/alpha1/tau1;", 
		"bug_line": "integ_gain1 = 1/alpha1/tau1",
		"error_description": "Missing semicolon at the end of the statement, causing parser to interpret the next assignment as part of the same expression."
	},
	{
		"original_line": "	 sigin_gain1 = gain*alpha1;", 
		"bug_line": "	 sigin_gain1 = gain alpha1;",
		"error_description": "Missing multiplication operator between 'gain' and 'alpha1', causing invalid adjacent expressions without operator separation."
	},
	{
		"original_line": "                                            - V(sigout),0)", 
		"bug_line": "                                            - V(sigout),0",
		"error_description": "Missing closing parenthesis for the idt function call, leaving unbalanced parentheses in the expression."
	},
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "electrical sigin, sigout",
		"error_description": "Missing semicolon at the end of the declaration statement, causing a syntax error as the parser expects a terminator for the port declaration."
	},
	{
		"original_line": "   real sigin_gain2;", 
		"bug_line": "   real sigin_gain2",
		"error_description": "Missing semicolon at the end of the variable declaration statement, which is required in Verilog-A syntax."
	},
	{
		"original_line": "      V(sigout)    <+ integ_gain2 * idt(sigin_gain2 * V(sig_inter)", 
		"bug_line": "      V(sigout)    <+ integ_gain2 * idt(sigin_gain2 * V(sig_inter",
		"error_description": "Missing closing parenthesis for the voltage access function V(sig_inter, causing unbalanced parentheses"
	},
	{
		"original_line": "   real sigin_gain2;", 
		"bug_line": "   real sigin_gain2",
		"error_description": "Missing semicolon at the end of the variable declaration. VerilogA requires all statements and declarations to be terminated with semicolons."
	},
	{
		"original_line": "parameter real gain   = 1   from (0:inf);", 
		"bug_line": "parameter real gain   = 1   from (0:inf;",
		"error_description": "Unmatched parenthesis: Missing closing parenthesis for the range expression while keeping the semicolon, creating a syntax error due to unbalanced parentheses."
	},
	{
		"original_line": "parameter real gain   = 1   from (0:inf);", 
		"bug_line": "parameter real gain   = 1   from (0,inf);",
		"error_description": "Invalid range separator: comma ',' used instead of colon ':' in (0:inf), causing syntax error in parameter range specification."
	},
	{
		"original_line": "   real sigin_gain1;", 
		"bug_line": "   real sigin_gain1",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error as statements must be properly terminated in VerilogA."
	},
	{
		"original_line": "	 sigin_gain2 = alpha2;", 
		"bug_line": "	 sigin_gain2 = alpha2",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "   real integ_gain1;", 
		"bug_line": "   real integ_gain1",
		"error_description": "Missing semicolon at the end of variable declaration"
	},
	{
		"original_line": "                     + gain * V(sigin);", 
		"bug_line": "                     + gain * V(sigin;",
		"error_description": "Unmatched parentheses: Missing closing parenthesis for voltage function call 'V(sigin'."
	},
	{
		"original_line": "         integ_gain1 = 1/alpha1/tau1;", 
		"bug_line": "         integ_gain1 = 1/alpha1/tau1",
		"error_description": "Missing semicolon at the end of the assignment statement"
	}
]