--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml basicio.twx basicio.ncd -o basicio.twr basicio.pcf -ucf
board.ucf

Design file:              basicio.ncd
Physical constraint file: basicio.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
arst        |    0.525(R)|    0.690(R)|CLK1_BUFGP        |   0.000|
sw<0>       |    4.020(R)|   -0.810(R)|CLK1_BUFGP        |   0.000|
sw<1>       |    2.928(R)|   -0.046(R)|CLK1_BUFGP        |   0.000|
sw<2>       |    2.971(R)|   -0.239(R)|CLK1_BUFGP        |   0.000|
sw<3>       |    3.208(R)|   -0.248(R)|CLK1_BUFGP        |   0.000|
sw<4>       |    2.577(R)|    0.358(R)|CLK1_BUFGP        |   0.000|
sw<5>       |    2.439(R)|    0.301(R)|CLK1_BUFGP        |   0.000|
sw<6>       |    3.342(R)|   -0.493(R)|CLK1_BUFGP        |   0.000|
sw<7>       |    3.289(R)|   -0.169(R)|CLK1_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |    8.163(R)|CLK1_BUFGP        |   0.000|
Led<1>      |    8.108(R)|CLK1_BUFGP        |   0.000|
Led<2>      |    7.731(R)|CLK1_BUFGP        |   0.000|
Led<3>      |    7.930(R)|CLK1_BUFGP        |   0.000|
Led<4>      |    7.837(R)|CLK1_BUFGP        |   0.000|
Led<5>      |    7.870(R)|CLK1_BUFGP        |   0.000|
Led<6>      |    7.933(R)|CLK1_BUFGP        |   0.000|
Led<7>      |    7.142(R)|CLK1_BUFGP        |   0.000|
seg<0>      |    9.604(R)|CLK1_BUFGP        |   0.000|
seg<1>      |    9.797(R)|CLK1_BUFGP        |   0.000|
seg<2>      |   10.813(R)|CLK1_BUFGP        |   0.000|
seg<3>      |   10.314(R)|CLK1_BUFGP        |   0.000|
seg<4>      |   10.546(R)|CLK1_BUFGP        |   0.000|
seg<5>      |   10.298(R)|CLK1_BUFGP        |   0.000|
seg<6>      |    9.627(R)|CLK1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK1           |    7.393|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 16 20:04:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 91 MB



