{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584023324636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584023324640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 10:28:44 2020 " "Processing started: Thu Mar 12 10:28:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584023324640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023324640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eeprom -c eeprom " "Command: quartus_map --read_settings_files=on --write_settings_files=off eeprom -c eeprom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023324640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584023324975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584023324975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcreader.v 1 1 " "Found 1 design units, including 1 entities, in source file adcreader.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcreader " "Found entity 1: adcreader" {  } { { "adcreader.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/adcreader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584023332600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332600 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "downclock.v(11) " "Verilog HDL information at downclock.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "downclock.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/downclock.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1584023332602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downclock.v 1 1 " "Found 1 design units, including 1 entities, in source file downclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 downclock " "Found entity 1: downclock" {  } { { "downclock.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/downclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584023332602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom " "Found entity 1: eeprom" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584023332603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332603 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "startcon.v(9) " "Verilog HDL information at startcon.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "startcon.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/startcon.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1584023332605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startcon.v 1 1 " "Found 1 design units, including 1 entities, in source file startcon.v" { { "Info" "ISGN_ENTITY_NAME" "1 startcon " "Found entity 1: startcon" {  } { { "startcon.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/startcon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584023332605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332605 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stopcon.v(9) " "Verilog HDL information at stopcon.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "stopcon.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/stopcon.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1584023332606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopcon.v 1 1 " "Found 1 design units, including 1 entities, in source file stopcon.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopcon " "Found entity 1: stopcon" {  } { { "stopcon.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/stopcon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584023332606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writehigh.v 1 1 " "Found 1 design units, including 1 entities, in source file writehigh.v" { { "Info" "ISGN_ENTITY_NAME" "1 writehigh " "Found entity 1: writehigh" {  } { { "writehigh.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/writehigh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584023332608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writelow.v 1 1 " "Found 1 design units, including 1 entities, in source file writelow.v" { { "Info" "ISGN_ENTITY_NAME" "1 writelow " "Found entity 1: writelow" {  } { { "writelow.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/writelow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584023332609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pagewriter.v 1 1 " "Found 1 design units, including 1 entities, in source file pagewriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pagewriter " "Found entity 1: pagewriter" {  } { { "pagewriter.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584023332611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "samplecountertimer.v 1 1 " "Found 1 design units, including 1 entities, in source file samplecountertimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 samplecountertimer " "Found entity 1: samplecountertimer" {  } { { "samplecountertimer.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/samplecountertimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584023332612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eeprom " "Elaborating entity \"eeprom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584023332642 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "eeprom.v(53) " "Verilog HDL Case Statement warning at eeprom.v(53): can't check case statement for completeness because the case expression has too many possible states" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 53 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1584023332645 "|eeprom"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "eeprom.v(120) " "Verilog HDL Case Statement warning at eeprom.v(120): can't check case statement for completeness because the case expression has too many possible states" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 120 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1584023332650 "|eeprom"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address eeprom.v(30) " "Verilog HDL Always Construct warning at eeprom.v(30): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1584023332656 "|eeprom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] eeprom.v(30) " "Inferred latch for \"address\[0\]\" at eeprom.v(30)" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332694 "|eeprom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] eeprom.v(30) " "Inferred latch for \"address\[1\]\" at eeprom.v(30)" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332694 "|eeprom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] eeprom.v(30) " "Inferred latch for \"address\[2\]\" at eeprom.v(30)" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332694 "|eeprom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] eeprom.v(30) " "Inferred latch for \"address\[3\]\" at eeprom.v(30)" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332695 "|eeprom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] eeprom.v(30) " "Inferred latch for \"address\[4\]\" at eeprom.v(30)" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332695 "|eeprom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] eeprom.v(30) " "Inferred latch for \"address\[5\]\" at eeprom.v(30)" {  } { { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023332695 "|eeprom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pagewriter pagewriter:pagewriter1 " "Elaborating entity \"pagewriter\" for hierarchy \"pagewriter:pagewriter1\"" {  } { { "eeprom.v" "pagewriter1" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584023332760 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pagewriter.v(93) " "Verilog HDL Case Statement warning at pagewriter.v(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pagewriter.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1584023332762 "|eeprom|pagewriter:pagewriter1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pagewriter.v(156) " "Verilog HDL Case Statement warning at pagewriter.v(156): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pagewriter.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 156 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1584023332762 "|eeprom|pagewriter:pagewriter1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pagewriter.v(233) " "Verilog HDL Case Statement warning at pagewriter.v(233): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pagewriter.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 233 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1584023332763 "|eeprom|pagewriter:pagewriter1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pagewriter.v(313) " "Verilog HDL Case Statement warning at pagewriter.v(313): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pagewriter.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 313 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1584023332763 "|eeprom|pagewriter:pagewriter1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pagewriter.v(405) " "Verilog HDL Case Statement warning at pagewriter.v(405): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pagewriter.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 405 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1584023332763 "|eeprom|pagewriter:pagewriter1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pagewriter.v(89) " "Verilog HDL Case Statement information at pagewriter.v(89): all case item expressions in this case statement are onehot" {  } { { "pagewriter.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1584023332763 "|eeprom|pagewriter:pagewriter1"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "NEXT_STATE " "Can't recognize finite state machine \"NEXT_STATE\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1584023332763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downclock pagewriter:pagewriter1\|downclock:downclock1 " "Elaborating entity \"downclock\" for hierarchy \"pagewriter:pagewriter1\|downclock:downclock1\"" {  } { { "pagewriter.v" "downclock1" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584023332763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startcon pagewriter:pagewriter1\|startcon:startcon1 " "Elaborating entity \"startcon\" for hierarchy \"pagewriter:pagewriter1\|startcon:startcon1\"" {  } { { "pagewriter.v" "startcon1" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584023332764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopcon pagewriter:pagewriter1\|stopcon:stopcon1 " "Elaborating entity \"stopcon\" for hierarchy \"pagewriter:pagewriter1\|stopcon:stopcon1\"" {  } { { "pagewriter.v" "stopcon1" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584023332765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writehigh pagewriter:pagewriter1\|writehigh:writehigh1 " "Elaborating entity \"writehigh\" for hierarchy \"pagewriter:pagewriter1\|writehigh:writehigh1\"" {  } { { "pagewriter.v" "writehigh1" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584023332766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writelow pagewriter:pagewriter1\|writelow:writelow1 " "Elaborating entity \"writelow\" for hierarchy \"pagewriter:pagewriter1\|writelow:writelow1\"" {  } { { "pagewriter.v" "writelow1" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584023332767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcreader adcreader:adcreader1 " "Elaborating entity \"adcreader\" for hierarchy \"adcreader:adcreader1\"" {  } { { "eeprom.v" "adcreader1" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584023332768 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "adcreader.v(30) " "Verilog HDL Case Statement warning at adcreader.v(30): can't check case statement for completeness because the case expression has too many possible states" {  } { { "adcreader.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/adcreader.v" 30 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1584023332768 "|eeprom|adcreader:adcreader1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "samplecountertimer samplecountertimer:samplecountertimer1 " "Elaborating entity \"samplecountertimer\" for hierarchy \"samplecountertimer:samplecountertimer1\"" {  } { { "eeprom.v" "samplecountertimer1" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584023332769 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pagewriter:pagewriter1\|writelow:writelow1\|sdata~synth " "Converted tri-state buffer \"pagewriter:pagewriter1\|writelow:writelow1\|sdata~synth\" feeding internal logic into a wire" {  } { { "writelow.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/writelow.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584023333014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pagewriter:pagewriter1\|writehigh:writehigh1\|sdata~synth " "Converted tri-state buffer \"pagewriter:pagewriter1\|writehigh:writehigh1\|sdata~synth\" feeding internal logic into a wire" {  } { { "writehigh.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/writehigh.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584023333014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pagewriter:pagewriter1\|stopcon:stopcon1\|sdata~synth " "Converted tri-state buffer \"pagewriter:pagewriter1\|stopcon:stopcon1\|sdata~synth\" feeding internal logic into a wire" {  } { { "stopcon.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/stopcon.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584023333014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pagewriter:pagewriter1\|startcon:startcon1\|sdata~synth " "Converted tri-state buffer \"pagewriter:pagewriter1\|startcon:startcon1\|sdata~synth\" feeding internal logic into a wire" {  } { { "startcon.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/startcon.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1584023333014 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1584023333014 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adcreader.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/adcreader.v" 5 -1 0 } } { "eeprom.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/eeprom.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1584023333950 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1584023333950 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pagewriter:pagewriter1\|NEXT_STATE.CONTROL pagewriter:pagewriter1\|NEXT_STATE.CONTROL~_emulated pagewriter:pagewriter1\|NEXT_STATE.CONTROL~1 " "Register \"pagewriter:pagewriter1\|NEXT_STATE.CONTROL\" is converted into an equivalent circuit using register \"pagewriter:pagewriter1\|NEXT_STATE.CONTROL~_emulated\" and latch \"pagewriter:pagewriter1\|NEXT_STATE.CONTROL~1\"" {  } { { "pagewriter.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1584023333950 "|eeprom|pagewriter:pagewriter1|NEXT_STATE.CONTROL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pagewriter:pagewriter1\|NEXT_STATE.WAIT pagewriter:pagewriter1\|NEXT_STATE.WAIT~_emulated pagewriter:pagewriter1\|NEXT_STATE.WAIT~1 " "Register \"pagewriter:pagewriter1\|NEXT_STATE.WAIT\" is converted into an equivalent circuit using register \"pagewriter:pagewriter1\|NEXT_STATE.WAIT~_emulated\" and latch \"pagewriter:pagewriter1\|NEXT_STATE.WAIT~1\"" {  } { { "pagewriter.v" "" { Text "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/pagewriter.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1584023333950 "|eeprom|pagewriter:pagewriter1|NEXT_STATE.WAIT"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1584023333950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1584023334700 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584023336139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/output_files/eeprom.map.smsg " "Generated suppressed messages file C:/Users/reedkm7/Documents/ECE 387/ECE 387/ECE 387/Lab3_master/eeprom/output_files/eeprom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023336203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584023336419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584023336419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1917 " "Implemented 1917 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584023336570 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584023336570 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1584023336570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1908 " "Implemented 1908 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584023336570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584023336570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584023336603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 10:28:56 2020 " "Processing ended: Thu Mar 12 10:28:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584023336603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584023336603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584023336603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584023336603 ""}
