[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|full_subtractor",
    "duplicate":"~Sin|Sin/reducer:TrigRangeReducer/divider:FP_divider_bw32/postProcess_exp_subtractor:full_subtractor",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|full_subtractor_1",
    "duplicate":"~Sin|Sin/reducer:TrigRangeReducer/mul:FP_multiplier_bw32/postProcess_exp_subtractor:full_subtractor",
    "index":0.2857142857142857
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|FloatToFixed32",
    "duplicate":"~Sin|Sin/tofixedz0:FloatToFixed32",
    "index":0.5238095238095238
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|FloatToFixed32_1",
    "duplicate":"~Sin|Sin/cordic:CORDIC/tofixedx0:FloatToFixed32",
    "index":0.5714285714285714
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|FloatToFixed32_2",
    "duplicate":"~Sin|Sin/cordic:CORDIC/tofixedy0:FloatToFixed32",
    "index":0.6190476190476191
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|CLZ32",
    "duplicate":"~Sin|Sin/cordic:CORDIC/tofloatxout:FixedToFloat32/clz32:CLZ32",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|FixedToFloat32",
    "duplicate":"~Sin|Sin/cordic:CORDIC/tofloatxout:FixedToFloat32",
    "index":0.7142857142857143
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|CLZ32_1",
    "duplicate":"~Sin|Sin/cordic:CORDIC/tofloatyout:FixedToFloat32/clz32:CLZ32",
    "index":0.7619047619047619
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|FixedToFloat32_1",
    "duplicate":"~Sin|Sin/cordic:CORDIC/tofloatyout:FixedToFloat32",
    "index":0.8095238095238095
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|CLZ32_2",
    "duplicate":"~Sin|Sin/cordic:CORDIC/tofloatzout:FixedToFloat32/clz32:CLZ32",
    "index":0.8571428571428571
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Sin|FixedToFloat32_2",
    "duplicate":"~Sin|Sin/cordic:CORDIC/tofloatzout:FixedToFloat32",
    "index":0.9047619047619048
  },
  {
    "class":"firrtl.EmitAllModulesAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verification/dut/sin_n16_pd16_bw32"
  }
]