<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v</a>
defines: 
time_elapsed: 0.704s
ram usage: 36796 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp95jjakzt/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_tb --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v:4</a>: No timescale set for &#34;tb&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v:12</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v:4</a>: Compile module &#34;work@tb&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v:12</a>: Compile module &#34;work@test&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v:12</a>: Implicit port type (wire) for &#34;y&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v:12</a>: Port &#34;b&#34; definition missing its direction (input, output, inout).

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v:4</a>: Top level module &#34;work@tb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_tb --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@tb), id:24
|vpiName:work@tb
|uhdmallPackages:
\_package: builtin, id:25, parent:work@tb
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:26
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:27
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:28
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:29
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@tb, id:30, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v</a>, line:4, parent:work@tb
  |vpiDefName:work@tb
  |vpiFullName:work@tb
  |vpiNet:
  \_logic_net: (a), id:31, line:6
    |vpiName:a
    |vpiFullName:work@tb.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (y), id:32, line:6
    |vpiName:y
    |vpiFullName:work@tb.y
    |vpiNetType:1
|uhdmallModules:
\_module: work@test, id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v</a>, line:12, parent:work@tb
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiPort:
  \_port: (a), id:34, line:12
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:38
      |vpiActual:
      \_logic_net: (a), id:37, line:12
        |vpiName:a
        |vpiFullName:work@test.a
  |vpiPort:
  \_port: (b), id:35, line:12
    |vpiName:b
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: , id:40
      |vpiActual:
      \_logic_net: (b), id:39, line:12
        |vpiName:b
        |vpiFullName:work@test.b
  |vpiPort:
  \_port: (y), id:36, line:12
    |vpiName:y
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:42
      |vpiActual:
      \_logic_net: (y), id:41, line:12
        |vpiName:y
        |vpiFullName:work@test.y
  |vpiContAssign:
  \_cont_assign: , id:2, line:17
    |vpiRhs:
    \_ref_obj: (a), id:1, line:17
      |vpiName:a
      |vpiFullName:work@test.a
    |vpiLhs:
    \_ref_obj: (y), id:0, line:17
      |vpiName:y
      |vpiFullName:work@test.y
  |vpiNet:
  \_logic_net: (a), id:37, line:12
  |vpiNet:
  \_logic_net: (b), id:39, line:12
  |vpiNet:
  \_logic_net: (y), id:41, line:12
|uhdmtopModules:
\_module: work@tb (work@tb), id:43, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v</a>, line:4
  |vpiDefName:work@tb
  |vpiName:work@tb
  |vpiModule:
  \_module: work@test (uut), id:44, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v</a>, line:8, parent:work@tb
    |vpiDefName:work@test
    |vpiName:uut
    |vpiFullName:work@tb.uut
    |vpiPort:
    \_port: (a), id:11, line:12, parent:uut
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (a), id:21, line:8
        |vpiName:a
        |vpiActual:
        \_logic_net: (a), id:6, line:6, parent:work@tb
          |vpiName:a
          |vpiFullName:work@tb.a
          |vpiNetType:1
          |vpiRange:
          \_range: , id:5
            |vpiLeftRange:
            \_constant: , id:3
              |INT:3
            |vpiRightRange:
            \_constant: , id:4
              |INT:0
    |vpiPort:
    \_port: (y), id:12, line:12, parent:uut
      |vpiName:y
      |vpiDirection:5
      |vpiHighConn:
      \_ref_obj: (y), id:23, line:8
        |vpiName:y
        |vpiActual:
        \_logic_net: (y), id:10, line:6, parent:work@tb
          |vpiName:y
          |vpiFullName:work@tb.y
          |vpiNetType:1
          |vpiRange:
          \_range: , id:9
            |vpiLeftRange:
            \_constant: , id:7
              |INT:3
            |vpiRightRange:
            \_constant: , id:8
              |INT:0
    |vpiPort:
    \_port: (y), id:13, line:12, parent:uut
      |vpiName:y
      |vpiDirection:2
    |vpiInstance:
    \_module: work@tb (work@tb), id:43, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v</a>, line:4
    |vpiModule:
    \_module: work@tb (work@tb), id:43, file:<a href="../../../../third_party/tests/ivtest/ivltests/br_gh26.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br_gh26.v</a>, line:4
    |vpiRegArray:
    \_array_var: , id:14
      |vpiReg:
      \_logic_var: (a), id:15, line:12
        |vpiName:a
    |vpiRegArray:
    \_array_var: , id:16
      |vpiReg:
      \_logic_var: (b), id:17, line:12
        |vpiName:b
    |vpiRegArray:
    \_array_var: , id:18
      |vpiReg:
      \_logic_var: (y), id:19, line:12
        |vpiName:y
  |vpiNet:
  \_logic_net: (a), id:6, line:6, parent:work@tb
  |vpiNet:
  \_logic_net: (y), id:10, line:6, parent:work@tb

Object: work_tb of type 32 @ 4
Object: work_test of type 32 @ 12
Object:  of type 8 @ 17
Object: a of type 608 @ 17
Object: y of type 608 @ 17
Object: builtin of type 600 @ 0
Object: work_tb of type 32 @ 4
Object: uut of type 32 @ 8
Object: a of type 44 @ 12
Object: y of type 44 @ 12
Object: y of type 44 @ 12
Object: a of type 608 @ 8
Object: y of type 608 @ 8
Object: a of type 36 @ 6
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: y of type 36 @ 6
%Error: Pin is not an in/out/inout/interface: &#39;y&#39;
%Error: Pin is not an in/out/inout/param/interface: &#39;y&#39;
%Error: Exiting due to 2 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_tb --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>