// Seed: 863159887
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  type_3(
      1, id_2
  );
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2
);
  assign id_2 = 1;
endmodule
