# 2.3 3Dç©å±¤æŠ€è¡“ï¼šTSVã¨ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°  
# 2.3 3D Stacking Technologies: TSV and Hybrid Bonding

---

## ğŸ—ï¸ 3Dç©å±¤ã¨ã¯ï¼Ÿ  
## ğŸ—ï¸ What is 3D Stacking?

**3Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°**ã¨ã¯ã€è¤‡æ•°ã®ãƒãƒƒãƒ—ã‚’**å‚ç›´æ–¹å‘ã«ç©å±¤ã—ã€TSVã‚„ãƒãƒ³ãƒ—ãªã©ã§ç›´æ¥æ¥ç¶š**ã™ã‚‹å®Ÿè£…æŠ€è¡“ã§ã™ã€‚  
**3D packaging** refers to stacking multiple dies **vertically** and connecting them using **TSVs, bumps, or hybrid bonding**.

| æŠ€è¡“ | èª¬æ˜ |
|------|------|
| **TSV** | ã‚·ãƒªã‚³ãƒ³åŸºæ¿ã‚’è²«é€šã™ã‚‹å‚ç›´é…ç·š<br>Vertical wiring through the silicon substrate |
| **Hybrid Bonding** | é‡‘å±å±¤ã¨çµ¶ç¸å±¤ã®åŒæ™‚æ¥åˆ<br>Simultaneous bonding of metal and dielectric layers |
| **Î¼-bump stacking** | å¾®ç´°ãƒãƒ³ãƒ—ã«ã‚ˆã‚‹éšå±¤æ¥ç¶š<br>Hierarchical connection via micro-bumps |

---

## ğŸ”© TSVï¼šã‚¹ãƒ«ãƒ¼ã‚·ãƒªã‚³ãƒ³ãƒ“ã‚¢  
## ğŸ”© TSV: Through-Silicon Via

### âœ¦ æ¦‚è¦ / Overview

- ã‚·ãƒªã‚³ãƒ³åŸºæ¿ã‚’ç¸¦æ–¹å‘ã«è²«é€šã™ã‚‹å°é€šãƒ“ã‚¢  
  Conductive vias penetrating the silicon substrate vertically  
- ä¸€èˆ¬å¯¸æ³•ï¼š**ç›´å¾„ 3â€“10 Âµmã€æ·±ã• 50â€“150 Âµmï¼ˆAR > 10ï¼‰**  
  Typical dimensions: **Diameter: 3â€“10 Âµm, Depth: 50â€“150 Âµm (AR > 10)**

### âœ¦ å½¢æˆãƒ—ãƒ­ã‚»ã‚¹æ¦‚è¦ / Fabrication Steps

1. **æ·±å €ã‚Šã‚¨ãƒƒãƒãƒ³ã‚°**ï¼ˆDRIEï¼‰  
   Deep Reactive Ion Etching (DRIE)  
2. **çµ¶ç¸å±¤å½¢æˆ**ï¼ˆSiOâ‚‚ï¼‰  
   Oxide insulation deposition  
3. **ãƒãƒªã‚¢ãƒ»ã‚·ãƒ¼ãƒ‰å±¤å †ç©**ï¼ˆTaN, Cuï¼‰  
   Barrier and seed layer deposition (TaN, Cu)  
4. **Cué›»è§£ã‚ã£ã â†’ CMP â†’ ãƒ¡ã‚¿ãƒ«éœ²å‡º**  
   Cu plating â†’ CMP â†’ Via exposure

### âœ¦ åˆ©ç‚¹ã¨èª²é¡Œ / Pros and Cons

| é …ç›® / Item | å†…å®¹ / Description |
|-------------|---------------------|
| **åˆ©ç‚¹**<br>Advantages | é«˜å¯†åº¦ï¼çŸ­é…å»¶ï¼å°é¢ç©<br>High density, low latency, small footprint |
| **èª²é¡Œ**<br>Challenges | æ­©ç•™ã¾ã‚Šï¼ç†±ç®¡ç†ï¼å¿œåŠ›ã«ã‚ˆã‚‹ã‚¯ãƒ©ãƒƒã‚¯<br>Yield, thermal spread, mechanical stress (cracking) |

---

## âš¡ Hybrid Bondingï¼ˆãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°ï¼‰  
## âš¡ Hybrid Bonding

### âœ¦ åŸç† / Principle

- **é‡‘å±â€“é‡‘å±**ã¨**çµ¶ç¸ä½“â€“çµ¶ç¸ä½“**ã‚’åŒæ™‚ã«æ¥åˆ  
  Direct bonding of **metal-to-metal** and **dielectric-to-dielectric**
- **ä¸­é–“ææ–™ä¸è¦ãªãƒ€ã‚¤ãƒ¬ã‚¯ãƒˆæ¥åˆ**æ–¹å¼  
  No intermediate layers â€“ a **direct bonding** approach

### âœ¦ ä»£è¡¨æŠ€è¡“ / Representative Techniques

| æŠ€è¡“å / Name | ç‰¹å¾´ / Features | æ¡ç”¨ä¾‹ / Use Cases |
|---------------|------------------|---------------------|
| **Direct Cu-Cu Bonding** | é«˜å¯†åº¦ãƒ»æ¥µå°ãƒ”ãƒƒãƒ<br>Ultra-fine pitch | TSMC SoIC, Sony CIS |
| **DBI (Direct Bond Interconnect)** | ãƒãƒ³ãƒ—ãƒ¬ã‚¹ãƒ»é«˜é€Ÿä¼é€<br>Bumpless and high-speed | Xperi, Intel Foveros Direct |

---

### âœ¦ æŠ€è¡“æ¯”è¼ƒï¼ˆÎ¼-bump vs Hybridï¼‰  
### âœ¦ Technology Comparison: Î¼-bump vs Hybrid Bonding

| é …ç›® / Parameter | Î¼-bumpæ¥ç¶š / Î¼-bump | Hybrid Bonding |
|------------------|----------------------|----------------|
| **ãƒ”ãƒƒãƒ**<br>Pitch | 40â€“100 Âµm | 1â€“10 Âµm |
| **å¯¾å¿œå‘¨æ³¢æ•°**<br>Bandwidth | ï½10 GHz | ï½40 GHzä»¥ä¸Š |
| **çµåˆå±¤**<br>Bonding Interface | ãƒãƒ³ãƒ—ï¼‹æ¥ç€å±¤<br>Bump + adhesive | æ¥ç€å±¤ãªã—ï¼ˆãƒ€ã‚¤ãƒ¬ã‚¯ãƒˆï¼‰<br>Direct contact (no adhesive) |

---

## ğŸ§Š ç†±ã¨ãƒ†ã‚¹ãƒˆã®åˆ¶ç´„  
## ğŸ§Š Thermal and Test Challenges

| é …ç›® / Item | èª²é¡Œ / Challenge | è§£æ±ºç­– / Solution |
|-------------|-------------------|--------------------|
| **ç†±æ‹¡æ•£**<br>Heat Dissipation | ä¸‹å±¤ãƒãƒƒãƒ—ãŒå†·å´å›°é›£<br>Bottom dies hard to cool | ã‚µãƒ¼ãƒãƒ«ãƒ“ã‚¢ã€ãƒãƒƒãƒ—è–„åŒ–ã€ãƒ’ãƒ¼ãƒˆã‚¹ãƒ—ãƒ¬ãƒƒãƒ€<br>Thermal vias, die thinning, heat spreaders |
| **ãƒ†ã‚¹ãƒˆ**<br>Testing | ä¸­é–“å±¤ã‚¢ã‚¯ã‚»ã‚¹å›°é›£<br>Access to mid-layers is difficult | BISTã€ãƒãƒƒãƒ—å˜ä½“ãƒ†ã‚¹ãƒˆæ§‹æˆ<br>BIST and pre-stack individual die testing |

---

## ğŸŒ é©ç”¨ä¾‹ã¨ä»Šå¾Œã®å±•æœ›  
## ğŸŒ Applications and Future Outlook

| ä¼æ¥­ / Company | è£½å“ãƒ»æŠ€è¡“å / Product or Tech | å†…å®¹ / Description |
|----------------|-------------------------------|---------------------|
| **Intel** | Foveros, Foveros Direct | ãƒ­ã‚¸ãƒƒã‚¯åŒå£«ã®3Dç©å±¤<br>Logic-on-logic stacking |
| **TSMC** | SoIC | ãƒãƒƒãƒ—é–“ã®ãƒ€ã‚¤ãƒ¬ã‚¯ãƒˆæ¥ç¶š<br>Direct bonding between dies |
| **Sony** | Stacked CIS | ç”»åƒã‚»ãƒ³ã‚µã®3Dç©å±¤<br>3D stacking of image sensors |

---

## ğŸ“ æ¬¡ç¯€ã¸ã®æ¥ç¶š  
## ğŸ“ Connection to Next Section

æ¬¡ç¯€ [**2.4ï¼šå®Ÿä¾‹ç´¹ä»‹**](./f2_4_pkg_case_study.md) ã§ã¯ã€ã“ã‚Œã‚‰ã®**2.5D/3DæŠ€è¡“ãŒã©ã®ã‚ˆã†ã«è£½å“åŒ–ã•ã‚Œã¦ã„ã‚‹ã‹**ã€**ä¸»è¦ä¼æ¥­ã®äº‹ä¾‹**ã«ç„¦ç‚¹ã‚’å½“ã¦ã¦è§£èª¬ã—ã¾ã™ã€‚  
In the next section [**2.4: Case Studies**](./f2_4_pkg_case_study.md), we will explore how these **2.5D and 3D technologies** are **implemented in real-world products** from major companies.

---
