#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 10 23:04:32 2023
# Process ID: 15892
# Current directory: C:/Users/Administrator/git/de1-project/UART/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16880 C:\Users\Administrator\git\de1-project\UART\UART\UART.xpr
# Log file: C:/Users/Administrator/git/de1-project/UART/UART/vivado.log
# Journal file: C:/Users/Administrator/git/de1-project/UART/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/git/de1-project/UART/UART/UART.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Administrator/git/de1-project/UART/UART/UART.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/git/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serialiser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/git/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_serialiser_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/git/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
"xelab -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto da1b61fb28934d83b209aa1767bcf3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_serialiser_behav xil_defaultlib.tb_serialiser -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/git/de1-project/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serialiser_behav -key {Behavioral:sim_1:Functional:tb_serialiser} -tclbatch {tb_serialiser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_serialiser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_serialiser/p_stimulus  File: C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sim_1/new/tb_serialiser.vhd
ERROR: Index -4 out of bound 7 downto 0
Time: 45 ns  Iteration: 3  Process: /tb_serialiser/uut_serialiser/p_serialise
  File: C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd

HDL Line: C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd:26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serialiser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ps
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 999.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 23:05:21 2023...
