// Seed: 2146976498
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4
);
  always #1 begin
    id_0 <= 1;
  end
endmodule
