Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Mar 24 17:28:57 2023
| Host         : harmony running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file vi_sys_top_level_timing_summary_routed.rpt -pb vi_sys_top_level_timing_summary_routed.pb -rpx vi_sys_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : vi_sys_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.956        0.000                      0                  479        0.060        0.000                      0                  479        3.750        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.956        0.000                      0                  479        0.060        0.000                      0                  479        3.750        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout1_sig_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 3.414ns (45.014%)  route 4.170ns (54.987%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.197     8.770    processor/lower_reg_banks/ADDRC0
    SLICE_X8Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.923 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.986     9.910    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.360    10.270 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.616    10.885    processor/port_id_sig[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331    11.216 r  processor/dout1_sig[7]_i_2/O
                         net (fo=3, routed)           0.568    11.784    processor/dout1_sig[7]_i_2_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.116    11.900 r  processor/dout1_sig[7]_i_1/O
                         net (fo=8, routed)           0.803    12.703    vi_out_ports/E[0]
    SLICE_X7Y26          FDRE                                         r  vi_out_ports/dout1_sig_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502    14.843    vi_out_ports/CLK
    SLICE_X7Y26          FDRE                                         r  vi_out_ports/dout1_sig_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y26          FDRE (Setup_fdre_C_CE)      -0.409    14.659    vi_out_ports/dout1_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout1_sig_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 3.414ns (45.420%)  route 4.102ns (54.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.197     8.770    processor/lower_reg_banks/ADDRC0
    SLICE_X8Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.923 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.986     9.910    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.360    10.270 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.616    10.885    processor/port_id_sig[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331    11.216 r  processor/dout1_sig[7]_i_2/O
                         net (fo=3, routed)           0.568    11.784    processor/dout1_sig[7]_i_2_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.116    11.900 r  processor/dout1_sig[7]_i_1/O
                         net (fo=8, routed)           0.735    12.635    vi_out_ports/E[0]
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    vi_out_ports/CLK
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y29          FDRE (Setup_fdre_C_CE)      -0.373    14.699    vi_out_ports/dout1_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout1_sig_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 3.414ns (45.420%)  route 4.102ns (54.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.197     8.770    processor/lower_reg_banks/ADDRC0
    SLICE_X8Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.923 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.986     9.910    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.360    10.270 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.616    10.885    processor/port_id_sig[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331    11.216 r  processor/dout1_sig[7]_i_2/O
                         net (fo=3, routed)           0.568    11.784    processor/dout1_sig[7]_i_2_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.116    11.900 r  processor/dout1_sig[7]_i_1/O
                         net (fo=8, routed)           0.735    12.635    vi_out_ports/E[0]
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    vi_out_ports/CLK
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y29          FDRE (Setup_fdre_C_CE)      -0.373    14.699    vi_out_ports/dout1_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout1_sig_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 3.414ns (45.420%)  route 4.102ns (54.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.197     8.770    processor/lower_reg_banks/ADDRC0
    SLICE_X8Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.923 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.986     9.910    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.360    10.270 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.616    10.885    processor/port_id_sig[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331    11.216 r  processor/dout1_sig[7]_i_2/O
                         net (fo=3, routed)           0.568    11.784    processor/dout1_sig[7]_i_2_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.116    11.900 r  processor/dout1_sig[7]_i_1/O
                         net (fo=8, routed)           0.735    12.635    vi_out_ports/E[0]
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    vi_out_ports/CLK
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y29          FDRE (Setup_fdre_C_CE)      -0.373    14.699    vi_out_ports/dout1_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout1_sig_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 3.414ns (45.420%)  route 4.102ns (54.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.197     8.770    processor/lower_reg_banks/ADDRC0
    SLICE_X8Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.923 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.986     9.910    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.360    10.270 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.616    10.885    processor/port_id_sig[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331    11.216 r  processor/dout1_sig[7]_i_2/O
                         net (fo=3, routed)           0.568    11.784    processor/dout1_sig[7]_i_2_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.116    11.900 r  processor/dout1_sig[7]_i_1/O
                         net (fo=8, routed)           0.735    12.635    vi_out_ports/E[0]
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    vi_out_ports/CLK
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[5]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y29          FDRE (Setup_fdre_C_CE)      -0.373    14.699    vi_out_ports/dout1_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout1_sig_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 3.414ns (45.420%)  route 4.102ns (54.580%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.197     8.770    processor/lower_reg_banks/ADDRC0
    SLICE_X8Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.923 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.986     9.910    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.360    10.270 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.616    10.885    processor/port_id_sig[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331    11.216 r  processor/dout1_sig[7]_i_2/O
                         net (fo=3, routed)           0.568    11.784    processor/dout1_sig[7]_i_2_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.116    11.900 r  processor/dout1_sig[7]_i_1/O
                         net (fo=8, routed)           0.735    12.635    vi_out_ports/E[0]
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    vi_out_ports/CLK
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y29          FDRE (Setup_fdre_C_CE)      -0.373    14.699    vi_out_ports/dout1_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout1_sig_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 3.414ns (46.450%)  route 3.936ns (53.550%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.197     8.770    processor/lower_reg_banks/ADDRC0
    SLICE_X8Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.923 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.986     9.910    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.360    10.270 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.616    10.885    processor/port_id_sig[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331    11.216 r  processor/dout1_sig[7]_i_2/O
                         net (fo=3, routed)           0.568    11.784    processor/dout1_sig[7]_i_2_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.116    11.900 r  processor/dout1_sig[7]_i_1/O
                         net (fo=8, routed)           0.569    12.469    vi_out_ports/E[0]
    SLICE_X8Y26          FDRE                                         r  vi_out_ports/dout1_sig_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.435    14.776    vi_out_ports/CLK
    SLICE_X8Y26          FDRE                                         r  vi_out_ports/dout1_sig_reg[7]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y26          FDRE (Setup_fdre_C_CE)      -0.373    14.642    vi_out_ports/dout1_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout1_sig_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 3.414ns (46.358%)  route 3.950ns (53.642%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.197     8.770    processor/lower_reg_banks/ADDRC0
    SLICE_X8Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.923 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.986     9.910    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.360    10.270 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.616    10.885    processor/port_id_sig[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331    11.216 r  processor/dout1_sig[7]_i_2/O
                         net (fo=3, routed)           0.568    11.784    processor/dout1_sig[7]_i_2_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.116    11.900 r  processor/dout1_sig[7]_i_1/O
                         net (fo=8, routed)           0.583    12.483    vi_out_ports/E[0]
    SLICE_X7Y31          FDRE                                         r  vi_out_ports/dout1_sig_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.507    14.848    vi_out_ports/CLK
    SLICE_X7Y31          FDRE                                         r  vi_out_ports/dout1_sig_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.409    14.664    vi_out_ports/dout1_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout2_sig_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 3.422ns (45.457%)  route 4.106ns (54.543%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.197     8.770    processor/lower_reg_banks/ADDRC0
    SLICE_X8Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.923 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.986     9.910    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.360    10.270 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.616    10.885    processor/port_id_sig[2]
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.331    11.216 r  processor/dout1_sig[7]_i_2/O
                         net (fo=3, routed)           0.568    11.784    processor/dout1_sig[7]_i_2_n_0
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.124    11.908 r  processor/dout2_sig[7]_i_1/O
                         net (fo=8, routed)           0.739    12.647    vi_out_ports/dout2_sig_reg[7]_1[0]
    SLICE_X5Y29          FDRE                                         r  vi_out_ports/dout2_sig_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    vi_out_ports/CLK
    SLICE_X5Y29          FDRE                                         r  vi_out_ports/dout2_sig_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.867    vi_out_ports/dout2_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi_out_ports/dout1_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 2.994ns (40.336%)  route 4.429ns (59.664%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.598     5.119    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.573 r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[9]
                         net (fo=24, routed)          2.299     9.871    processor/upper_reg_banks/ADDRD1
    SLICE_X8Y29          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.157    10.028 r  processor/upper_reg_banks/RAMD/O
                         net (fo=9, routed)           1.416    11.445    processor/data_path_loop[6].second_operand.out_port_lut/I0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.383    11.828 r  processor/data_path_loop[6].second_operand.out_port_lut/LUT5/O
                         net (fo=2, routed)           0.714    12.541    vi_out_ports/D[6]
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    vi_out_ports/CLK
    SLICE_X6Y29          FDRE                                         r  vi_out_ports/dout1_sig_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)       -0.254    14.818    vi_out_ports/dout1_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 processor/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.556     1.439    processor/CLK
    SLICE_X9Y27          FDRE                                         r  processor/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  processor/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079     1.659    processor/stack_ram_high/DIA0
    SLICE_X8Y27          RAMD32                                       r  processor/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.823     1.950    processor/stack_ram_high/WCLK
    SLICE_X8Y27          RAMD32                                       r  processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y27          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.599    processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 processor/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.306%)  route 0.170ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.556     1.439    processor/CLK
    SLICE_X9Y27          FDRE                                         r  processor/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  processor/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.170     1.750    the_rom/address[6]
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.994    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.679    the_rom/ram_1k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 processor/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            the_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.098%)  route 0.172ns (54.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.556     1.439    processor/CLK
    SLICE_X9Y27          FDRE                                         r  processor/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  processor/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.172     1.752    the_rom/address[7]
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.866     1.994    the_rom/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.679    the_rom/ram_1k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.765%)  route 0.232ns (62.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    processor/CLK
    SLICE_X4Y27          FDRE                                         r  processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.232     1.839    processor/stack_ram_low/ADDRD2
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    processor/stack_ram_low/WCLK
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.733    processor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.765%)  route 0.232ns (62.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    processor/CLK
    SLICE_X4Y27          FDRE                                         r  processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.232     1.839    processor/stack_ram_low/ADDRD2
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    processor/stack_ram_low/WCLK
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.733    processor/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.765%)  route 0.232ns (62.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    processor/CLK
    SLICE_X4Y27          FDRE                                         r  processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.232     1.839    processor/stack_ram_low/ADDRD2
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    processor/stack_ram_low/WCLK
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.733    processor/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.765%)  route 0.232ns (62.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    processor/CLK
    SLICE_X4Y27          FDRE                                         r  processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.232     1.839    processor/stack_ram_low/ADDRD2
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    processor/stack_ram_low/WCLK
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.733    processor/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.765%)  route 0.232ns (62.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    processor/CLK
    SLICE_X4Y27          FDRE                                         r  processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.232     1.839    processor/stack_ram_low/ADDRD2
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    processor/stack_ram_low/WCLK
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.733    processor/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.765%)  route 0.232ns (62.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    processor/CLK
    SLICE_X4Y27          FDRE                                         r  processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.232     1.839    processor/stack_ram_low/ADDRD2
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    processor/stack_ram_low/WCLK
    SLICE_X6Y27          RAMD32                                       r  processor/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.733    processor/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.765%)  route 0.232ns (62.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    processor/CLK
    SLICE_X4Y27          FDRE                                         r  processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.232     1.839    processor/stack_ram_low/ADDRD2
    SLICE_X6Y27          RAMS32                                       r  processor/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    processor/stack_ram_low/WCLK
    SLICE_X6Y27          RAMS32                                       r  processor/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.733    processor/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   the_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29    processor/active_interrupt_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y27    processor/address_loop[2].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y26    processor/address_loop[3].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y27    processor/address_loop[3].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y27    processor/address_loop[4].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y27    processor/address_loop[4].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y27    processor/address_loop[5].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y27    processor/address_loop[5].return_vector_flop/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28   processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y28    processor/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y28    processor/lower_reg_banks/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y28    processor/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y28    processor/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y28    processor/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    processor/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    processor/stack_ram_low/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    processor/stack_ram_low/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    processor/stack_ram_low/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y29   processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y29   processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y29   processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    processor/stack_ram_low/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    processor/stack_ram_low/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    processor/stack_ram_low/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    processor/stack_ram_low/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    processor/stack_ram_low/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y29    processor/upper_reg_banks/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y29    processor/upper_reg_banks/RAMC_D1/CLK



