<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta http-equiv="x-ua-compatible" content="ie=edge">
    
    <title>Yosys models &#8212; FABulous Dokumentation 0.1 documentation</title>

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/material-icons.css" />
    <link rel="stylesheet" href="../_static/notosanscjkjp.css" type="text/css" />
    <link rel="stylesheet" href="../_static/roboto.css" type="text/css" />
    <link rel="stylesheet" href="../_static/material-design-lite-1.3.0/material.indigo-pink.min.css" type="text/css" />
    <link rel="stylesheet" href="../_static/sphinx_materialdesign_theme.css" type="text/css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/sphinx_materialdesign_theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Nextpnr models" href="nextpnr.html" />
    <link rel="prev" title="FPGA CAD-tool parameterization" href="index.html" /> 
  </head>
<body>
    <div class="mdl-layout mdl-js-layout mdl-layout--fixed-header mdl-layout--fixed-drawer"><header class="mdl-layout__header mdl-layout__header--waterfall ">
    <div class="mdl-layout__header-row">
        
        <nav class="mdl-navigation breadcrumb">
            <a class="mdl-navigation__link" href="index.html">FPGA CAD-tool parameterization</a><i class="material-icons">navigate_next</i>
            <a class="mdl-navigation__link is-active">Yosys models</a>
        </nav>
        <div class="mdl-layout-spacer"></div>
        <nav class="mdl-navigation">
        
<form class="form-inline pull-sm-right" action="../search.html" method="get">
      <div class="mdl-textfield mdl-js-textfield mdl-textfield--expandable mdl-textfield--floating-label mdl-textfield--align-right">
        <label id="quick-search-icon" class="mdl-button mdl-js-button mdl-button--icon"  for="waterfall-exp">
            <i class="material-icons">search</i>
        </label>
        <div class="mdl-textfield__expandable-holder">
          <input class="mdl-textfield__input" type="text" name="q"  id="waterfall-exp" placeholder="Search" />
          <input type="hidden" name="check_keywords" value="yes" />
          <input type="hidden" name="area" value="default" />
        </div>
      </div>
      <div class="mdl-tooltip" data-mdl-for="quick-search-icon">
      Quick search
      </div>
</form>
        
<a id="button-show-source"
    class="mdl-button mdl-js-button mdl-button--icon"
    href="../_sources/FPGA_CAD-tools/yosys.rst.txt" rel="nofollow">
<i class="material-icons">code</i>
</a>
<div class="mdl-tooltip" data-mdl-for="button-show-source">
Show Source
</div>
        </nav>
    </div>
    <div class="mdl-layout__header-row header-links">
      <div class="mdl-layout-spacer"></div>
      <nav class="mdl-navigation">
      </nav>
    </div>
</header><header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="../index.html">
              <img class="logo" src="../_static/FAB_logo.png" alt="FABulous Dokumentation"/>
          </a>
      </span>
    
    
      <div class="globaltoc">
        <span class="mdl-layout-title toc">Table Of Contents</span>
        
        
            
            <nav class="mdl-navigation">
                <ul>
<li class="toctree-l1"><a class="reference internal" href="../background.html">Background and Features</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Usage.html">Quick start</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Building%20fabric.html">Building fabric</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../fabric_definition.html">Fabric definition</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ASIC/index.html">Fabric ASIC implementation</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="index.html">FPGA CAD-tool parameterization</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">Yosys models</a></li>
<li class="toctree-l2"><a class="reference internal" href="nextpnr.html">Nextpnr models</a></li>
<li class="toctree-l2"><a class="reference internal" href="vpr.html">VPR models</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../FPGA-to-bitstream/index.html">RTL to Bitstream</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../FPGA-to-bitstream/Yosys%20compilation.html">Yosys compilation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../FPGA-to-bitstream/Nextpnr%20compilation.html">Nextpnr compilation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../FPGA-to-bitstream/VPR%20compilation.html">VPR compilation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../FPGA-to-bitstream/Bitstream%20generation.html">Bitstream generation</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../simulation/index.html">Simulation and emulation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../simulation/simulation.html">Simulation setup</a></li>
<li class="toctree-l2"><a class="reference internal" href="../simulation/emulation.html">Emulation setup</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../references/index.html">Technical references</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../gallery/index.html">Chip Gallery</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../definitions.html">Definitions and abbreviations</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../contact.html">Team and contact</a></li>
<li class="toctree-l1"><a class="reference internal" href="../publications.html">Publications</a></li>
</ul>

            </nav>
        
        </div>
    
</header>
        <main class="mdl-layout__content" tabIndex="0">
<header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="../index.html">
              <img class="logo" src="../_static/FAB_logo.png" alt="FABulous Dokumentation"/>
          </a>
      </span>
    
    
      <div class="globaltoc">
        <span class="mdl-layout-title toc">Table Of Contents</span>
        
        
            
            <nav class="mdl-navigation">
                <ul>
<li class="toctree-l1"><a class="reference internal" href="../background.html">Background and Features</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Usage.html">Quick start</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Building%20fabric.html">Building fabric</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../fabric_definition.html">Fabric definition</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ASIC/index.html">Fabric ASIC implementation</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="index.html">FPGA CAD-tool parameterization</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">Yosys models</a></li>
<li class="toctree-l2"><a class="reference internal" href="nextpnr.html">Nextpnr models</a></li>
<li class="toctree-l2"><a class="reference internal" href="vpr.html">VPR models</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../FPGA-to-bitstream/index.html">RTL to Bitstream</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../FPGA-to-bitstream/Yosys%20compilation.html">Yosys compilation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../FPGA-to-bitstream/Nextpnr%20compilation.html">Nextpnr compilation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../FPGA-to-bitstream/VPR%20compilation.html">VPR compilation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../FPGA-to-bitstream/Bitstream%20generation.html">Bitstream generation</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../simulation/index.html">Simulation and emulation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../simulation/simulation.html">Simulation setup</a></li>
<li class="toctree-l2"><a class="reference internal" href="../simulation/emulation.html">Emulation setup</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../references/index.html">Technical references</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../gallery/index.html">Chip Gallery</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../definitions.html">Definitions and abbreviations</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../contact.html">Team and contact</a></li>
<li class="toctree-l1"><a class="reference internal" href="../publications.html">Publications</a></li>
</ul>

            </nav>
        
        </div>
    
</header>

    <div class="document">
        <div class="page-content">
        
  <section id="yosys-models">
<h1>Yosys models<a class="headerlink" href="#yosys-models" title="Permalink to this headline">¶</a></h1>
<p>** Yosys models files, all can be found under <code class="docutils literal notranslate"><span class="pre">$FAB_ROOT/nextpnr/fabulous/synth</span></code></p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">     set LUT_K 4</span>
<span class="go">     if {$argc &gt; 0} { set LUT_K [lindex $argv 0] }</span>
<span class="go">     yosys read_verilog -lib [file dirname [file normalize $argv0]]/prims_ff.v</span>
<span class="go">     yosys hierarchy -check -top [lindex $argv 1]</span>
<span class="go">     yosys proc</span>
<span class="go">     yosys flatten</span>
<span class="go">     yosys tribuf -logic</span>
<span class="go">     yosys deminout</span>
<span class="go">     yosys synth -run coarse</span>
<span class="go">     yosys memory_map</span>
<span class="go">     yosys opt -full</span>
<span class="go">     yosys techmap -map +/techmap.v</span>
<span class="go">     yosys opt -fast</span>
<span class="hll"><span class="go">     yosys dfflegalize -cell \$_DFF_P_ 0 -cell \$_DFFE_PP_ 0 -cell \$_SDFF_PP?_ 0 -cell \$_SDFFCE_PP?P_ 0 -cell \$_DLATCH_?_ x</span>
</span><span class="hll"><span class="go">     yosys techmap -map [file dirname [file normalize $argv0]]/ff_map.v</span>
</span><span class="go">     yosys opt_expr -mux_undef</span>
<span class="go">     yosys simplemap</span>
<span class="go">     yosys techmap -map [file dirname [file normalize $argv0]]/latches_map.v</span>
<span class="go">     yosys abc -lut $LUT_K -dress</span>
<span class="go">     yosys clean</span>
<span class="go">     yosys techmap -D LUT_K=$LUT_K -map [file dirname [file normalize $argv0]]/cells_map_ff.v</span>
<span class="go">     yosys clean</span>
<span class="go">     yosys hierarchy -check</span>
<span class="go">     yosys stat</span>

<span class="go">     if {$argc &gt; 1} { yosys write_json [lindex $argv 2] }</span>
</pre></div>
</div>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 83%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>File Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>prims_ff.v</p></td>
<td><p>Fabric primitives definition</p></td>
</tr>
<tr class="row-odd"><td><p>ff_map.v</p></td>
<td><p>Abitrary D-type Flip-flop with SET/RESET and ENABLE technology mapping</p></td>
</tr>
<tr class="row-even"><td><p>latches_map.v</p></td>
<td><p>Latches technology mapping</p></td>
</tr>
<tr class="row-odd"><td><p>cells_map_ff.v</p></td>
<td><p>LUT-4 technology mapping (can be modified to LUT-6)</p></td>
</tr>
</tbody>
</table>
<p>The <code class="docutils literal notranslate"><span class="pre">synth_fabulous_dffesr.tcl</span></code> is built for FABuloud version3. Compared to the previous two versions, the new version supports <em>ENABLE</em> and <em>SET/RESET</em> functions in D-type Flip-flops (DFF) (Line 14 and 15 of TCL script). Under line 14, Yosys represents cells <code class="docutils literal notranslate"><span class="pre">$_DFF_P_</span></code>, <code class="docutils literal notranslate"><span class="pre">$_DFFE_PP_</span></code>, <code class="docutils literal notranslate"><span class="pre">$_SDFF_PP?_</span></code> and <code class="docutils literal notranslate"><span class="pre">$_SDFFCE_PP?P_</span></code> for DFFs (More DFF cells definitions can be found in the
<a class="reference external" href="https://github.com/YosysHQ/yosys-manual-build/releases/download/manual/manual.pdf">Yosys manual</a>
Chapter 5.2). User should also define different types of DFF in the <code class="docutils literal notranslate"><span class="pre">ff_map.v</span></code> for DFF technology mapping.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 23%" />
<col style="width: 77%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>$_DFF_P_</p></td>
<td><p>Positive Clock edge DFF</p></td>
</tr>
<tr class="row-even"><td><p>$_DFFE_PP_</p></td>
<td><p>Positive Clock edge, High active Enable</p></td>
</tr>
<tr class="row-odd"><td><p>$_SDFF_PP?_</p></td>
<td><p>Positive Clock edge, High active Set/Reset</p></td>
</tr>
<tr class="row-even"><td><p>$_SDFFCE_PP?P_</p></td>
<td><p>Positive Clock edge, High active Enable and Set/Reset</p></td>
</tr>
</tbody>
</table>
<p>We have made a comparation synthesis between with and without <em>ENABLE</em> and <em>SET/RESET</em> DFF on benchmark <code class="docutils literal notranslate"><span class="pre">Murax</span> <span class="pre">core</span></code>, as shown below</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 5%" />
<col style="width: 5%" />
<col style="width: 5%" />
<col style="width: 5%" />
<col style="width: 9%" />
<col style="width: 6%" />
<col style="width: 7%" />
<col style="width: 8%" />
<col style="width: 8%" />
<col style="width: 9%" />
<col style="width: 9%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>LUT1</p></th>
<th class="head"><p>LUT2</p></th>
<th class="head"><p>LUT3</p></th>
<th class="head"><p>LUT4</p></th>
<th class="head"><p>LUT_total</p></th>
<th class="head"><p>LUTFF</p></th>
<th class="head"><p>LUTFF_E</p></th>
<th class="head"><p>LUTFF_SR</p></th>
<th class="head"><p>LUTFF_SS</p></th>
<th class="head"><p>LUTFF_ESR</p></th>
<th class="head"><p>LUTFF_ESS</p></th>
<th class="head"><p>RegFile_32x4</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Murax</p></td>
<td><p>4</p></td>
<td><p>335</p></td>
<td><p>1248</p></td>
<td><p>1195</p></td>
<td><p>2782</p></td>
<td><p>1361</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>Murax_dffesr</p></td>
<td><p>128</p></td>
<td><p>380</p></td>
<td><p>637</p></td>
<td><p>785</p></td>
<td><p>1930</p></td>
<td><p>233</p></td>
<td><p>841</p></td>
<td><p>86</p></td>
<td><p>7</p></td>
<td><p>174</p></td>
<td><p>20</p></td>
<td><p>12</p></td>
</tr>
</tbody>
</table>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Ps.
LUTFF    : DFF with no enable and no set/reset
LUTFF_E  : synchronous enable
LUTFF_SR : synchronous reset to 0
LUTFF_SS : synchronous set to 1
LUTFF_ESR: synchronous enable, synchronous reset to 0
LUTFF_ESS: synchronous enable, synchronous set to 1
</pre></div>
</div>
<p>Around 30% LUT resources can be saved by <em>ENABLE</em> and <em>SET/RESET</em> functions added, so we decide to support it in the version 3.</p>
</section>


        </div>
        <div class="side-doc-outline">
            <div class="side-doc-outline--content"> 
            </div>
        </div>

      <div class="clearer"></div>
    </div><div class="pagenation">
     <a id="button-prev" href="index.html" class="mdl-button mdl-js-button mdl-js-ripple-effect mdl-button--colored" role="botton" accesskey="P">
         <i class="pagenation-arrow-L material-icons">arrow_back</i>
         <div class="pagenation-text">
            <span class="pagenation-direction">Previous</span>
            <div>FPGA CAD-tool parameterization</div>
         </div>
     </a>
     <a id="button-next" href="nextpnr.html" class="mdl-button mdl-js-button mdl-js-ripple-effect mdl-button--colored" role="botton" accesskey="N">
        <i class="pagenation-arrow-R material-icons">arrow_forward</i>
        <div class="pagenation-text">
            <span class="pagenation-direction">Next</span>
            <div>Nextpnr models</div>
        </div>
     </a>
  </div>
        <footer class="mdl-mini-footer">
    <div class="mdl-mini-footer__left-section">
      <div class="mdl-logo">FABulous Dokumentation</div>
      <div>
        
        <ul>
<li class="toctree-l1"><a class="reference internal" href="../background.html">Background and Features</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Usage.html">Quick start</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../Building%20fabric.html">Building fabric</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../fabric_definition.html">Fabric definition</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ASIC/index.html">Fabric ASIC implementation</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="index.html">FPGA CAD-tool parameterization</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../FPGA-to-bitstream/index.html">RTL to Bitstream</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../simulation/index.html">Simulation and emulation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../references/index.html">Technical references</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../gallery/index.html">Chip Gallery</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../definitions.html">Definitions and abbreviations</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../contact.html">Team and contact</a></li>
<li class="toctree-l1"><a class="reference internal" href="../publications.html">Publications</a></li>
</ul>

      </div>
    </div>

    <div class="mdl-mini-footer__right-section">
        <div>&copy; Copyright 2021, University of Manchester.</div>
      <div>Generated by <a href="http://sphinx.pocoo.org/">Sphinx</a> 4.3.0 using <a href="https://github.com/myyasuda/sphinx_materialdesign_theme">sphinx_materialdesign_theme</a>.</div>
    </div>
</footer>
        </main>
    </div>
  </body>
</html>