
5. Printing statistics.

=== $paramod$05c8fffe832d3ad9cd67fde8bd0e8c7fec3dd69e\ldpc_ram_behav ===

   Number of wires:                 12
   Number of wire bits:            136
   Number of public wires:           8
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:         4352
   Number of processes:              0
   Number of cells:                  7
     $dff_17                         1
     $dff_8                          1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_17                         1
     $mux_8                          1

=== $paramod$15f2135f1cf1ff921bc82d687b6eb61508a42638\ldpc_ram_behav ===

   Number of wires:                 12
   Number of wire bits:            238
   Number of public wires:           8
   Number of public wire bits:     128
   Number of memories:               1
   Number of memory bits:         8704
   Number of processes:              0
   Number of cells:                  7
     $dff_34                         1
     $dff_8                          1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_34                         1
     $mux_8                          1

=== $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn ===

   Number of wires:                107
   Number of wire bits:            625
   Number of public wires:          79
   Number of public wire bits:     462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $add_9                          1
     $adff_1                        12
     $adff_10                        3
     $adff_6                         7
     $adff_8                         5
     $and_1                          5
     $eq_1                           1
     $eq_8                           1
     $logic_or_1                     1
     $lt_9                           1
     $mux_1                          1
     $mux_10                         3
     $mux_32                         2
     $mux_5                          1
     $mux_6                          2
     $mux_8                          2
     $ne_1                           1
     $not_1                          3
     $or_1                           2
     $reduce_bool_4                  1
     $sub_9                          2

=== ldpc_vncluster ===

   Number of wires:                 40
   Number of wire bits:            392
   Number of public wires:          40
   Number of public wire bits:     392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$05c8fffe832d3ad9cd67fde8bd0e8c7fec3dd69e\ldpc_ram_behav      1
     $paramod$15f2135f1cf1ff921bc82d687b6eb61508a42638\ldpc_ram_behav      1
     $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn      3

=== design hierarchy ===

   ldpc_vncluster                    1
     $paramod$05c8fffe832d3ad9cd67fde8bd0e8c7fec3dd69e\ldpc_ram_behav      1
     $paramod$15f2135f1cf1ff921bc82d687b6eb61508a42638\ldpc_ram_behav      1
     $paramod$8c1ce3194e684cb4d6f1da1d7eb7f84d0a1c0224\ldpc_vn      3

   Number of wires:                385
   Number of wire bits:           2641
   Number of public wires:         293
   Number of public wire bits:    1983
   Number of memories:               2
   Number of memory bits:        13056
   Number of processes:              0
   Number of cells:                185
     $add_9                          3
     $adff_1                        36
     $adff_10                        9
     $adff_6                        21
     $adff_8                        15
     $and_1                         15
     $dff_17                         1
     $dff_34                         1
     $dff_8                          2
     $eq_1                           3
     $eq_8                           3
     $logic_or_1                     3
     $lt_9                           3
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          5
     $mux_10                         9
     $mux_17                         1
     $mux_32                         6
     $mux_34                         1
     $mux_5                          3
     $mux_6                          6
     $mux_8                          8
     $ne_1                           3
     $not_1                          9
     $or_1                           6
     $reduce_bool_4                  3
     $sub_9                          6

