// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _blockP2_HH_
#define _blockP2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "phase2.h"
#include "blockP2_search_soudo.h"

namespace ap_rtl {

struct blockP2 : public sc_module {
    // Port declarations 318
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > URFtoDLF;
    sc_in< sc_lv<16> > FRtoBR;
    sc_in< sc_logic > parity;
    sc_in< sc_lv<16> > URtoUL;
    sc_in< sc_lv<16> > UBtoDF;
    sc_out< sc_lv<10> > P3Buffer_0_parity_address0;
    sc_out< sc_logic > P3Buffer_0_parity_ce0;
    sc_out< sc_logic > P3Buffer_0_parity_we0;
    sc_out< sc_lv<1> > P3Buffer_0_parity_d0;
    sc_in< sc_lv<1> > P3Buffer_0_parity_q0;
    sc_out< sc_lv<10> > P3Buffer_0_URFtoDLF_address0;
    sc_out< sc_logic > P3Buffer_0_URFtoDLF_ce0;
    sc_out< sc_logic > P3Buffer_0_URFtoDLF_we0;
    sc_out< sc_lv<16> > P3Buffer_0_URFtoDLF_d0;
    sc_in< sc_lv<16> > P3Buffer_0_URFtoDLF_q0;
    sc_out< sc_lv<10> > P3Buffer_0_FRtoBR_address0;
    sc_out< sc_logic > P3Buffer_0_FRtoBR_ce0;
    sc_out< sc_logic > P3Buffer_0_FRtoBR_we0;
    sc_out< sc_lv<16> > P3Buffer_0_FRtoBR_d0;
    sc_in< sc_lv<16> > P3Buffer_0_FRtoBR_q0;
    sc_out< sc_lv<10> > P3Buffer_0_URtoDF_address0;
    sc_out< sc_logic > P3Buffer_0_URtoDF_ce0;
    sc_out< sc_logic > P3Buffer_0_URtoDF_we0;
    sc_out< sc_lv<16> > P3Buffer_0_URtoDF_d0;
    sc_in< sc_lv<16> > P3Buffer_0_URtoDF_q0;
    sc_out< sc_lv<10> > P3Buffer_0_n_address0;
    sc_out< sc_logic > P3Buffer_0_n_ce0;
    sc_out< sc_logic > P3Buffer_0_n_we0;
    sc_out< sc_lv<8> > P3Buffer_0_n_d0;
    sc_in< sc_lv<8> > P3Buffer_0_n_q0;
    sc_out< sc_lv<15> > P3Buffer_0_i_address0;
    sc_out< sc_logic > P3Buffer_0_i_ce0;
    sc_out< sc_logic > P3Buffer_0_i_we0;
    sc_out< sc_lv<8> > P3Buffer_0_i_d0;
    sc_in< sc_lv<8> > P3Buffer_0_i_q0;
    sc_out< sc_lv<15> > P3Buffer_0_i_address1;
    sc_out< sc_logic > P3Buffer_0_i_ce1;
    sc_out< sc_logic > P3Buffer_0_i_we1;
    sc_out< sc_lv<8> > P3Buffer_0_i_d1;
    sc_in< sc_lv<8> > P3Buffer_0_i_q1;
    sc_in< sc_lv<8> > maxDepth;
    sc_out< sc_lv<8> > encode_length;
    sc_out< sc_logic > encode_length_ap_vld;
    sc_out< sc_lv<5> > encode_array_address0;
    sc_out< sc_logic > encode_array_ce0;
    sc_out< sc_logic > encode_array_we0;
    sc_out< sc_lv<8> > encode_array_d0;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_AWVALID;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_AWREADY;
    sc_out< sc_lv<32> > m_axi_FRtoBR_Move2_AWADDR;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_AWID;
    sc_out< sc_lv<32> > m_axi_FRtoBR_Move2_AWLEN;
    sc_out< sc_lv<3> > m_axi_FRtoBR_Move2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_AWBURST;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_FRtoBR_Move2_AWPROT;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_AWQOS;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_AWREGION;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_AWUSER;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_WVALID;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_WREADY;
    sc_out< sc_lv<16> > m_axi_FRtoBR_Move2_WDATA;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_WSTRB;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_WLAST;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_WID;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_WUSER;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_ARVALID;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_ARREADY;
    sc_out< sc_lv<32> > m_axi_FRtoBR_Move2_ARADDR;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_ARID;
    sc_out< sc_lv<32> > m_axi_FRtoBR_Move2_ARLEN;
    sc_out< sc_lv<3> > m_axi_FRtoBR_Move2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_ARBURST;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_FRtoBR_Move2_ARPROT;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_ARQOS;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_ARREGION;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_ARUSER;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_RVALID;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_RREADY;
    sc_in< sc_lv<16> > m_axi_FRtoBR_Move2_RDATA;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_RLAST;
    sc_in< sc_lv<1> > m_axi_FRtoBR_Move2_RID;
    sc_in< sc_lv<1> > m_axi_FRtoBR_Move2_RUSER;
    sc_in< sc_lv<2> > m_axi_FRtoBR_Move2_RRESP;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_BVALID;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_BREADY;
    sc_in< sc_lv<2> > m_axi_FRtoBR_Move2_BRESP;
    sc_in< sc_lv<1> > m_axi_FRtoBR_Move2_BID;
    sc_in< sc_lv<1> > m_axi_FRtoBR_Move2_BUSER;
    sc_in< sc_lv<31> > FRtoBR_Move2_offset;
    sc_out< sc_logic > m_axi_URFtoDLF_Move2_AWVALID;
    sc_in< sc_logic > m_axi_URFtoDLF_Move2_AWREADY;
    sc_out< sc_lv<32> > m_axi_URFtoDLF_Move2_AWADDR;
    sc_out< sc_lv<1> > m_axi_URFtoDLF_Move2_AWID;
    sc_out< sc_lv<32> > m_axi_URFtoDLF_Move2_AWLEN;
    sc_out< sc_lv<3> > m_axi_URFtoDLF_Move2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_URFtoDLF_Move2_AWBURST;
    sc_out< sc_lv<2> > m_axi_URFtoDLF_Move2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_URFtoDLF_Move2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_URFtoDLF_Move2_AWPROT;
    sc_out< sc_lv<4> > m_axi_URFtoDLF_Move2_AWQOS;
    sc_out< sc_lv<4> > m_axi_URFtoDLF_Move2_AWREGION;
    sc_out< sc_lv<1> > m_axi_URFtoDLF_Move2_AWUSER;
    sc_out< sc_logic > m_axi_URFtoDLF_Move2_WVALID;
    sc_in< sc_logic > m_axi_URFtoDLF_Move2_WREADY;
    sc_out< sc_lv<16> > m_axi_URFtoDLF_Move2_WDATA;
    sc_out< sc_lv<2> > m_axi_URFtoDLF_Move2_WSTRB;
    sc_out< sc_logic > m_axi_URFtoDLF_Move2_WLAST;
    sc_out< sc_lv<1> > m_axi_URFtoDLF_Move2_WID;
    sc_out< sc_lv<1> > m_axi_URFtoDLF_Move2_WUSER;
    sc_out< sc_logic > m_axi_URFtoDLF_Move2_ARVALID;
    sc_in< sc_logic > m_axi_URFtoDLF_Move2_ARREADY;
    sc_out< sc_lv<32> > m_axi_URFtoDLF_Move2_ARADDR;
    sc_out< sc_lv<1> > m_axi_URFtoDLF_Move2_ARID;
    sc_out< sc_lv<32> > m_axi_URFtoDLF_Move2_ARLEN;
    sc_out< sc_lv<3> > m_axi_URFtoDLF_Move2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_URFtoDLF_Move2_ARBURST;
    sc_out< sc_lv<2> > m_axi_URFtoDLF_Move2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_URFtoDLF_Move2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_URFtoDLF_Move2_ARPROT;
    sc_out< sc_lv<4> > m_axi_URFtoDLF_Move2_ARQOS;
    sc_out< sc_lv<4> > m_axi_URFtoDLF_Move2_ARREGION;
    sc_out< sc_lv<1> > m_axi_URFtoDLF_Move2_ARUSER;
    sc_in< sc_logic > m_axi_URFtoDLF_Move2_RVALID;
    sc_out< sc_logic > m_axi_URFtoDLF_Move2_RREADY;
    sc_in< sc_lv<16> > m_axi_URFtoDLF_Move2_RDATA;
    sc_in< sc_logic > m_axi_URFtoDLF_Move2_RLAST;
    sc_in< sc_lv<1> > m_axi_URFtoDLF_Move2_RID;
    sc_in< sc_lv<1> > m_axi_URFtoDLF_Move2_RUSER;
    sc_in< sc_lv<2> > m_axi_URFtoDLF_Move2_RRESP;
    sc_in< sc_logic > m_axi_URFtoDLF_Move2_BVALID;
    sc_out< sc_logic > m_axi_URFtoDLF_Move2_BREADY;
    sc_in< sc_lv<2> > m_axi_URFtoDLF_Move2_BRESP;
    sc_in< sc_lv<1> > m_axi_URFtoDLF_Move2_BID;
    sc_in< sc_lv<1> > m_axi_URFtoDLF_Move2_BUSER;
    sc_in< sc_lv<31> > URFtoDLF_Move2_offset;
    sc_out< sc_logic > m_axi_URtoDF_Move2_AWVALID;
    sc_in< sc_logic > m_axi_URtoDF_Move2_AWREADY;
    sc_out< sc_lv<32> > m_axi_URtoDF_Move2_AWADDR;
    sc_out< sc_lv<1> > m_axi_URtoDF_Move2_AWID;
    sc_out< sc_lv<32> > m_axi_URtoDF_Move2_AWLEN;
    sc_out< sc_lv<3> > m_axi_URtoDF_Move2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_URtoDF_Move2_AWBURST;
    sc_out< sc_lv<2> > m_axi_URtoDF_Move2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_URtoDF_Move2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_URtoDF_Move2_AWPROT;
    sc_out< sc_lv<4> > m_axi_URtoDF_Move2_AWQOS;
    sc_out< sc_lv<4> > m_axi_URtoDF_Move2_AWREGION;
    sc_out< sc_lv<1> > m_axi_URtoDF_Move2_AWUSER;
    sc_out< sc_logic > m_axi_URtoDF_Move2_WVALID;
    sc_in< sc_logic > m_axi_URtoDF_Move2_WREADY;
    sc_out< sc_lv<16> > m_axi_URtoDF_Move2_WDATA;
    sc_out< sc_lv<2> > m_axi_URtoDF_Move2_WSTRB;
    sc_out< sc_logic > m_axi_URtoDF_Move2_WLAST;
    sc_out< sc_lv<1> > m_axi_URtoDF_Move2_WID;
    sc_out< sc_lv<1> > m_axi_URtoDF_Move2_WUSER;
    sc_out< sc_logic > m_axi_URtoDF_Move2_ARVALID;
    sc_in< sc_logic > m_axi_URtoDF_Move2_ARREADY;
    sc_out< sc_lv<32> > m_axi_URtoDF_Move2_ARADDR;
    sc_out< sc_lv<1> > m_axi_URtoDF_Move2_ARID;
    sc_out< sc_lv<32> > m_axi_URtoDF_Move2_ARLEN;
    sc_out< sc_lv<3> > m_axi_URtoDF_Move2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_URtoDF_Move2_ARBURST;
    sc_out< sc_lv<2> > m_axi_URtoDF_Move2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_URtoDF_Move2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_URtoDF_Move2_ARPROT;
    sc_out< sc_lv<4> > m_axi_URtoDF_Move2_ARQOS;
    sc_out< sc_lv<4> > m_axi_URtoDF_Move2_ARREGION;
    sc_out< sc_lv<1> > m_axi_URtoDF_Move2_ARUSER;
    sc_in< sc_logic > m_axi_URtoDF_Move2_RVALID;
    sc_out< sc_logic > m_axi_URtoDF_Move2_RREADY;
    sc_in< sc_lv<16> > m_axi_URtoDF_Move2_RDATA;
    sc_in< sc_logic > m_axi_URtoDF_Move2_RLAST;
    sc_in< sc_lv<1> > m_axi_URtoDF_Move2_RID;
    sc_in< sc_lv<1> > m_axi_URtoDF_Move2_RUSER;
    sc_in< sc_lv<2> > m_axi_URtoDF_Move2_RRESP;
    sc_in< sc_logic > m_axi_URtoDF_Move2_BVALID;
    sc_out< sc_logic > m_axi_URtoDF_Move2_BREADY;
    sc_in< sc_lv<2> > m_axi_URtoDF_Move2_BRESP;
    sc_in< sc_lv<1> > m_axi_URtoDF_Move2_BID;
    sc_in< sc_lv<1> > m_axi_URtoDF_Move2_BUSER;
    sc_in< sc_lv<31> > URtoDF_Move2_offset;
    sc_in< sc_lv<31> > URtoUL_Move2_offset;
    sc_in< sc_lv<31> > UBtoDF_Move2_offset;
    sc_in< sc_lv<31> > MergeURtoULandUBtoDF2_offset;
    sc_in< sc_lv<31> > Slice_URFtoDLF_Parity_Prun2_offset;
    sc_in< sc_lv<31> > Slice_URtoDF_Parity_Prun2_offset;
    sc_in< sc_lv<16> > P2Buffer_V_flip_dout;
    sc_in< sc_logic > P2Buffer_V_flip_empty_n;
    sc_out< sc_logic > P2Buffer_V_flip_read;
    sc_in< sc_lv<16> > P2Buffer_V_twist_dout;
    sc_in< sc_logic > P2Buffer_V_twist_empty_n;
    sc_out< sc_logic > P2Buffer_V_twist_read;
    sc_in< sc_lv<16> > P2Buffer_V_slice_dout;
    sc_in< sc_logic > P2Buffer_V_slice_empty_n;
    sc_out< sc_logic > P2Buffer_V_slice_read;
    sc_in< sc_lv<1> > P2Buffer_V_parity_dout;
    sc_in< sc_logic > P2Buffer_V_parity_empty_n;
    sc_out< sc_logic > P2Buffer_V_parity_read;
    sc_in< sc_lv<16> > P2Buffer_V_URFtoDLF_dout;
    sc_in< sc_logic > P2Buffer_V_URFtoDLF_empty_n;
    sc_out< sc_logic > P2Buffer_V_URFtoDLF_read;
    sc_in< sc_lv<16> > P2Buffer_V_FRtoBR_dout;
    sc_in< sc_logic > P2Buffer_V_FRtoBR_empty_n;
    sc_out< sc_logic > P2Buffer_V_FRtoBR_read;
    sc_in< sc_lv<16> > P2Buffer_V_URtoDF_dout;
    sc_in< sc_logic > P2Buffer_V_URtoDF_empty_n;
    sc_out< sc_logic > P2Buffer_V_URtoDF_read;
    sc_in< sc_lv<8> > P2Buffer_V_depthPhas_dout;
    sc_in< sc_logic > P2Buffer_V_depthPhas_empty_n;
    sc_out< sc_logic > P2Buffer_V_depthPhas_read;
    sc_in< sc_lv<8> > P2Buffer_V_n_dout;
    sc_in< sc_logic > P2Buffer_V_n_empty_n;
    sc_out< sc_logic > P2Buffer_V_n_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_0_dout;
    sc_in< sc_logic > P2Buffer_V_i_0_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_0_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_1_dout;
    sc_in< sc_logic > P2Buffer_V_i_1_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_1_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_2_dout;
    sc_in< sc_logic > P2Buffer_V_i_2_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_2_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_3_dout;
    sc_in< sc_logic > P2Buffer_V_i_3_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_3_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_4_dout;
    sc_in< sc_logic > P2Buffer_V_i_4_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_4_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_5_dout;
    sc_in< sc_logic > P2Buffer_V_i_5_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_5_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_6_dout;
    sc_in< sc_logic > P2Buffer_V_i_6_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_6_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_7_dout;
    sc_in< sc_logic > P2Buffer_V_i_7_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_7_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_8_dout;
    sc_in< sc_logic > P2Buffer_V_i_8_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_8_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_9_dout;
    sc_in< sc_logic > P2Buffer_V_i_9_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_9_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_10_dout;
    sc_in< sc_logic > P2Buffer_V_i_10_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_10_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_11_dout;
    sc_in< sc_logic > P2Buffer_V_i_11_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_11_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_12_dout;
    sc_in< sc_logic > P2Buffer_V_i_12_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_12_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_13_dout;
    sc_in< sc_logic > P2Buffer_V_i_13_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_13_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_14_dout;
    sc_in< sc_logic > P2Buffer_V_i_14_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_14_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_15_dout;
    sc_in< sc_logic > P2Buffer_V_i_15_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_15_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_16_dout;
    sc_in< sc_logic > P2Buffer_V_i_16_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_16_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_17_dout;
    sc_in< sc_logic > P2Buffer_V_i_17_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_17_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_18_dout;
    sc_in< sc_logic > P2Buffer_V_i_18_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_18_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_19_dout;
    sc_in< sc_logic > P2Buffer_V_i_19_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_19_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_20_dout;
    sc_in< sc_logic > P2Buffer_V_i_20_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_20_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_21_dout;
    sc_in< sc_logic > P2Buffer_V_i_21_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_21_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_22_dout;
    sc_in< sc_logic > P2Buffer_V_i_22_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_22_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_23_dout;
    sc_in< sc_logic > P2Buffer_V_i_23_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_23_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_24_dout;
    sc_in< sc_logic > P2Buffer_V_i_24_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_24_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_25_dout;
    sc_in< sc_logic > P2Buffer_V_i_25_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_25_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_26_dout;
    sc_in< sc_logic > P2Buffer_V_i_26_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_26_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_27_dout;
    sc_in< sc_logic > P2Buffer_V_i_27_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_27_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_28_dout;
    sc_in< sc_logic > P2Buffer_V_i_28_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_28_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_29_dout;
    sc_in< sc_logic > P2Buffer_V_i_29_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_29_read;
    sc_in< sc_lv<8> > P2Buffer_V_i_30_dout;
    sc_in< sc_logic > P2Buffer_V_i_30_empty_n;
    sc_out< sc_logic > P2Buffer_V_i_30_read;
    sc_out< sc_lv<32> > a;
    sc_out< sc_logic > a_ap_vld;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const1;


    // Module declarations
    blockP2(sc_module_name name);
    SC_HAS_PROCESS(blockP2);

    ~blockP2();

    sc_trace_file* mVcdFile;

    blockP2_search_soudo* search_sol_i_U;
    phase2* grp_phase2_fu_967;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > search_sol_i_address0;
    sc_signal< sc_logic > search_sol_i_ce0;
    sc_signal< sc_logic > search_sol_i_we0;
    sc_signal< sc_lv<8> > search_sol_i_q0;
    sc_signal< sc_lv<5> > search_sol_i_address1;
    sc_signal< sc_logic > search_sol_i_ce1;
    sc_signal< sc_lv<8> > search_sol_i_q1;
    sc_signal< sc_lv<8> > search_sol_depthPhas;
    sc_signal< sc_lv<8> > s_fu_1103_p1;
    sc_signal< sc_lv<8> > s_reg_1424;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_phase2_fu_967_ap_idle;
    sc_signal< sc_logic > grp_phase2_fu_967_ap_ready;
    sc_signal< sc_logic > grp_phase2_fu_967_ap_done;
    sc_signal< sc_lv<1> > tmp_180_fu_1107_p3;
    sc_signal< sc_lv<1> > tmp_180_reg_1431;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > tmp_217_fu_1139_p2;
    sc_signal< sc_lv<1> > tmp_217_reg_1445;
    sc_signal< sc_lv<17> > tmp_181_fu_1154_p1;
    sc_signal< sc_lv<17> > tmp_181_reg_1449;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_182_reg_1454;
    sc_signal< sc_lv<8> > tmp_184_reg_1460;
    sc_signal< sc_lv<17> > tmp_187_fu_1186_p1;
    sc_signal< sc_lv<17> > tmp_187_reg_1465;
    sc_signal< sc_lv<1> > tmp_188_reg_1470;
    sc_signal< sc_lv<8> > tmp_190_reg_1476;
    sc_signal< sc_lv<7> > tmp_223_fu_1251_p3;
    sc_signal< sc_lv<7> > tmp_223_reg_1481;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<7> > tmp_226_fu_1301_p3;
    sc_signal< sc_lv<7> > tmp_226_reg_1487;
    sc_signal< sc_lv<1> > or_cond_fu_1322_p2;
    sc_signal< sc_lv<1> > or_cond_reg_1493;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<7> > i_fu_1337_p2;
    sc_signal< sc_lv<7> > i_reg_1503;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > tmp_i_45_fu_1343_p1;
    sc_signal< sc_lv<64> > tmp_i_45_reg_1508;
    sc_signal< sc_lv<1> > tmp_i_fu_1332_p2;
    sc_signal< sc_logic > grp_phase2_fu_967_ap_start;
    sc_signal< sc_lv<10> > grp_phase2_fu_967_P3Buffer_0_parity_address0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_parity_ce0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_parity_we0;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_P3Buffer_0_parity_d0;
    sc_signal< sc_lv<10> > grp_phase2_fu_967_P3Buffer_0_URFtoDLF_address0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_URFtoDLF_ce0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_URFtoDLF_we0;
    sc_signal< sc_lv<16> > grp_phase2_fu_967_P3Buffer_0_URFtoDLF_d0;
    sc_signal< sc_lv<10> > grp_phase2_fu_967_P3Buffer_0_FRtoBR_address0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_FRtoBR_ce0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_FRtoBR_we0;
    sc_signal< sc_lv<16> > grp_phase2_fu_967_P3Buffer_0_FRtoBR_d0;
    sc_signal< sc_lv<10> > grp_phase2_fu_967_P3Buffer_0_URtoDF_address0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_URtoDF_ce0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_URtoDF_we0;
    sc_signal< sc_lv<16> > grp_phase2_fu_967_P3Buffer_0_URtoDF_d0;
    sc_signal< sc_lv<10> > grp_phase2_fu_967_P3Buffer_0_n_address0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_n_ce0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_n_we0;
    sc_signal< sc_lv<8> > grp_phase2_fu_967_P3Buffer_0_n_d0;
    sc_signal< sc_lv<15> > grp_phase2_fu_967_P3Buffer_0_i_address0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_i_ce0;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_i_we0;
    sc_signal< sc_lv<8> > grp_phase2_fu_967_P3Buffer_0_i_d0;
    sc_signal< sc_lv<15> > grp_phase2_fu_967_P3Buffer_0_i_address1;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_i_ce1;
    sc_signal< sc_logic > grp_phase2_fu_967_P3Buffer_0_i_we1;
    sc_signal< sc_lv<8> > grp_phase2_fu_967_P3Buffer_0_i_d1;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWVALID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWADDR;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWLEN;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWSIZE;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWBURST;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWLOCK;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWCACHE;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWPROT;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWQOS;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWREGION;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_AWUSER;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_FRtoBR_Move2_WVALID;
    sc_signal< sc_lv<16> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_WDATA;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_WSTRB;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_FRtoBR_Move2_WLAST;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_WID;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_WUSER;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARVALID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARADDR;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARLEN;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARSIZE;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARBURST;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARLOCK;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARCACHE;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARPROT;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARQOS;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARREGION;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_FRtoBR_Move2_ARUSER;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_FRtoBR_Move2_RREADY;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_FRtoBR_Move2_BREADY;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWVALID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWADDR;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWLEN;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWSIZE;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWBURST;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWLOCK;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWCACHE;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWPROT;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWQOS;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWREGION;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_AWUSER;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_WVALID;
    sc_signal< sc_lv<16> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_WDATA;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_WSTRB;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_WLAST;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_WID;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_WUSER;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARVALID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARADDR;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARLEN;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARSIZE;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARBURST;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARLOCK;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARCACHE;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARPROT;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARQOS;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARREGION;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_ARUSER;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_RREADY;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URFtoDLF_Move2_BREADY;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWVALID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWADDR;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWLEN;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWSIZE;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWBURST;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWLOCK;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWCACHE;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWPROT;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWQOS;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWREGION;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URtoDF_Move2_AWUSER;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URtoDF_Move2_WVALID;
    sc_signal< sc_lv<16> > grp_phase2_fu_967_m_axi_URtoDF_Move2_WDATA;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URtoDF_Move2_WSTRB;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URtoDF_Move2_WLAST;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URtoDF_Move2_WID;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URtoDF_Move2_WUSER;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARVALID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARADDR;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARID;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARLEN;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARSIZE;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARBURST;
    sc_signal< sc_lv<2> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARLOCK;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARCACHE;
    sc_signal< sc_lv<3> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARPROT;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARQOS;
    sc_signal< sc_lv<4> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARREGION;
    sc_signal< sc_lv<1> > grp_phase2_fu_967_m_axi_URtoDF_Move2_ARUSER;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URtoDF_Move2_RREADY;
    sc_signal< sc_logic > grp_phase2_fu_967_m_axi_URtoDF_Move2_BREADY;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_flip_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_twist_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_slice_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_parity_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_URFtoDLF_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_FRtoBR_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_URtoDF_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_depthPhas_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_n_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_0_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_1_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_2_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_3_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_4_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_5_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_6_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_7_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_8_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_9_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_10_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_11_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_12_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_13_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_14_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_15_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_16_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_17_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_18_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_19_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_20_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_21_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_22_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_23_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_24_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_25_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_26_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_27_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_28_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_29_read;
    sc_signal< sc_logic > grp_phase2_fu_967_P2Buffer_V_i_30_read;
    sc_signal< sc_lv<5> > grp_phase2_fu_967_search_sol_i_address0;
    sc_signal< sc_logic > grp_phase2_fu_967_search_sol_i_ce0;
    sc_signal< sc_logic > grp_phase2_fu_967_search_sol_i_we0;
    sc_signal< sc_lv<8> > grp_phase2_fu_967_search_sol_i_d0;
    sc_signal< sc_lv<8> > grp_phase2_fu_967_search_sol_depthPhas;
    sc_signal< sc_logic > grp_phase2_fu_967_search_sol_depthPhas_ap_vld;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_a;
    sc_signal< sc_logic > grp_phase2_fu_967_a_ap_vld;
    sc_signal< sc_lv<32> > grp_phase2_fu_967_ap_return;
    sc_signal< sc_lv<7> > i_i_reg_956;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_phase2_fu_967_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > tmp_215_fu_1129_p1;
    sc_signal< sc_lv<64> > tmp_216_fu_1134_p1;
    sc_signal< sc_lv<1> > tmp_1_nbreadreq_fu_816_p42;
    sc_signal< sc_lv<8> > tmp_258_cast_fu_1119_p0;
    sc_signal< sc_lv<9> > tmp_258_cast_fu_1119_p1;
    sc_signal< sc_lv<9> > tmp_214_fu_1123_p2;
    sc_signal< sc_lv<8> > tmp_216_fu_1134_p0;
    sc_signal< sc_lv<8> > tmp_217_fu_1139_p1;
    sc_signal< sc_lv<8> > sext8_cast_fu_1144_p0;
    sc_signal< sc_lv<8> > mul9_fu_1148_p1;
    sc_signal< sc_lv<18> > mul9_fu_1148_p2;
    sc_signal< sc_lv<8> > tmp_182_fu_1158_p1;
    sc_signal< sc_lv<8> > sext_cast_fu_1176_p0;
    sc_signal< sc_lv<8> > mul_fu_1180_p1;
    sc_signal< sc_lv<18> > mul_fu_1180_p2;
    sc_signal< sc_lv<8> > tmp_188_fu_1190_p1;
    sc_signal< sc_lv<17> > neg_mul2_fu_1208_p2;
    sc_signal< sc_lv<7> > tmp_183_fu_1213_p4;
    sc_signal< sc_lv<9> > tmp_221_fu_1223_p1;
    sc_signal< sc_lv<9> > tmp_222_fu_1227_p1;
    sc_signal< sc_lv<9> > p_v_fu_1230_p3;
    sc_signal< sc_lv<7> > tmp_185_fu_1237_p1;
    sc_signal< sc_lv<7> > neg_ti2_fu_1241_p2;
    sc_signal< sc_lv<7> > tmp_186_fu_1247_p1;
    sc_signal< sc_lv<17> > neg_mul_fu_1258_p2;
    sc_signal< sc_lv<7> > tmp_189_fu_1263_p4;
    sc_signal< sc_lv<9> > tmp_224_fu_1273_p1;
    sc_signal< sc_lv<9> > tmp_225_fu_1277_p1;
    sc_signal< sc_lv<9> > p_v1_fu_1280_p3;
    sc_signal< sc_lv<7> > tmp_191_fu_1287_p1;
    sc_signal< sc_lv<7> > neg_ti_fu_1291_p2;
    sc_signal< sc_lv<7> > tmp_192_fu_1297_p1;
    sc_signal< sc_lv<7> > tmp_219_fu_1312_p2;
    sc_signal< sc_lv<1> > tmp_218_fu_1308_p2;
    sc_signal< sc_lv<1> > tmp_220_fu_1317_p2;
    sc_signal< sc_lv<8> > i_i_cast_fu_1328_p1;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFE;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<18> ap_const_lv18_156;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_P2Buffer_V_FRtoBR_read();
    void thread_P2Buffer_V_URFtoDLF_read();
    void thread_P2Buffer_V_URtoDF_read();
    void thread_P2Buffer_V_depthPhas_read();
    void thread_P2Buffer_V_flip_read();
    void thread_P2Buffer_V_i_0_read();
    void thread_P2Buffer_V_i_10_read();
    void thread_P2Buffer_V_i_11_read();
    void thread_P2Buffer_V_i_12_read();
    void thread_P2Buffer_V_i_13_read();
    void thread_P2Buffer_V_i_14_read();
    void thread_P2Buffer_V_i_15_read();
    void thread_P2Buffer_V_i_16_read();
    void thread_P2Buffer_V_i_17_read();
    void thread_P2Buffer_V_i_18_read();
    void thread_P2Buffer_V_i_19_read();
    void thread_P2Buffer_V_i_1_read();
    void thread_P2Buffer_V_i_20_read();
    void thread_P2Buffer_V_i_21_read();
    void thread_P2Buffer_V_i_22_read();
    void thread_P2Buffer_V_i_23_read();
    void thread_P2Buffer_V_i_24_read();
    void thread_P2Buffer_V_i_25_read();
    void thread_P2Buffer_V_i_26_read();
    void thread_P2Buffer_V_i_27_read();
    void thread_P2Buffer_V_i_28_read();
    void thread_P2Buffer_V_i_29_read();
    void thread_P2Buffer_V_i_2_read();
    void thread_P2Buffer_V_i_30_read();
    void thread_P2Buffer_V_i_3_read();
    void thread_P2Buffer_V_i_4_read();
    void thread_P2Buffer_V_i_5_read();
    void thread_P2Buffer_V_i_6_read();
    void thread_P2Buffer_V_i_7_read();
    void thread_P2Buffer_V_i_8_read();
    void thread_P2Buffer_V_i_9_read();
    void thread_P2Buffer_V_n_read();
    void thread_P2Buffer_V_parity_read();
    void thread_P2Buffer_V_slice_read();
    void thread_P2Buffer_V_twist_read();
    void thread_P3Buffer_0_FRtoBR_address0();
    void thread_P3Buffer_0_FRtoBR_ce0();
    void thread_P3Buffer_0_FRtoBR_d0();
    void thread_P3Buffer_0_FRtoBR_we0();
    void thread_P3Buffer_0_URFtoDLF_address0();
    void thread_P3Buffer_0_URFtoDLF_ce0();
    void thread_P3Buffer_0_URFtoDLF_d0();
    void thread_P3Buffer_0_URFtoDLF_we0();
    void thread_P3Buffer_0_URtoDF_address0();
    void thread_P3Buffer_0_URtoDF_ce0();
    void thread_P3Buffer_0_URtoDF_d0();
    void thread_P3Buffer_0_URtoDF_we0();
    void thread_P3Buffer_0_i_address0();
    void thread_P3Buffer_0_i_address1();
    void thread_P3Buffer_0_i_ce0();
    void thread_P3Buffer_0_i_ce1();
    void thread_P3Buffer_0_i_d0();
    void thread_P3Buffer_0_i_d1();
    void thread_P3Buffer_0_i_we0();
    void thread_P3Buffer_0_i_we1();
    void thread_P3Buffer_0_n_address0();
    void thread_P3Buffer_0_n_ce0();
    void thread_P3Buffer_0_n_d0();
    void thread_P3Buffer_0_n_we0();
    void thread_P3Buffer_0_parity_address0();
    void thread_P3Buffer_0_parity_ce0();
    void thread_P3Buffer_0_parity_d0();
    void thread_P3Buffer_0_parity_we0();
    void thread_a();
    void thread_a_ap_vld();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_encode_array_address0();
    void thread_encode_array_ce0();
    void thread_encode_array_d0();
    void thread_encode_array_we0();
    void thread_encode_length();
    void thread_encode_length_ap_vld();
    void thread_grp_phase2_fu_967_ap_start();
    void thread_i_fu_1337_p2();
    void thread_i_i_cast_fu_1328_p1();
    void thread_m_axi_FRtoBR_Move2_ARADDR();
    void thread_m_axi_FRtoBR_Move2_ARBURST();
    void thread_m_axi_FRtoBR_Move2_ARCACHE();
    void thread_m_axi_FRtoBR_Move2_ARID();
    void thread_m_axi_FRtoBR_Move2_ARLEN();
    void thread_m_axi_FRtoBR_Move2_ARLOCK();
    void thread_m_axi_FRtoBR_Move2_ARPROT();
    void thread_m_axi_FRtoBR_Move2_ARQOS();
    void thread_m_axi_FRtoBR_Move2_ARREGION();
    void thread_m_axi_FRtoBR_Move2_ARSIZE();
    void thread_m_axi_FRtoBR_Move2_ARUSER();
    void thread_m_axi_FRtoBR_Move2_ARVALID();
    void thread_m_axi_FRtoBR_Move2_AWADDR();
    void thread_m_axi_FRtoBR_Move2_AWBURST();
    void thread_m_axi_FRtoBR_Move2_AWCACHE();
    void thread_m_axi_FRtoBR_Move2_AWID();
    void thread_m_axi_FRtoBR_Move2_AWLEN();
    void thread_m_axi_FRtoBR_Move2_AWLOCK();
    void thread_m_axi_FRtoBR_Move2_AWPROT();
    void thread_m_axi_FRtoBR_Move2_AWQOS();
    void thread_m_axi_FRtoBR_Move2_AWREGION();
    void thread_m_axi_FRtoBR_Move2_AWSIZE();
    void thread_m_axi_FRtoBR_Move2_AWUSER();
    void thread_m_axi_FRtoBR_Move2_AWVALID();
    void thread_m_axi_FRtoBR_Move2_BREADY();
    void thread_m_axi_FRtoBR_Move2_RREADY();
    void thread_m_axi_FRtoBR_Move2_WDATA();
    void thread_m_axi_FRtoBR_Move2_WID();
    void thread_m_axi_FRtoBR_Move2_WLAST();
    void thread_m_axi_FRtoBR_Move2_WSTRB();
    void thread_m_axi_FRtoBR_Move2_WUSER();
    void thread_m_axi_FRtoBR_Move2_WVALID();
    void thread_m_axi_URFtoDLF_Move2_ARADDR();
    void thread_m_axi_URFtoDLF_Move2_ARBURST();
    void thread_m_axi_URFtoDLF_Move2_ARCACHE();
    void thread_m_axi_URFtoDLF_Move2_ARID();
    void thread_m_axi_URFtoDLF_Move2_ARLEN();
    void thread_m_axi_URFtoDLF_Move2_ARLOCK();
    void thread_m_axi_URFtoDLF_Move2_ARPROT();
    void thread_m_axi_URFtoDLF_Move2_ARQOS();
    void thread_m_axi_URFtoDLF_Move2_ARREGION();
    void thread_m_axi_URFtoDLF_Move2_ARSIZE();
    void thread_m_axi_URFtoDLF_Move2_ARUSER();
    void thread_m_axi_URFtoDLF_Move2_ARVALID();
    void thread_m_axi_URFtoDLF_Move2_AWADDR();
    void thread_m_axi_URFtoDLF_Move2_AWBURST();
    void thread_m_axi_URFtoDLF_Move2_AWCACHE();
    void thread_m_axi_URFtoDLF_Move2_AWID();
    void thread_m_axi_URFtoDLF_Move2_AWLEN();
    void thread_m_axi_URFtoDLF_Move2_AWLOCK();
    void thread_m_axi_URFtoDLF_Move2_AWPROT();
    void thread_m_axi_URFtoDLF_Move2_AWQOS();
    void thread_m_axi_URFtoDLF_Move2_AWREGION();
    void thread_m_axi_URFtoDLF_Move2_AWSIZE();
    void thread_m_axi_URFtoDLF_Move2_AWUSER();
    void thread_m_axi_URFtoDLF_Move2_AWVALID();
    void thread_m_axi_URFtoDLF_Move2_BREADY();
    void thread_m_axi_URFtoDLF_Move2_RREADY();
    void thread_m_axi_URFtoDLF_Move2_WDATA();
    void thread_m_axi_URFtoDLF_Move2_WID();
    void thread_m_axi_URFtoDLF_Move2_WLAST();
    void thread_m_axi_URFtoDLF_Move2_WSTRB();
    void thread_m_axi_URFtoDLF_Move2_WUSER();
    void thread_m_axi_URFtoDLF_Move2_WVALID();
    void thread_m_axi_URtoDF_Move2_ARADDR();
    void thread_m_axi_URtoDF_Move2_ARBURST();
    void thread_m_axi_URtoDF_Move2_ARCACHE();
    void thread_m_axi_URtoDF_Move2_ARID();
    void thread_m_axi_URtoDF_Move2_ARLEN();
    void thread_m_axi_URtoDF_Move2_ARLOCK();
    void thread_m_axi_URtoDF_Move2_ARPROT();
    void thread_m_axi_URtoDF_Move2_ARQOS();
    void thread_m_axi_URtoDF_Move2_ARREGION();
    void thread_m_axi_URtoDF_Move2_ARSIZE();
    void thread_m_axi_URtoDF_Move2_ARUSER();
    void thread_m_axi_URtoDF_Move2_ARVALID();
    void thread_m_axi_URtoDF_Move2_AWADDR();
    void thread_m_axi_URtoDF_Move2_AWBURST();
    void thread_m_axi_URtoDF_Move2_AWCACHE();
    void thread_m_axi_URtoDF_Move2_AWID();
    void thread_m_axi_URtoDF_Move2_AWLEN();
    void thread_m_axi_URtoDF_Move2_AWLOCK();
    void thread_m_axi_URtoDF_Move2_AWPROT();
    void thread_m_axi_URtoDF_Move2_AWQOS();
    void thread_m_axi_URtoDF_Move2_AWREGION();
    void thread_m_axi_URtoDF_Move2_AWSIZE();
    void thread_m_axi_URtoDF_Move2_AWUSER();
    void thread_m_axi_URtoDF_Move2_AWVALID();
    void thread_m_axi_URtoDF_Move2_BREADY();
    void thread_m_axi_URtoDF_Move2_RREADY();
    void thread_m_axi_URtoDF_Move2_WDATA();
    void thread_m_axi_URtoDF_Move2_WID();
    void thread_m_axi_URtoDF_Move2_WLAST();
    void thread_m_axi_URtoDF_Move2_WSTRB();
    void thread_m_axi_URtoDF_Move2_WUSER();
    void thread_m_axi_URtoDF_Move2_WVALID();
    void thread_mul9_fu_1148_p1();
    void thread_mul9_fu_1148_p2();
    void thread_mul_fu_1180_p1();
    void thread_mul_fu_1180_p2();
    void thread_neg_mul2_fu_1208_p2();
    void thread_neg_mul_fu_1258_p2();
    void thread_neg_ti2_fu_1241_p2();
    void thread_neg_ti_fu_1291_p2();
    void thread_or_cond_fu_1322_p2();
    void thread_p_v1_fu_1280_p3();
    void thread_p_v_fu_1230_p3();
    void thread_s_fu_1103_p1();
    void thread_search_sol_i_address0();
    void thread_search_sol_i_address1();
    void thread_search_sol_i_ce0();
    void thread_search_sol_i_ce1();
    void thread_search_sol_i_we0();
    void thread_sext8_cast_fu_1144_p0();
    void thread_sext_cast_fu_1176_p0();
    void thread_tmp_180_fu_1107_p3();
    void thread_tmp_181_fu_1154_p1();
    void thread_tmp_182_fu_1158_p1();
    void thread_tmp_183_fu_1213_p4();
    void thread_tmp_185_fu_1237_p1();
    void thread_tmp_186_fu_1247_p1();
    void thread_tmp_187_fu_1186_p1();
    void thread_tmp_188_fu_1190_p1();
    void thread_tmp_189_fu_1263_p4();
    void thread_tmp_191_fu_1287_p1();
    void thread_tmp_192_fu_1297_p1();
    void thread_tmp_1_nbreadreq_fu_816_p42();
    void thread_tmp_214_fu_1123_p2();
    void thread_tmp_215_fu_1129_p1();
    void thread_tmp_216_fu_1134_p0();
    void thread_tmp_216_fu_1134_p1();
    void thread_tmp_217_fu_1139_p1();
    void thread_tmp_217_fu_1139_p2();
    void thread_tmp_218_fu_1308_p2();
    void thread_tmp_219_fu_1312_p2();
    void thread_tmp_220_fu_1317_p2();
    void thread_tmp_221_fu_1223_p1();
    void thread_tmp_222_fu_1227_p1();
    void thread_tmp_223_fu_1251_p3();
    void thread_tmp_224_fu_1273_p1();
    void thread_tmp_225_fu_1277_p1();
    void thread_tmp_226_fu_1301_p3();
    void thread_tmp_258_cast_fu_1119_p0();
    void thread_tmp_258_cast_fu_1119_p1();
    void thread_tmp_i_45_fu_1343_p1();
    void thread_tmp_i_fu_1332_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
