xor32.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/xor32_0/xor32.v,
xor32_0.v,verilog,xil_defaultlib,../../../../ALU.gen/sources_1/ip/xor32_0/sim/xor32_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
