

================================================================
== Vivado HLS Report for 'TopAdder'
================================================================
* Date:           Fri May 20 13:00:28 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        complexAdder
* Solution:       unoptimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  127|  127|  128|  128|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  126|  126|        42|          -|          -|     3|    no    |
        | + Loop 1.1  |   40|   40|         8|          -|          -|     5|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     18|
|FIFO             |        -|      -|       -|      -|
|Instance         |       24|      6|    1438|   2822|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|     417|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       24|      6|    1855|   2849|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        8|      2|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+------+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF |  LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+------+
    |TopAdder_AXILiteS_s_axi_U                 |TopAdder_AXILiteS_s_axi                |       24|      0|  548|   524|
    |TopAdder_dadd_64ns_64ns_64_5_full_dsp_U0  |TopAdder_dadd_64ns_64ns_64_5_full_dsp  |        0|      3|  445|  1149|
    |TopAdder_dadd_64ns_64ns_64_5_full_dsp_U1  |TopAdder_dadd_64ns_64ns_64_5_full_dsp  |        0|      3|  445|  1149|
    +------------------------------------------+---------------------------------------+---------+-------+-----+------+
    |Total                                     |                                       |       24|      6| 1438|  2822|
    +------------------------------------------+---------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |depth_1_fu_212_p2    |     +    |      0|  0|   3|           3|           1|
    |index_1_fu_170_p2    |     +    |      0|  0|   2|           2|           1|
    |tmp_2_fu_200_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_4_fu_222_p2      |     +    |      0|  0|   5|           5|           5|
    |exitcond1_fu_164_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_206_p2   |   icmp   |      0|  0|   2|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  18|          20|          17|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   4|         11|    1|         11|
    |depth_reg_145  |   3|          2|    3|          6|
    |index_reg_134  |   2|          2|    2|          4|
    +---------------+----+-----------+-----+-----------+
    |Total          |   9|         15|    6|         21|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  10|   0|   10|          0|
    |depth_1_reg_269             |   3|   0|    3|          0|
    |depth_reg_145               |   3|   0|    3|          0|
    |index_1_reg_236             |   2|   0|    2|          0|
    |index_reg_134               |   2|   0|    2|          0|
    |input1_M_imag_load_reg_289  |  64|   0|   64|          0|
    |input1_M_real_load_reg_284  |  64|   0|   64|          0|
    |input2_M_imag_addr_reg_251  |   2|   0|    2|          0|
    |input2_M_imag_load_reg_299  |  64|   0|   64|          0|
    |input2_M_real_addr_reg_246  |   2|   0|    2|          0|
    |input2_M_real_load_reg_294  |  64|   0|   64|          0|
    |output_M_imag_addr_reg_261  |   2|   0|    2|          0|
    |output_M_real_addr_reg_256  |   2|   0|    2|          0|
    |p_r_M_imag_reg_309          |  64|   0|   64|          0|
    |p_r_M_real_reg_304          |  64|   0|   64|          0|
    |tmp_2_reg_241               |   5|   0|    5|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 417|   0|  417|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    9|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    9|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   TopAdder   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   TopAdder   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   TopAdder   | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x double]* %output_M_real), !map !7

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x double]* %output_M_imag), !map !13

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([15 x double]* %input1_M_real), !map !17

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([15 x double]* %input1_M_imag), !map !23

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([3 x double]* %input2_M_real), !map !27

ST_1: stg_16 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([3 x double]* %input2_M_imag), !map !31

ST_1: stg_17 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !35

ST_1: stg_18 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @TopAdder_str) nounwind

ST_1: stg_19 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty [1/1] 0.00ns
:9  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([3 x double]* %output_M_real, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

ST_1: empty_5 [1/1] 0.00ns
:10  %empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x double]* %output_M_imag, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

ST_1: stg_22 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([3 x double]* %output_M_real, [3 x double]* %output_M_imag, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty_6 [1/1] 0.00ns
:12  %empty_6 = call i32 (...)* @_ssdm_op_SpecMemCore([15 x double]* %input1_M_real, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)

ST_1: empty_7 [1/1] 0.00ns
:13  %empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([15 x double]* %input1_M_imag, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)

ST_1: stg_25 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface([15 x double]* %input1_M_real, [15 x double]* %input1_M_imag, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: empty_8 [1/1] 0.00ns
:15  %empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x double]* %input2_M_real, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)

ST_1: empty_9 [1/1] 0.00ns
:16  %empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x double]* %input2_M_imag, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_28 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface([3 x double]* %input2_M_real, [3 x double]* %input2_M_imag, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 1.57ns
:18  br label %.loopexit


 <State 2>: 1.57ns
ST_2: index [1/1] 0.00ns
.loopexit:0  %index = phi i2 [ 0, %0 ], [ %index_1, %.preheader ]

ST_2: exitcond1 [1/1] 1.36ns
.loopexit:1  %exitcond1 = icmp eq i2 %index, -1

ST_2: empty_10 [1/1] 0.00ns
.loopexit:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_2: index_1 [1/1] 0.80ns
.loopexit:3  %index_1 = add i2 %index, 1

ST_2: stg_34 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:0  %tmp = zext i2 %index to i64

ST_2: tmp_cast [1/1] 0.00ns
.preheader.preheader:1  %tmp_cast = zext i2 %index to i5

ST_2: tmp_1 [1/1] 0.00ns
.preheader.preheader:2  %tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %index, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
.preheader.preheader:3  %p_shl_cast = zext i4 %tmp_1 to i5

ST_2: tmp_2 [1/1] 0.80ns
.preheader.preheader:4  %tmp_2 = add i5 %tmp_cast, %p_shl_cast

ST_2: input2_M_real_addr [1/1] 0.00ns
.preheader.preheader:5  %input2_M_real_addr = getelementptr [3 x double]* %input2_M_real, i64 0, i64 %tmp

ST_2: input2_M_imag_addr [1/1] 0.00ns
.preheader.preheader:6  %input2_M_imag_addr = getelementptr [3 x double]* %input2_M_imag, i64 0, i64 %tmp

ST_2: output_M_real_addr [1/1] 0.00ns
.preheader.preheader:7  %output_M_real_addr = getelementptr [3 x double]* %output_M_real, i64 0, i64 %tmp

ST_2: output_M_imag_addr [1/1] 0.00ns
.preheader.preheader:8  %output_M_imag_addr = getelementptr [3 x double]* %output_M_imag, i64 0, i64 %tmp

ST_2: stg_44 [1/1] 1.57ns
.preheader.preheader:9  br label %.preheader

ST_2: stg_45 [1/1] 0.00ns
:0  ret i32 0


 <State 3>: 4.11ns
ST_3: depth [1/1] 0.00ns
.preheader:0  %depth = phi i3 [ %depth_1, %1 ], [ 0, %.preheader.preheader ]

ST_3: exitcond [1/1] 1.62ns
.preheader:1  %exitcond = icmp eq i3 %depth, -3

ST_3: empty_11 [1/1] 0.00ns
.preheader:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: depth_1 [1/1] 0.80ns
.preheader:3  %depth_1 = add i3 %depth, 1

ST_3: stg_50 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %1

ST_3: tmp_3_cast [1/1] 0.00ns
:0  %tmp_3_cast = zext i3 %depth to i5

ST_3: tmp_4 [1/1] 1.72ns
:1  %tmp_4 = add i5 %tmp_2, %tmp_3_cast

ST_3: tmp_4_cast [1/1] 0.00ns
:2  %tmp_4_cast = zext i5 %tmp_4 to i64

ST_3: input1_M_real_addr [1/1] 0.00ns
:3  %input1_M_real_addr = getelementptr [15 x double]* %input1_M_real, i64 0, i64 %tmp_4_cast

ST_3: input1_M_imag_addr [1/1] 0.00ns
:4  %input1_M_imag_addr = getelementptr [15 x double]* %input1_M_imag, i64 0, i64 %tmp_4_cast

ST_3: input1_M_real_load [2/2] 2.39ns
:5  %input1_M_real_load = load double* %input1_M_real_addr, align 8

ST_3: input1_M_imag_load [2/2] 2.39ns
:6  %input1_M_imag_load = load double* %input1_M_imag_addr, align 8

ST_3: input2_M_real_load [2/2] 2.39ns
:7  %input2_M_real_load = load double* %input2_M_real_addr, align 8

ST_3: input2_M_imag_load [2/2] 2.39ns
:8  %input2_M_imag_load = load double* %input2_M_imag_addr, align 8


 <State 4>: 2.39ns
ST_4: input1_M_real_load [1/2] 2.39ns
:5  %input1_M_real_load = load double* %input1_M_real_addr, align 8

ST_4: input1_M_imag_load [1/2] 2.39ns
:6  %input1_M_imag_load = load double* %input1_M_imag_addr, align 8

ST_4: input2_M_real_load [1/2] 2.39ns
:7  %input2_M_real_load = load double* %input2_M_real_addr, align 8

ST_4: input2_M_imag_load [1/2] 2.39ns
:8  %input2_M_imag_load = load double* %input2_M_imag_addr, align 8


 <State 5>: 8.23ns
ST_5: p_r_M_real [5/5] 8.23ns
:9  %p_r_M_real = fadd double %input1_M_real_load, %input2_M_real_load

ST_5: p_r_M_imag [5/5] 8.23ns
:10  %p_r_M_imag = fadd double %input1_M_imag_load, %input2_M_imag_load


 <State 6>: 8.23ns
ST_6: p_r_M_real [4/5] 8.23ns
:9  %p_r_M_real = fadd double %input1_M_real_load, %input2_M_real_load

ST_6: p_r_M_imag [4/5] 8.23ns
:10  %p_r_M_imag = fadd double %input1_M_imag_load, %input2_M_imag_load


 <State 7>: 8.23ns
ST_7: p_r_M_real [3/5] 8.23ns
:9  %p_r_M_real = fadd double %input1_M_real_load, %input2_M_real_load

ST_7: p_r_M_imag [3/5] 8.23ns
:10  %p_r_M_imag = fadd double %input1_M_imag_load, %input2_M_imag_load


 <State 8>: 8.23ns
ST_8: p_r_M_real [2/5] 8.23ns
:9  %p_r_M_real = fadd double %input1_M_real_load, %input2_M_real_load

ST_8: p_r_M_imag [2/5] 8.23ns
:10  %p_r_M_imag = fadd double %input1_M_imag_load, %input2_M_imag_load


 <State 9>: 8.23ns
ST_9: p_r_M_real [1/5] 8.23ns
:9  %p_r_M_real = fadd double %input1_M_real_load, %input2_M_real_load

ST_9: p_r_M_imag [1/5] 8.23ns
:10  %p_r_M_imag = fadd double %input1_M_imag_load, %input2_M_imag_load


 <State 10>: 2.39ns
ST_10: stg_74 [1/1] 2.39ns
:11  store double %p_r_M_real, double* %output_M_real_addr, align 8

ST_10: stg_75 [1/1] 2.39ns
:12  store double %p_r_M_imag, double* %output_M_imag_addr, align 8

ST_10: stg_76 [1/1] 0.00ns
:13  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7d2735e7a0; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ output_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7d2735f370; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ input1_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7d2735d7e0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input1_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7d2735dfc0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input2_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7d2735ee60; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input2_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7d2735eb90; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11             (specbitsmap      ) [ 00000000000]
stg_12             (specbitsmap      ) [ 00000000000]
stg_13             (specbitsmap      ) [ 00000000000]
stg_14             (specbitsmap      ) [ 00000000000]
stg_15             (specbitsmap      ) [ 00000000000]
stg_16             (specbitsmap      ) [ 00000000000]
stg_17             (specbitsmap      ) [ 00000000000]
stg_18             (spectopmodule    ) [ 00000000000]
stg_19             (specinterface    ) [ 00000000000]
empty              (specmemcore      ) [ 00000000000]
empty_5            (specmemcore      ) [ 00000000000]
stg_22             (specinterface    ) [ 00000000000]
empty_6            (specmemcore      ) [ 00000000000]
empty_7            (specmemcore      ) [ 00000000000]
stg_25             (specinterface    ) [ 00000000000]
empty_8            (specmemcore      ) [ 00000000000]
empty_9            (specmemcore      ) [ 00000000000]
stg_28             (specinterface    ) [ 00000000000]
stg_29             (br               ) [ 01111111111]
index              (phi              ) [ 00100000000]
exitcond1          (icmp             ) [ 00111111111]
empty_10           (speclooptripcount) [ 00000000000]
index_1            (add              ) [ 01111111111]
stg_34             (br               ) [ 00000000000]
tmp                (zext             ) [ 00000000000]
tmp_cast           (zext             ) [ 00000000000]
tmp_1              (bitconcatenate   ) [ 00000000000]
p_shl_cast         (zext             ) [ 00000000000]
tmp_2              (add              ) [ 00011111111]
input2_M_real_addr (getelementptr    ) [ 00011111111]
input2_M_imag_addr (getelementptr    ) [ 00011111111]
output_M_real_addr (getelementptr    ) [ 00011111111]
output_M_imag_addr (getelementptr    ) [ 00011111111]
stg_44             (br               ) [ 00111111111]
stg_45             (ret              ) [ 00000000000]
depth              (phi              ) [ 00010000000]
exitcond           (icmp             ) [ 00111111111]
empty_11           (speclooptripcount) [ 00000000000]
depth_1            (add              ) [ 00111111111]
stg_50             (br               ) [ 01111111111]
tmp_3_cast         (zext             ) [ 00000000000]
tmp_4              (add              ) [ 00000000000]
tmp_4_cast         (zext             ) [ 00000000000]
input1_M_real_addr (getelementptr    ) [ 00001000000]
input1_M_imag_addr (getelementptr    ) [ 00001000000]
input1_M_real_load (load             ) [ 00000111110]
input1_M_imag_load (load             ) [ 00000111110]
input2_M_real_load (load             ) [ 00000111110]
input2_M_imag_load (load             ) [ 00000111110]
p_r_M_real         (dadd             ) [ 00000000001]
p_r_M_imag         (dadd             ) [ 00000000001]
stg_74             (store            ) [ 00000000000]
stg_75             (store            ) [ 00000000000]
stg_76             (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_M_real"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_M_imag"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input1_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input1_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input2_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input2_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TopAdder_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="input2_M_real_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="2" slack="0"/>
<pin id="70" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input2_M_real_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input2_M_imag_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="2" slack="0"/>
<pin id="77" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input2_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_M_real_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="2" slack="0"/>
<pin id="84" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_M_real_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_M_imag_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="2" slack="0"/>
<pin id="91" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input1_M_real_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input1_M_real_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="input1_M_imag_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input1_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input1_M_real_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="116" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input1_M_imag_load/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="1"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input2_M_real_load/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="1"/>
<pin id="124" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input2_M_imag_load/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="stg_74_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="8"/>
<pin id="128" dir="0" index="1" bw="64" slack="1"/>
<pin id="129" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_74/10 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stg_75_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="8"/>
<pin id="132" dir="0" index="1" bw="64" slack="1"/>
<pin id="133" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_75/10 "/>
</bind>
</comp>

<comp id="134" class="1005" name="index_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="index_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="depth_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="1"/>
<pin id="147" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="depth (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="depth_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="0" index="1" bw="64" slack="1"/>
<pin id="159" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="p_r_M_real/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="0" index="1" bw="64" slack="1"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="p_r_M_imag/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="index_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_shl_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="depth_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_3_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_4_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="index_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmp_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="1"/>
<pin id="243" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="input2_M_real_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="1"/>
<pin id="248" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="input2_M_real_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="input2_M_imag_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="input2_M_imag_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="output_M_real_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="8"/>
<pin id="258" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="output_M_real_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="output_M_imag_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="8"/>
<pin id="263" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="output_M_imag_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="depth_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="depth_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="input1_M_real_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input1_M_real_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="input1_M_imag_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input1_M_imag_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="input1_M_real_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input1_M_real_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="input1_M_imag_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input1_M_imag_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="input2_M_real_load_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input2_M_real_load "/>
</bind>
</comp>

<comp id="299" class="1005" name="input2_M_imag_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input2_M_imag_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="p_r_M_real_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_r_M_imag_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="56" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="56" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="56" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="56" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="56" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="94" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="168"><net_src comp="138" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="138" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="138" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="187"><net_src comp="138" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="138" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="184" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="149" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="149" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="149" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="239"><net_src comp="170" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="244"><net_src comp="200" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="249"><net_src comp="66" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="254"><net_src comp="73" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="259"><net_src comp="80" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="264"><net_src comp="87" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="272"><net_src comp="212" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="277"><net_src comp="94" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="282"><net_src comp="101" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="287"><net_src comp="108" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="292"><net_src comp="113" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="297"><net_src comp="118" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="302"><net_src comp="122" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="307"><net_src comp="156" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="312"><net_src comp="160" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		index_1 : 1
		stg_34 : 2
		tmp : 1
		tmp_cast : 1
		tmp_1 : 1
		p_shl_cast : 2
		tmp_2 : 3
		input2_M_real_addr : 2
		input2_M_imag_addr : 2
		output_M_real_addr : 2
		output_M_imag_addr : 2
	State 3
		exitcond : 1
		depth_1 : 1
		stg_50 : 2
		tmp_3_cast : 1
		tmp_4 : 2
		tmp_4_cast : 3
		input1_M_real_addr : 4
		input1_M_imag_addr : 4
		input1_M_real_load : 5
		input1_M_imag_load : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   dadd   |     grp_fu_156    |    3    |   445   |   1149  |
|          |     grp_fu_160    |    3    |   445   |   1149  |
|----------|-------------------|---------|---------|---------|
|          |   index_1_fu_170  |    0    |    0    |    2    |
|    add   |    tmp_2_fu_200   |    0    |    0    |    4    |
|          |   depth_1_fu_212  |    0    |    0    |    3    |
|          |    tmp_4_fu_222   |    0    |    0    |    5    |
|----------|-------------------|---------|---------|---------|
|   icmp   |  exitcond1_fu_164 |    0    |    0    |    1    |
|          |  exitcond_fu_206  |    0    |    0    |    2    |
|----------|-------------------|---------|---------|---------|
|          |     tmp_fu_176    |    0    |    0    |    0    |
|          |  tmp_cast_fu_184  |    0    |    0    |    0    |
|   zext   | p_shl_cast_fu_196 |    0    |    0    |    0    |
|          | tmp_3_cast_fu_218 |    0    |    0    |    0    |
|          | tmp_4_cast_fu_227 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_fu_188   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    6    |   890   |   2315  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      depth_1_reg_269     |    3   |
|       depth_reg_145      |    3   |
|      index_1_reg_236     |    2   |
|       index_reg_134      |    2   |
|input1_M_imag_addr_reg_279|    4   |
|input1_M_imag_load_reg_289|   64   |
|input1_M_real_addr_reg_274|    4   |
|input1_M_real_load_reg_284|   64   |
|input2_M_imag_addr_reg_251|    2   |
|input2_M_imag_load_reg_299|   64   |
|input2_M_real_addr_reg_246|    2   |
|input2_M_real_load_reg_294|   64   |
|output_M_imag_addr_reg_261|    2   |
|output_M_real_addr_reg_256|    2   |
|    p_r_M_imag_reg_309    |   64   |
|    p_r_M_real_reg_304    |   64   |
|       tmp_2_reg_241      |    5   |
+--------------------------+--------+
|           Total          |   415  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_113 |  p0  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  3.142  ||    8    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   890  |  2315  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    8   |
|  Register |    -   |    -   |   415  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |  1305  |  2323  |
+-----------+--------+--------+--------+--------+
