static inline T_1\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nreturn ( F_2 ( V_2 -> V_3 . V_4 . V_5 ) - 1 ) * 0x800 ;\r\n}\r\nstatic inline T_1\r\nF_3 ( struct V_1 * V_2 )\r\n{\r\nreturn F_1 ( V_2 ) + ! ( V_2 -> V_3 . V_4 . V_6 . V_7 & 1 ) * 0x80 ;\r\n}\r\nint\r\nF_4 ( struct V_8 * V_9 , int V_10 ,\r\nstruct V_11 * V_12 , struct V_13 * * V_14 )\r\n{\r\nreturn F_5 ( & V_15 , V_9 ,\r\nV_10 , V_12 , V_14 ) ;\r\n}\r\nT_1\r\nF_6 ( struct V_16 * V_17 , T_2 V_18 )\r\n{\r\nstatic const T_2 V_19 [] = { 0 , 8 , 16 , 24 } ;\r\nstatic const T_2 V_20 [] = { 24 , 16 , 8 , 0 } ;\r\nstatic const T_2 V_21 [] = { 16 , 8 , 0 , 24 } ;\r\nif ( V_17 -> V_22 >= 0x110 )\r\nreturn V_19 [ V_18 ] ;\r\nif ( V_17 -> V_22 == 0xaf )\r\nreturn V_20 [ V_18 ] ;\r\nreturn V_21 [ V_18 ] ;\r\n}\r\nstatic int\r\nF_7 ( struct V_1 * V_2 , int V_23 )\r\n{\r\nstruct V_16 * V_17 = V_2 -> V_3 . V_9 -> V_24 . V_25 . V_17 ;\r\nconst T_1 V_26 = F_3 ( V_2 ) ;\r\nF_8 ( V_17 , 0x61c10c + V_26 , 0x0f000000 , V_23 << 24 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_9 ( struct V_1 * V_2 , int V_27 )\r\n{\r\nstruct V_16 * V_17 = V_2 -> V_3 . V_9 -> V_24 . V_25 . V_17 ;\r\nconst T_1 V_28 = F_1 ( V_2 ) ;\r\nconst T_1 V_26 = F_3 ( V_2 ) ;\r\nT_1 V_29 = 0 , V_30 ;\r\nfor ( V_30 = 0 ; V_30 < V_27 ; V_30 ++ )\r\nV_29 |= 1 << ( F_6 ( V_17 , V_30 ) >> 3 ) ;\r\nF_8 ( V_17 , 0x61c130 + V_26 , 0x0000000f , V_29 ) ;\r\nF_8 ( V_17 , 0x61c034 + V_28 , 0x80000000 , 0x80000000 ) ;\r\nF_10 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x61c034 + soff) & 0x80000000))\r\nbreak;\r\n) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_11 ( struct V_1 * V_2 , int V_27 , int V_31 , bool V_32 )\r\n{\r\nstruct V_16 * V_17 = V_2 -> V_3 . V_9 -> V_24 . V_25 . V_17 ;\r\nconst T_1 V_28 = F_1 ( V_2 ) ;\r\nconst T_1 V_26 = F_3 ( V_2 ) ;\r\nT_1 V_33 = 0x00000000 ;\r\nT_1 V_34 = 0x00000000 ;\r\nV_33 |= ( ( 1 << V_27 ) - 1 ) << 16 ;\r\nif ( V_32 )\r\nV_33 |= 0x00004000 ;\r\nif ( V_31 > 0x06 )\r\nV_34 |= 0x00040000 ;\r\nF_8 ( V_17 , 0x614300 + V_28 , 0x000c0000 , V_34 ) ;\r\nF_8 ( V_17 , 0x61c10c + V_26 , 0x001f4000 , V_33 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_12 ( struct V_1 * V_2 , int V_35 , int V_36 , int V_37 , int V_38 )\r\n{\r\nstruct V_16 * V_17 = V_2 -> V_3 . V_9 -> V_24 . V_25 . V_17 ;\r\nstruct V_39 * V_40 = V_17 -> V_40 ;\r\nconst T_1 V_41 = F_6 ( V_17 , V_35 ) ;\r\nconst T_1 V_26 = F_3 ( V_2 ) ;\r\nT_1 V_42 , V_43 [ 3 ] ;\r\nT_2 V_44 , V_45 , V_46 , V_47 ;\r\nstruct V_48 V_4 ;\r\nstruct V_49 V_50 ;\r\nV_42 = F_13 ( V_40 , V_2 -> V_3 . V_4 . V_51 ,\r\nV_2 -> V_3 . V_4 . V_52 ,\r\n& V_44 , & V_45 , & V_46 , & V_47 , & V_4 ) ;\r\nif ( ! V_42 )\r\nreturn - V_53 ;\r\nV_42 = F_14 ( V_40 , V_42 , 0 , V_36 , V_37 ,\r\n& V_44 , & V_45 , & V_46 , & V_47 , & V_50 ) ;\r\nif ( ! V_42 )\r\nreturn - V_54 ;\r\nV_43 [ 0 ] = F_15 ( V_17 , 0x61c118 + V_26 ) & ~ ( 0x000000ff << V_41 ) ;\r\nV_43 [ 1 ] = F_15 ( V_17 , 0x61c120 + V_26 ) & ~ ( 0x000000ff << V_41 ) ;\r\nV_43 [ 2 ] = F_15 ( V_17 , 0x61c130 + V_26 ) ;\r\nif ( ( V_43 [ 2 ] & 0x0000ff00 ) < ( V_50 . V_55 << 8 ) || V_35 == 0 )\r\nV_43 [ 2 ] = ( V_43 [ 2 ] & ~ 0x0000ff00 ) | ( V_50 . V_55 << 8 ) ;\r\nF_16 ( V_17 , 0x61c118 + V_26 , V_43 [ 0 ] | ( V_50 . V_56 << V_41 ) ) ;\r\nF_16 ( V_17 , 0x61c120 + V_26 , V_43 [ 1 ] | ( V_50 . V_37 << V_41 ) ) ;\r\nF_16 ( V_17 , 0x61c130 + V_26 , V_43 [ 2 ] ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_17 ( struct V_8 * V_9 , int V_10 , struct V_11 * V_12 ,\r\nstruct V_13 * * V_14 )\r\n{\r\nreturn F_18 ( & V_57 , V_9 , V_10 , V_12 , V_14 ) ;\r\n}
