
;; Function virtual const char* TApplicationImp::ApplicationName() const (_ZNK15TApplicationImp15ApplicationNameEv, funcdef_no=7139, decl_uid=112468, cgraph_uid=3387)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 0
insn_cost 8: 0
insn_cost 9: 0
insn_cost 10: 0
insn_cost 11: 8
insn_cost 12: 4
insn_cost 24: 4
insn_cost 13: 4
insn_cost 14: 0
insn_cost 16: 0
insn_cost 17: 8
insn_cost 31: 4
insn_cost 34: 0

Trying 11 -> 12:
Failed to match this instruction:
(parallel [
        (set (reg:QI 65 [ D.158326 ])
            (and:QI (mem/j:QI (plus:DI (reg/f:DI 64 [ this ])
                        (const_int 16 [0x10])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize+0 S1 A64])
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:QI 65 [ D.158326 ])
    (and:QI (mem/j:QI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 16 [0x10])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize+0 S1 A64])
        (const_int 1 [0x1])))

Trying 12 -> 13:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (zero_extract:SI (subreg:DI (reg:QI 66 [ MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize ]) 0)
            (const_int 1 [0x1])
            (const_int 0 [0]))
        (const_int 0 [0])))
deferring deletion of insn with uid = 12.
modifying insn i3    13: flags:CCZ=cmp(zero_extract(r66:QI#0,0x1,0),0)
      REG_DEAD r66:QI
deferring rescan insn with uid = 13.

Trying 11 -> 13:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (zero_extract:SI (mem/j:QI (plus:DI (reg/f:DI 64 [ this ])
                    (const_int 16 [0x10])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize+0 S1 A64])
            (const_int 1 [0x1])
            (const_int 0 [0]))
        (const_int 0 [0])))
deferring deletion of insn with uid = 11.
modifying insn i3    13: flags:CCZ=cmp(zero_extract([r64:DI+0x10],0x1,0),0)
deferring rescan insn with uid = 13.

Trying 13 -> 14:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/j:QI (plus:DI (reg/f:DI 64 [ this ])
                        (const_int 16 [0x10])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize+0 S1 A64])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))
        (label_ref:DI 25)
        (pc)))
starting the processing of deferred insns
deleting insn with uid = 11.
deleting insn with uid = 12.
rescanning insn with uid = 13.
deleting insn with uid = 13.
ending the processing of deferred insns


virtual const char* TApplicationImp::ApplicationName() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,4u} r7={1d,4u} r16={1d,3u} r17={2d,1u} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r62={2d,1u} r64={1d,4u} 
;;    total ref usage 49{25d,24u,0e} in 12{12 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 62 64 65 66
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 64 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (var_location:DI D#12 (plus:DI (reg/f:DI 64 [ this ])
        (const_int 8 [0x8]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:DI this (debug_expr:DI D#12)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(debug_insn 10 9 11 2 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(note 11 10 12 2 NOTE_INSN_DELETED)
(note 12 11 24 2 NOTE_INSN_DELETED)
(insn 24 12 13 2 (parallel [
            (set (reg/f:DI 62 [ iftmp.4 ])
                (plus:DI (reg/f:DI 64 [ this ])
                    (const_int 17 [0x11])))
            (clobber (reg:CC 17 flags))
        ]) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 13 24 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (zero_extract:SI (mem/j:QI (plus:DI (reg/f:DI 64 [ this ])
                        (const_int 16 [0x10])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fShort.fSize+0 S1 A64])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 400 {*testqi_ext_3}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 25)
            (pc))) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:237 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil)))
 -> 25)
;;  succ:       3 [39.0%]  (FALLTHRU)
;;              4 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64

;; basic block 3, loop depth 0, count 0, freq 3900, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [39.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(6){ }u13(7){ }u14(16){ }u15(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 62
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 15 17 3 (var_location:DI this (debug_expr:DI D#12)) -1
     (nil))
(insn 17 16 25 3 (set (reg/f:DI 62 [ iftmp.4 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 24 [0x18])) [0 MEM[(const struct TString *)this_1(D) + 8B].fRep.D.77406.fLong.fData+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TString.h:233 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64 [ this ])
        (nil)))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ }u18(7){ }u19(16){ }u20(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
(code_label 25 17 26 4 3 "" [1 uses])
(note 26 25 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 31 26 34 4 (set (reg/i:DI 0 ax)
        (reg/f:DI 62 [ iftmp.4 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 62 [ iftmp.4 ])
        (nil)))
(insn 34 31 0 4 (use (reg/i:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:41 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Show() (_ZN15TApplicationImp4ShowEv, funcdef_no=7140, decl_uid=112470, cgraph_uid=3388)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Show()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Hide() (_ZN15TApplicationImp4HideEv, funcdef_no=7141, decl_uid=112472, cgraph_uid=3389)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Hide()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Iconify() (_ZN15TApplicationImp7IconifyEv, funcdef_no=7142, decl_uid=112474, cgraph_uid=3390)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Iconify()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TApplicationImp::IsCmdThread() (_ZN15TApplicationImp11IsCmdThreadEv, funcdef_no=7143, decl_uid=112476, cgraph_uid=3391)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 10: 4
insn_cost 13: 0

Trying 10 -> 13:
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:QI 0 ax)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:QI 0 ax)
            (const_int 1 [0x1]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


virtual Bool_t TApplicationImp::IsCmdThread()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 13 2 (set (reg/i:QI 0 ax)
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:45 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:45 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Init() (_ZN15TApplicationImp4InitEv, funcdef_no=7144, decl_uid=112478, cgraph_uid=3392)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Init()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Open() (_ZN15TApplicationImp4OpenEv, funcdef_no=7145, decl_uid=112480, cgraph_uid=3393)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Open()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Raise() (_ZN15TApplicationImp5RaiseEv, funcdef_no=7146, decl_uid=112482, cgraph_uid=3394)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Raise()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::Lower() (_ZN15TApplicationImp5LowerEv, funcdef_no=7147, decl_uid=112484, cgraph_uid=3395)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::Lower()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Int_t TApplicationImp::ExecCommand(TGWin32Command*, Bool_t) (_ZN15TApplicationImp11ExecCommandEP14TGWin32Commandb, funcdef_no=7157, decl_uid=112488, cgraph_uid=3405)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 13: 4
insn_cost 16: 0

Trying 13 -> 16:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


virtual Int_t TApplicationImp::ExecCommand(TGWin32Command*, Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
(note 7 0 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 7 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 6 16 2 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:57 89 {*movsi_internal}
     (nil))
(insn 16 13 0 2 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:57 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Lock() (_ZN10TCanvasImp4LockEv, funcdef_no=7412, decl_uid=117322, cgraph_uid=3734)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Lock()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Unlock() (_ZN10TCanvasImp6UnlockEv, funcdef_no=7413, decl_uid=117324, cgraph_uid=3735)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Unlock()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::IsLocked() (_ZN10TCanvasImp8IsLockedEv, funcdef_no=7414, decl_uid=117326, cgraph_uid=3736)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 10: 4
insn_cost 13: 0

Trying 10 -> 13:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


virtual Bool_t TCanvasImp::IsLocked()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:45 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:45 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function TCanvasImp::~TCanvasImp() (_ZN10TCanvasImpD2Ev, funcdef_no=7419, decl_uid=117483, cgraph_uid=3741)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 0
starting the processing of deferred insns
ending the processing of deferred insns


TCanvasImp::~TCanvasImp()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 59 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem/f/j:DI (reg/f:DI 59 [ this ]) [0 this_2(D)->_vptr.TCanvasImp+0 S8 A64])
        (const:DI (plus:DI (symbol_ref/i:DI ("_ZTV10TCanvasImp")  <var_decl 0x2b94caccb1c8 _ZTV10TCanvasImp>)
                (const_int 16 [0x10])))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ this ])
        (nil)))
(debug_insn 7 6 0 2 (var_location <L0> (clobber (const_int 0 [0]))) -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Close() (_ZN10TCanvasImp5CloseEv, funcdef_no=7423, decl_uid=117350, cgraph_uid=3745)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Close()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ForceUpdate() (_ZN10TCanvasImp11ForceUpdateEv, funcdef_no=7424, decl_uid=117352, cgraph_uid=3746)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ForceUpdate()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Iconify() (_ZN10TCanvasImp7IconifyEv, funcdef_no=7425, decl_uid=117360, cgraph_uid=3747)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Iconify()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Int_t TCanvasImp::InitWindow() (_ZN10TCanvasImp10InitWindowEv, funcdef_no=7426, decl_uid=117362, cgraph_uid=3748)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 10: 4
insn_cost 13: 0

Trying 10 -> 13:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


virtual Int_t TCanvasImp::InitWindow()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 13 2 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:58 89 {*movsi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:58 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::Show() (_ZN10TCanvasImp4ShowEv, funcdef_no=7427, decl_uid=117383, cgraph_uid=3749)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::Show()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasEditor() const (_ZNK10TCanvasImp9HasEditorEv, funcdef_no=7428, decl_uid=117404, cgraph_uid=3750)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 10: 4
insn_cost 13: 0

Trying 10 -> 13:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasEditor() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:74 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:74 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasMenuBar() const (_ZNK10TCanvasImp10HasMenuBarEv, funcdef_no=7429, decl_uid=117406, cgraph_uid=3751)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 10: 4
insn_cost 13: 0

Trying 10 -> 13:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasMenuBar() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:75 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:75 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasStatusBar() const (_ZNK10TCanvasImp12HasStatusBarEv, funcdef_no=7430, decl_uid=117408, cgraph_uid=3752)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 10: 4
insn_cost 13: 0

Trying 10 -> 13:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasStatusBar() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:76 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:76 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasToolBar() const (_ZNK10TCanvasImp10HasToolBarEv, funcdef_no=7431, decl_uid=117410, cgraph_uid=3753)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 10: 4
insn_cost 13: 0

Trying 10 -> 13:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasToolBar() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:77 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:77 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual Bool_t TCanvasImp::HasToolTips() const (_ZNK10TCanvasImp11HasToolTipsEv, funcdef_no=7432, decl_uid=117412, cgraph_uid=3754)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 10: 4
insn_cost 13: 0

Trying 10 -> 13:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:QI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


virtual Bool_t TCanvasImp::HasToolTips() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 13 2 (set (reg/i:QI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:78 91 {*movqi_internal}
     (nil))
(insn 13 10 0 2 (use (reg/i:QI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:78 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual UInt_t TCanvasImp::GetWindowGeometry(Int_t&, Int_t&, UInt_t&, UInt_t&) (_ZN10TCanvasImp17GetWindowGeometryERiS0_RjS1_, funcdef_no=7445, decl_uid=117358, cgraph_uid=3767)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 18: 4
insn_cost 21: 0

Trying 6 -> 12:
Successfully matched this instruction:
(set (mem:SI (reg:DI 37 r8 [ h ]) [0 *h_6(D)+0 S4 A32])
    (const_int 0 [0]))
deferring deletion of insn with uid = 6.
modifying insn i3    12: [r8:DI]=0
      REG_DEAD r8:DI
deferring rescan insn with uid = 12.

Trying 18 -> 21:
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:SI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
deleting insn with uid = 6.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns


virtual UInt_t TCanvasImp::GetWindowGeometry(Int_t&, Int_t&, UInt_t&, UInt_t&)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 37[r8]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d,1u} r38={1d} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 39{23d,16u,0e} in 9{9 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 61 62 63 64
(note 8 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 3 8 4 2 (set (reg/v/f:DI 61 [ x ])
        (reg:DI 4 si [ x ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ x ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 62 [ y ])
        (reg:DI 1 dx [ y ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ y ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 63 [ w ])
        (reg:DI 2 cx [ w ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ w ])
        (nil)))
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/v/f:DI 62 [ y ]) [0 *y_2(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ y ])
        (nil)))
(insn 11 10 12 2 (set (mem:SI (reg/v/f:DI 61 [ x ]) [0 *x_4(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ x ])
        (nil)))
(insn 12 11 13 2 (set (mem:SI (reg:DI 37 r8 [ h ]) [0 *h_6(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ h ])
        (nil)))
(insn 13 12 18 2 (set (mem:SI (reg/v/f:DI 63 [ w ]) [0 *w_8(D)+0 S4 A32])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 63 [ w ])
        (nil)))
(insn 18 13 21 2 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 89 {*movsi_internal}
     (nil))
(insn 21 18 0 2 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:86 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetStatusText(const char*, Int_t) (_ZN10TCanvasImp13SetStatusTextEPKci, funcdef_no=7446, decl_uid=117366, cgraph_uid=3768)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetStatusText(const char*, Int_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetWindowPosition(Int_t, Int_t) (_ZN10TCanvasImp17SetWindowPositionEii, funcdef_no=7447, decl_uid=117370, cgraph_uid=3769)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetWindowPosition(Int_t, Int_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetWindowSize(UInt_t, UInt_t) (_ZN10TCanvasImp13SetWindowSizeEjj, funcdef_no=7448, decl_uid=117374, cgraph_uid=3770)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetWindowSize(UInt_t, UInt_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetWindowTitle(const char*) (_ZN10TCanvasImp14SetWindowTitleEPKc, funcdef_no=7449, decl_uid=117377, cgraph_uid=3771)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetWindowTitle(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::SetCanvasSize(UInt_t, UInt_t) (_ZN10TCanvasImp13SetCanvasSizeEjj, funcdef_no=7450, decl_uid=117381, cgraph_uid=3772)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::SetCanvasSize(UInt_t, UInt_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowMenuBar(Bool_t) (_ZN10TCanvasImp11ShowMenuBarEb, funcdef_no=7451, decl_uid=117386, cgraph_uid=3773)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowMenuBar(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowStatusBar(Bool_t) (_ZN10TCanvasImp13ShowStatusBarEb, funcdef_no=7452, decl_uid=117389, cgraph_uid=3774)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowStatusBar(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::RaiseWindow() (_ZN10TCanvasImp11RaiseWindowEv, funcdef_no=7453, decl_uid=117391, cgraph_uid=3775)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::RaiseWindow()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ReallyDelete() (_ZN10TCanvasImp12ReallyDeleteEv, funcdef_no=7454, decl_uid=117393, cgraph_uid=3776)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ReallyDelete()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowEditor(Bool_t) (_ZN10TCanvasImp10ShowEditorEb, funcdef_no=7455, decl_uid=117396, cgraph_uid=3777)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowEditor(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowToolBar(Bool_t) (_ZN10TCanvasImp11ShowToolBarEb, funcdef_no=7456, decl_uid=117399, cgraph_uid=3778)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowToolBar(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowToolTips(Bool_t) (_ZN10TCanvasImp12ShowToolTipsEb, funcdef_no=7457, decl_uid=117402, cgraph_uid=3779)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowToolTips(Bool_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 26{19d,7u,0e} in 0{0 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 0 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual TCanvasImp::~TCanvasImp() (_ZN10TCanvasImpD0Ev, funcdef_no=7421, decl_uid=117477, cgraph_uid=3743)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 0
insn_cost 7: 4
insn_cost 8: 0
insn_cost 9: 0
insn_cost 10: 4
insn_cost 11: 0
starting the processing of deferred insns
ending the processing of deferred insns


virtual TCanvasImp::~TCanvasImp()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,3u} 
;;    total ref usage 78{65d,13u,0e} in 7{6 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 59 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:DI this (reg/f:DI 59 [ this ])) -1
     (nil))
(insn 7 6 8 2 (set (mem/f/j:DI (reg/f:DI 59 [ this ]) [0 this_2(D)->_vptr.TCanvasImp+0 S8 A64])
        (const:DI (plus:DI (symbol_ref/i:DI ("_ZTV10TCanvasImp")  <var_decl 0x2b94caccb1c8 _ZTV10TCanvasImp>)
                (const_int 16 [0x10])))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 8 7 9 2 (var_location <L0> (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 9 8 10 2 (var_location <L0> (clobber (const_int 0 [0]))) -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 5 di)
        (reg/f:DI 59 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ this ])
        (nil)))
(call_insn 11 10 0 2 (call (mem:QI (symbol_ref:DI ("_ZdlPv") [flags 0x41]  <function_decl 0x2b94c3b33a00 operator delete>) [0 operator delete S1 A8])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:51 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual TClass* TApplicationImp::IsA() const (_ZNK15TApplicationImp3IsAEv, funcdef_no=7149, decl_uid=112495, cgraph_uid=3397)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 6: 0
insn_cost 7: 4
insn_cost 12: 4
insn_cost 15: 0
starting the processing of deferred insns
ending the processing of deferred insns


virtual TClass* TApplicationImp::IsA() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r4={2d} r5={2d} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 77{65d,12u,0e} in 4{3 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15TApplicationImp5ClassEv") [flags 0x41]  <function_decl 0x2b94ca918600 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 672 {*call_value}
     (nil)
    (nil))
(insn 7 6 12 2 (set (reg/f:DI 59 [ D.158372 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 12 7 15 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 59 [ D.158372 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158372 ])
        (nil)))
(insn 15 12 0 2 (use (reg/i:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TApplicationImp::ShowMembers(TMemberInspector&) const (_ZNK15TApplicationImp11ShowMembersER16TMemberInspector, funcdef_no=7150, decl_uid=112498, cgraph_uid=3398)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 0
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 0
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TApplicationImp::ShowMembers(TMemberInspector&) const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,1u} r1={4d,1u} r2={3d} r4={4d,2u} r5={4d,2u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 131{113d,18u,0e} in 8{6 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 60 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 61 [ insp ])
        (reg:DI 4 si [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ insp ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15TApplicationImp5ClassEv") [flags 0x41]  <function_decl 0x2b94ca918600 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 672 {*call_value}
     (nil)
    (nil))
(insn 8 7 9 2 (set (reg/f:DI 59 [ D.158374 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ insp ])
        (nil)))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (reg/f:DI 60 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 60 [ this ])
        (nil)))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.158374 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158374 ])
        (nil)))
(call_insn 12 11 0 2 (call (mem:QI (symbol_ref:DI ("_ZN4ROOT17Class_ShowMembersEP6TClassPKvR16TMemberInspector") [flags 0x41]  <function_decl 0x2b94c656f800 Class_ShowMembers>) [0 Class_ShowMembers S1 A8])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TApplicationImp.h:52 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual TClass* TCanvasImp::IsA() const (_ZNK10TCanvasImp3IsAEv, funcdef_no=7434, decl_uid=117419, cgraph_uid=3756)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 6: 0
insn_cost 7: 4
insn_cost 12: 4
insn_cost 15: 0
starting the processing of deferred insns
ending the processing of deferred insns


virtual TClass* TCanvasImp::IsA() const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r4={2d} r5={2d} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 77{65d,12u,0e} in 4{3 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN10TCanvasImp5ClassEv") [flags 0x41]  <function_decl 0x2b94cacc4000 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 672 {*call_value}
     (nil)
    (nil))
(insn 7 6 12 2 (set (reg/f:DI 59 [ D.158376 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 12 7 15 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 59 [ D.158376 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158376 ])
        (nil)))
(insn 15 12 0 2 (use (reg/i:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function virtual void TCanvasImp::ShowMembers(TMemberInspector&) const (_ZNK10TCanvasImp11ShowMembersER16TMemberInspector, funcdef_no=7435, decl_uid=117422, cgraph_uid=3757)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 0
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 0
starting the processing of deferred insns
ending the processing of deferred insns


virtual void TCanvasImp::ShowMembers(TMemberInspector&) const

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,1u} r1={4d,1u} r2={3d} r4={4d,2u} r5={4d,2u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 131{113d,18u,0e} in 8{6 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 60 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 61 [ insp ])
        (reg:DI 4 si [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ insp ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 7 4 8 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN10TCanvasImp5ClassEv") [flags 0x41]  <function_decl 0x2b94cacc4000 Class>) [0 Class S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 672 {*call_value}
     (nil)
    (nil))
(insn 8 7 9 2 (set (reg/f:DI 59 [ D.158378 ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ insp ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ insp ])
        (nil)))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (reg/f:DI 60 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 60 [ this ])
        (nil)))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.158378 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158378 ])
        (nil)))
(call_insn 12 11 0 2 (call (mem:QI (symbol_ref:DI ("_ZN4ROOT17Class_ShowMembersEP6TClassPKvR16TMemberInspector") [flags 0x41]  <function_decl 0x2b94c656f800 Class_ShowMembers>) [0 Class_ShowMembers S1 A8])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TCanvasImp.h:80 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function <built-in> (main._omp_fn.0, funcdef_no=9031, decl_uid=151930, cgraph_uid=5849)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 4: 4
insn_cost 12: 8
insn_cost 13: 0
insn_cost 14: 8
insn_cost 15: 8
insn_cost 16: 0
insn_cost 17: 8
insn_cost 18: 8
insn_cost 19: 0
insn_cost 20: 8
insn_cost 21: 4
insn_cost 22: 0
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 8
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 0
insn_cost 32: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 38: 16
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 0
insn_cost 44: 4
insn_cost 45: 0
insn_cost 46: 4
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 4
insn_cost 269: 8
insn_cost 278: 8
insn_cost 357: 8
insn_cost 51: 0
insn_cost 53: 4
insn_cost 54: 8
insn_cost 55: 9
insn_cost 56: 0
insn_cost 57: 4
insn_cost 58: 0
insn_cost 63: 4
insn_cost 64: 0
insn_cost 65: 4
insn_cost 66: 0
insn_cost 73: 0
insn_cost 74: 0
insn_cost 75: 4
insn_cost 83: 0
insn_cost 84: 0
insn_cost 85: 0
insn_cost 86: 9
insn_cost 100: 0
insn_cost 101: 0
insn_cost 102: 9
insn_cost 105: 16
insn_cost 106: 4
insn_cost 669: 4
insn_cost 109: 4
insn_cost 110: 0
insn_cost 111: 4
insn_cost 112: 4
insn_cost 114: 4
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 4
insn_cost 118: 0
insn_cost 121: 0
insn_cost 122: 0
insn_cost 123: 0
insn_cost 124: 9
insn_cost 138: 0
insn_cost 139: 0
insn_cost 140: 9
insn_cost 143: 16
insn_cost 144: 4
insn_cost 147: 4
insn_cost 148: 0
insn_cost 149: 4
insn_cost 150: 4
insn_cost 152: 4
insn_cost 153: 4
insn_cost 154: 4
insn_cost 155: 4
insn_cost 156: 0
insn_cost 163: 0
insn_cost 164: 9
insn_cost 167: 4
insn_cost 170: 4
insn_cost 171: 0
insn_cost 172: 4
insn_cost 173: 4
insn_cost 175: 4
insn_cost 176: 4
insn_cost 177: 4
insn_cost 179: 0
insn_cost 180: 8
insn_cost 181: 4
insn_cost 182: 0
insn_cost 184: 8
insn_cost 185: 4
insn_cost 186: 8
insn_cost 187: 8
insn_cost 188: 8
insn_cost 189: 4
insn_cost 190: 4
insn_cost 191: 4
insn_cost 192: 4
insn_cost 193: 4
insn_cost 194: 4
insn_cost 195: 0
insn_cost 196: 8
insn_cost 197: 8
insn_cost 198: 8
insn_cost 199: 4
insn_cost 200: 4
insn_cost 201: 4
insn_cost 202: 4
insn_cost 203: 4
insn_cost 204: 4
insn_cost 205: 0
insn_cost 206: 8
insn_cost 207: 4
insn_cost 208: 8
insn_cost 209: 8
insn_cost 210: 8
insn_cost 211: 4
insn_cost 212: 4
insn_cost 213: 4
insn_cost 214: 4
insn_cost 215: 4
insn_cost 216: 4
insn_cost 217: 0
insn_cost 218: 8
insn_cost 219: 8
insn_cost 220: 8
insn_cost 221: 4
insn_cost 222: 4
insn_cost 223: 4
insn_cost 224: 4
insn_cost 225: 4
insn_cost 226: 4
insn_cost 227: 0
insn_cost 228: 8
insn_cost 229: 4
insn_cost 230: 8
insn_cost 231: 8
insn_cost 232: 8
insn_cost 233: 4
insn_cost 234: 4
insn_cost 235: 4
insn_cost 236: 4
insn_cost 237: 4
insn_cost 238: 4
insn_cost 239: 0
insn_cost 240: 8
insn_cost 241: 8
insn_cost 242: 8
insn_cost 243: 4
insn_cost 244: 4
insn_cost 245: 4
insn_cost 246: 4
insn_cost 247: 4
insn_cost 248: 4
insn_cost 249: 0
insn_cost 250: 8
insn_cost 251: 4
insn_cost 252: 0
insn_cost 254: 20
insn_cost 255: 0
insn_cost 256: 4
insn_cost 257: 0
insn_cost 259: 9
insn_cost 260: 0
insn_cost 261: 4
insn_cost 262: 0
insn_cost 652: 0
insn_cost 264: 0
insn_cost 265: 8
insn_cost 266: 4
insn_cost 267: 8
insn_cost 268: 32
insn_cost 270: 32
insn_cost 271: 4
insn_cost 272: 4
insn_cost 273: 0
insn_cost 275: 0
insn_cost 276: 8
insn_cost 277: 32
insn_cost 279: 32
insn_cost 280: 8
insn_cost 281: 0
insn_cost 283: 12
insn_cost 284: 0
insn_cost 289: 0
insn_cost 290: 0
insn_cost 291: 4
insn_cost 296: 0
insn_cost 297: 16
insn_cost 298: 4
insn_cost 299: 4
insn_cost 300: 8
insn_cost 301: 0
insn_cost 302: 4
insn_cost 303: 0
insn_cost 305: 4
insn_cost 307: 0
insn_cost 309: 9
insn_cost 310: 4
insn_cost 311: 0
insn_cost 318: 12
insn_cost 320: 4
insn_cost 321: 32
insn_cost 322: 4
insn_cost 323: 12
insn_cost 324: 4
insn_cost 325: 0
insn_cost 327: 4
insn_cost 328: 4
insn_cost 329: 0
insn_cost 331: 8
insn_cost 332: 0
insn_cost 334: 8
insn_cost 335: 4
insn_cost 336: 4
insn_cost 337: 4
insn_cost 338: 4
insn_cost 339: 4
insn_cost 340: 4
insn_cost 341: 4
insn_cost 342: 0
insn_cost 344: 8
insn_cost 345: 4
insn_cost 346: 4
insn_cost 347: 0
insn_cost 349: 8
insn_cost 350: 80
insn_cost 351: 8
insn_cost 352: 0
insn_cost 354: 0
insn_cost 355: 0
insn_cost 356: 8
insn_cost 358: 32
insn_cost 359: 4
insn_cost 360: 0
insn_cost 361: 0
insn_cost 362: 4
insn_cost 363: 4
insn_cost 364: 4
insn_cost 365: 0
insn_cost 366: 4
insn_cost 369: 4
insn_cost 370: 80
insn_cost 371: 4
insn_cost 372: 32
insn_cost 373: 4
insn_cost 374: 0
insn_cost 379: 0
insn_cost 380: 0
insn_cost 381: 0
insn_cost 382: 12
insn_cost 383: 0
insn_cost 385: 8
insn_cost 386: 8
insn_cost 387: 8
insn_cost 388: 9
insn_cost 389: 0
insn_cost 390: 0
insn_cost 391: 8
insn_cost 392: 9
insn_cost 393: 40
insn_cost 394: 4
insn_cost 395: 4
insn_cost 396: 0
insn_cost 397: 4
insn_cost 398: 0
insn_cost 399: 0
insn_cost 400: 8
insn_cost 401: 32
insn_cost 402: 4
insn_cost 403: 0
insn_cost 404: 8
insn_cost 405: 8
insn_cost 406: 9
insn_cost 407: 40
insn_cost 408: 0
insn_cost 409: 0
insn_cost 410: 0
insn_cost 411: 8
insn_cost 412: 32
insn_cost 413: 4
insn_cost 414: 4
insn_cost 415: 4
insn_cost 416: 0
insn_cost 418: 0
insn_cost 419: 12
insn_cost 420: 0
insn_cost 422: 80
insn_cost 423: 4
insn_cost 8: 4
insn_cost 425: 0
insn_cost 426: 8
insn_cost 427: 8
insn_cost 428: 9
insn_cost 429: 4
insn_cost 430: 4
insn_cost 431: 8
insn_cost 432: 13
insn_cost 433: 0
insn_cost 435: 4
insn_cost 437: 0
insn_cost 438: 12
insn_cost 439: 0
insn_cost 447: 9
insn_cost 448: 4
insn_cost 449: 0
insn_cost 454: 0
insn_cost 455: 8
insn_cost 456: 4
insn_cost 457: 0
insn_cost 9: 4
insn_cost 460: 0
insn_cost 461: 4
insn_cost 462: 4
insn_cost 463: 8
insn_cost 464: 13
insn_cost 465: 4
insn_cost 466: 0
insn_cost 468: 4
insn_cost 470: 0
insn_cost 471: 8
insn_cost 472: 4
insn_cost 473: 0
insn_cost 481: 13
insn_cost 482: 4
insn_cost 483: 0
insn_cost 488: 12
insn_cost 489: 8
insn_cost 490: 4
insn_cost 491: 0
insn_cost 493: 12
insn_cost 494: 8
insn_cost 495: 4
insn_cost 496: 0
insn_cost 498: 12
insn_cost 499: 8
insn_cost 500: 4
insn_cost 501: 0
insn_cost 506: 20
insn_cost 507: 4
insn_cost 508: 4
insn_cost 510: 4
insn_cost 511: 9
insn_cost 513: 4
insn_cost 514: 4
insn_cost 515: 4
insn_cost 516: 8
insn_cost 517: 4
insn_cost 518: 4
insn_cost 519: 4
insn_cost 520: 0
insn_cost 526: 12
insn_cost 527: 0
insn_cost 529: 20
insn_cost 530: 4
insn_cost 531: 4
insn_cost 533: 4
insn_cost 534: 9
insn_cost 536: 4
insn_cost 537: 4
insn_cost 538: 4
insn_cost 539: 8
insn_cost 540: 4
insn_cost 541: 4
insn_cost 542: 4
insn_cost 543: 0
insn_cost 549: 12
insn_cost 550: 0
insn_cost 552: 12
insn_cost 553: 4
insn_cost 554: 4
insn_cost 556: 4
insn_cost 557: 9
insn_cost 559: 4
insn_cost 560: 4
insn_cost 561: 4
insn_cost 562: 8
insn_cost 563: 4
insn_cost 564: 4
insn_cost 565: 4
insn_cost 566: 0
insn_cost 572: 0
insn_cost 573: 0
insn_cost 574: 8
insn_cost 575: 32
insn_cost 576: 4
insn_cost 577: 4
insn_cost 578: 4
insn_cost 579: 0
insn_cost 586: 4
insn_cost 587: 0
insn_cost 589: 4
insn_cost 590: 0
insn_cost 592: 0
insn_cost 593: 0
insn_cost 594: 8
insn_cost 595: 40
insn_cost 596: 8
insn_cost 597: 32
insn_cost 598: 0
insn_cost 599: 0
insn_cost 600: 0
insn_cost 601: 8
insn_cost 602: 40
insn_cost 604: 32
insn_cost 605: 0
insn_cost 606: 32
insn_cost 607: 32
insn_cost 608: 32
insn_cost 609: 160
insn_cost 610: 4
insn_cost 611: 0
insn_cost 615: 32
insn_cost 616: 32
insn_cost 617: 32
insn_cost 618: 4
insn_cost 619: 0
insn_cost 622: 0
insn_cost 627: 12
insn_cost 630: 0
insn_cost 631: 12
insn_cost 632: 0
insn_cost 634: 4
insn_cost 635: 4
insn_cost 7: 4
insn_cost 555: 16
insn_cost 532: 16
insn_cost 509: 16
insn_cost 648: 4
insn_cost 6: 4

Trying 28 -> 29:
Failed to match this instruction:
(parallel [
        (set (reg:DI 293 [ D.158398 ])
            (plus:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 293 [ D.158398 ])
    (plus:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])
        (const_int 1 [0x1])))

Trying 21 -> 30:

Trying 29 -> 30:
Failed to match this instruction:
(parallel [
        (set (reg:DI 80 [ D.158399 ])
            (plus:DI (minus:DI (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
                    (reg:DI 71 [ mix_start.63 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 80 [ D.158399 ])
    (plus:DI (minus:DI (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
            (reg:DI 71 [ mix_start.63 ]))
        (const_int 1 [0x1])))

Trying 28, 29 -> 30:
Failed to match this instruction:
(parallel [
        (set (reg:DI 80 [ D.158399 ])
            (plus:DI (minus:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])
                    (reg:DI 71 [ mix_start.63 ]))
                (const_int 1 [0x1])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 80 [ D.158399 ])
    (plus:DI (minus:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])
            (reg:DI 71 [ mix_start.63 ]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:DI 293 [ D.158398 ])
    (minus:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])
        (reg:DI 71 [ mix_start.63 ])))

Trying 29, 21 -> 30:

Trying 24 -> 31:

Trying 30 -> 31:
Failed to match this instruction:
(parallel [
        (set (reg:DI 295)
            (div:DI (minus:DI (reg:DI 293 [ D.158398 ])
                    (reg:DI 71 [ mix_start.63 ]))
                (reg:DI 77 [ D.158399 ])))
        (set (reg:DI 296)
            (mod:DI (minus:DI (reg:DI 293 [ D.158398 ])
                    (reg:DI 71 [ mix_start.63 ]))
                (reg:DI 77 [ D.158399 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 295)
            (div:DI (minus:DI (reg:DI 293 [ D.158398 ])
                    (reg:DI 71 [ mix_start.63 ]))
                (reg:DI 77 [ D.158399 ])))
        (set (reg:DI 296)
            (mod:DI (minus:DI (reg:DI 293 [ D.158398 ])
                    (reg:DI 71 [ mix_start.63 ]))
                (reg:DI 77 [ D.158399 ])))
    ])

Trying 21, 30 -> 31:

Trying 29, 30 -> 31:
Failed to match this instruction:
(parallel [
        (set (reg:DI 295)
            (div:DI (plus:DI (minus:DI (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
                        (reg:DI 71 [ mix_start.63 ]))
                    (const_int 1 [0x1]))
                (reg:DI 77 [ D.158399 ])))
        (set (reg:DI 296)
            (mod:DI (plus:DI (minus:DI (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
                        (reg:DI 71 [ mix_start.63 ]))
                    (const_int 1 [0x1]))
                (reg:DI 77 [ D.158399 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 295)
            (div:DI (plus:DI (minus:DI (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
                        (reg:DI 71 [ mix_start.63 ]))
                    (const_int 1 [0x1]))
                (reg:DI 77 [ D.158399 ])))
        (set (reg:DI 296)
            (mod:DI (plus:DI (minus:DI (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
                        (reg:DI 71 [ mix_start.63 ]))
                    (const_int 1 [0x1]))
                (reg:DI 77 [ D.158399 ])))
    ])

Trying 30, 24 -> 31:

Trying 31 -> 32:

Trying 24, 31 -> 32:

Trying 30, 31 -> 32:

Trying 31 -> 34:

Trying 24, 31 -> 34:

Trying 30, 31 -> 34:

Trying 27 -> 35:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (sign_extend:DI (reg:SI 78 [ D.158400 ]))
                (reg:DI 296)))
        (set (reg:DI 79 [ D.158399 ])
            (sign_extend:DI (reg:SI 78 [ D.158400 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (sign_extend:DI (reg:SI 78 [ D.158400 ]))
                (reg:DI 296)))
        (set (reg:DI 79 [ D.158399 ])
            (sign_extend:DI (reg:SI 78 [ D.158400 ])))
    ])

Trying 35 -> 36:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:DI 79 [ D.158399 ])
            (reg:DI 296))
        (label_ref 646)
        (pc)))

Trying 27, 35 -> 36:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (sign_extend:DI (reg:SI 78 [ D.158400 ]))
                    (reg:DI 296))
                (label_ref 646)
                (pc)))
        (set (reg:DI 79 [ D.158399 ])
            (sign_extend:DI (reg:SI 78 [ D.158400 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (sign_extend:DI (reg:SI 78 [ D.158400 ]))
                    (reg:DI 296))
                (label_ref 646)
                (pc)))
        (set (reg:DI 79 [ D.158399 ])
            (sign_extend:DI (reg:SI 78 [ D.158400 ])))
    ])
Successfully matched this instruction:
(set (reg:DI 79 [ D.158399 ])
    (sign_extend:DI (reg:SI 78 [ D.158400 ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (sign_extend:DI (reg:SI 78 [ D.158400 ]))
            (reg:DI 296))
        (label_ref 646)
        (pc)))

Trying 38 -> 39:
Failed to match this instruction:
(parallel [
        (set (reg:DI 82 [ D.158399 ])
            (plus:DI (mult:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 79 [ D.158399 ]))
                (reg:DI 62 [ tt.1246 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 82 [ D.158399 ])
    (plus:DI (mult:DI (reg:DI 61 [ q.1245 ])
            (reg:DI 79 [ D.158399 ]))
        (reg:DI 62 [ tt.1246 ])))

Trying 39 -> 40:
Failed to match this instruction:
(parallel [
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (plus:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 62 [ tt.1246 ]))
                (reg:DI 299 [ D.158399 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 82 [ D.158399 ])
            (plus:DI (reg:DI 299 [ D.158399 ])
                (reg:DI 62 [ tt.1246 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (plus:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 62 [ tt.1246 ]))
                (reg:DI 299 [ D.158399 ])))
        (set (reg:DI 82 [ D.158399 ])
            (plus:DI (reg:DI 299 [ D.158399 ])
                (reg:DI 62 [ tt.1246 ])))
    ])

Trying 38, 39 -> 40:
Failed to match this instruction:
(parallel [
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (plus:DI (mult:DI (reg:DI 61 [ q.1245 ])
                        (reg:DI 79 [ D.158399 ]))
                    (reg:DI 61 [ q.1245 ]))
                (reg:DI 62 [ tt.1246 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 82 [ D.158399 ])
            (plus:DI (mult:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 79 [ D.158399 ]))
                (reg:DI 62 [ tt.1246 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (plus:DI (mult:DI (reg:DI 61 [ q.1245 ])
                        (reg:DI 79 [ D.158399 ]))
                    (reg:DI 61 [ q.1245 ]))
                (reg:DI 62 [ tt.1246 ])))
        (set (reg:DI 82 [ D.158399 ])
            (plus:DI (mult:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 79 [ D.158399 ]))
                (reg:DI 62 [ tt.1246 ])))
    ])

Trying 40 -> 41:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:DI (reg:DI 82 [ D.158399 ])
                    (reg:DI 61 [ q.1245 ]))
                (reg:DI 82 [ D.158399 ])))
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (reg:DI 82 [ D.158399 ])
                (reg:DI 61 [ q.1245 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:DI (reg:DI 82 [ D.158399 ])
                    (reg:DI 61 [ q.1245 ]))
                (reg:DI 82 [ D.158399 ])))
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (reg:DI 82 [ D.158399 ])
                (reg:DI 61 [ q.1245 ])))
    ])

Trying 39, 40 -> 41:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:DI (plus:DI (reg:DI 61 [ q.1245 ])
                        (reg:DI 62 [ tt.1246 ]))
                    (reg:DI 299 [ D.158399 ]))
                (plus:DI (reg:DI 299 [ D.158399 ])
                    (reg:DI 62 [ tt.1246 ]))))
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (plus:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 62 [ tt.1246 ]))
                (reg:DI 299 [ D.158399 ])))
        (set (reg:DI 82 [ D.158399 ])
            (plus:DI (reg:DI 299 [ D.158399 ])
                (reg:DI 62 [ tt.1246 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:DI (plus:DI (reg:DI 61 [ q.1245 ])
                        (reg:DI 62 [ tt.1246 ]))
                    (reg:DI 299 [ D.158399 ]))
                (plus:DI (reg:DI 299 [ D.158399 ])
                    (reg:DI 62 [ tt.1246 ]))))
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (plus:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 62 [ tt.1246 ]))
                (reg:DI 299 [ D.158399 ])))
        (set (reg:DI 82 [ D.158399 ])
            (plus:DI (reg:DI 299 [ D.158399 ])
                (reg:DI 62 [ tt.1246 ])))
    ])

Trying 41 -> 42:
Failed to match this instruction:
(set (pc)
    (if_then_else (ge (reg:DI 82 [ D.158399 ])
            (reg:DI 83 [ D.158399 ]))
        (label_ref:DI 653)
        (pc)))

Trying 40, 41 -> 42:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (plus:DI (reg:DI 82 [ D.158399 ])
                        (reg:DI 61 [ q.1245 ]))
                    (reg:DI 82 [ D.158399 ]))
                (label_ref:DI 653)
                (pc)))
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (reg:DI 82 [ D.158399 ])
                (reg:DI 61 [ q.1245 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (plus:DI (reg:DI 82 [ D.158399 ])
                        (reg:DI 61 [ q.1245 ]))
                    (reg:DI 82 [ D.158399 ]))
                (label_ref:DI 653)
                (pc)))
        (set (reg:DI 83 [ D.158399 ])
            (plus:DI (reg:DI 82 [ D.158399 ])
                (reg:DI 61 [ q.1245 ])))
    ])
Successfully matched this instruction:
(set (reg:DI 83 [ D.158399 ])
    (plus:DI (reg:DI 82 [ D.158399 ])
        (reg:DI 61 [ q.1245 ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (plus:DI (reg:DI 82 [ D.158399 ])
                (reg:DI 61 [ q.1245 ]))
            (reg:DI 82 [ D.158399 ]))
        (label_ref:DI 653)
        (pc)))

Trying 54 -> 55:
Failed to match this instruction:
(set (reg/v:DI 87 [ mix_event ])
    (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                (const_int 8 [0x8]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 72 [0x48])) [0 .omp_data_i_23(D)->mix_events+0 S8 A64])) [0 *_51 S8 A64]))

Trying 55 -> 57:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64])
                (const_int 9999998 [0x98967e])))
        (set (reg/v:DI 87 [ mix_event ])
            (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64])
                (const_int 9999998 [0x98967e])))
        (set (reg/v:DI 87 [ mix_event ])
            (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64]))
    ])

Trying 54, 55 -> 57:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                            (const_int 8 [0x8]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 72 [0x48])) [0 .omp_data_i_23(D)->mix_events+0 S8 A64])) [0 *_51 S8 A64])
                (const_int 9999998 [0x98967e])))
        (set (reg/v:DI 87 [ mix_event ])
            (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                        (const_int 8 [0x8]))
                    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 72 [0x48])) [0 .omp_data_i_23(D)->mix_events+0 S8 A64])) [0 *_51 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                            (const_int 8 [0x8]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 72 [0x48])) [0 .omp_data_i_23(D)->mix_events+0 S8 A64])) [0 *_51 S8 A64])
                (const_int 9999998 [0x98967e])))
        (set (reg/v:DI 87 [ mix_event ])
            (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                        (const_int 8 [0x8]))
                    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 72 [0x48])) [0 .omp_data_i_23(D)->mix_events+0 S8 A64])) [0 *_51 S8 A64]))
    ])
Failed to match this instruction:
(set (reg/v:DI 87 [ mix_event ])
    (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                (const_int 8 [0x8]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 72 [0x48])) [0 .omp_data_i_23(D)->mix_events+0 S8 A64])) [0 *_51 S8 A64]))

Trying 57 -> 58:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:DI 87 [ mix_event ])
            (const_int 9999998 [0x98967e]))
        (label_ref 71)
        (pc)))

Trying 55, 57 -> 58:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                                (const_int 8 [0x8]))
                            (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64])
                    (const_int 9999998 [0x98967e]))
                (label_ref 71)
                (pc)))
        (set (reg/v:DI 87 [ mix_event ])
            (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                                (const_int 8 [0x8]))
                            (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64])
                    (const_int 9999998 [0x98967e]))
                (label_ref 71)
                (pc)))
        (set (reg/v:DI 87 [ mix_event ])
            (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64]))
    ])
Successfully matched this instruction:
(set (reg/v:DI 87 [ mix_event ])
    (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                (const_int 8 [0x8]))
            (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64])
            (const_int 9999998 [0x98967e]))
        (label_ref 71)
        (pc)))

Trying 63 -> 65:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:DI (reg/v:DI 63 [ imix ])
                    (const_int 1 [0x1]))
                (reg:DI 84 [ D.158399 ])))
        (set (reg/v:DI 63 [ imix ])
            (plus:DI (reg/v:DI 63 [ imix ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:DI (reg/v:DI 63 [ imix ])
                    (const_int 1 [0x1]))
                (reg:DI 84 [ D.158399 ])))
        (set (reg/v:DI 63 [ imix ])
            (plus:DI (reg/v:DI 63 [ imix ])
                (const_int 1 [0x1])))
    ])

Trying 65 -> 66:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:DI 84 [ D.158399 ])
            (reg/v:DI 63 [ imix ]))
        (label_ref:DI 653)
        (pc)))

Trying 63, 65 -> 66:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:DI (reg/v:DI 63 [ imix ])
                        (const_int 1 [0x1]))
                    (reg:DI 84 [ D.158399 ]))
                (label_ref:DI 653)
                (pc)))
        (set (reg/v:DI 63 [ imix ])
            (plus:DI (reg/v:DI 63 [ imix ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:DI (reg/v:DI 63 [ imix ])
                        (const_int 1 [0x1]))
                    (reg:DI 84 [ D.158399 ]))
                (label_ref:DI 653)
                (pc)))
        (set (reg/v:DI 63 [ imix ])
            (plus:DI (reg/v:DI 63 [ imix ])
                (const_int 1 [0x1])))
    ])

Trying 86 -> 105:
Failed to match this instruction:
(parallel [
        (set (reg:DI 307 [ D.158397 ])
            (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
                (reg:DI 304 [ D.158403 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 302 [ D.158403 ])
            (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 307 [ D.158397 ])
            (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
                (reg:DI 304 [ D.158403 ])))
        (set (reg:DI 302 [ D.158403 ])
            (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
    ])

Trying 102 -> 105:
Failed to match this instruction:
(parallel [
        (set (reg:DI 307 [ D.158397 ])
            (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
                (reg:DI 302 [ D.158403 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 307 [ D.158397 ])
    (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
        (reg:DI 302 [ D.158403 ])))

Trying 102, 86 -> 105:
Failed to match this instruction:
(parallel [
        (set (reg:DI 307 [ D.158397 ])
            (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
                (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 302 [ D.158403 ])
            (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 307 [ D.158397 ])
            (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
                (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))))
        (set (reg:DI 302 [ D.158403 ])
            (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
    ])
Successfully matched this instruction:
(set (reg:DI 302 [ D.158403 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
Failed to match this instruction:
(set (reg:DI 307 [ D.158397 ])
    (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))))

Trying 105 -> 106:
Failed to match this instruction:
(parallel [
        (set (reg:DI 308 [ D.158397 ])
            (ashift:DI (mult:DI (reg:DI 302 [ D.158403 ])
                    (reg:DI 304 [ D.158403 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 308 [ D.158397 ])
    (ashift:DI (mult:DI (reg:DI 302 [ D.158403 ])
            (reg:DI 304 [ D.158403 ]))
        (const_int 2 [0x2])))

Trying 86, 105 -> 106:
Failed to match this instruction:
(parallel [
        (set (reg:DI 308 [ D.158397 ])
            (ashift:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
                    (reg:DI 304 [ D.158403 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 302 [ D.158403 ])
            (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 308 [ D.158397 ])
            (ashift:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
                    (reg:DI 304 [ D.158403 ]))
                (const_int 2 [0x2])))
        (set (reg:DI 302 [ D.158403 ])
            (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
    ])
Successfully matched this instruction:
(set (reg:DI 302 [ D.158403 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
Failed to match this instruction:
(set (reg:DI 308 [ D.158397 ])
    (ashift:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
            (reg:DI 304 [ D.158403 ]))
        (const_int 2 [0x2])))

Trying 102, 105 -> 106:
Failed to match this instruction:
(parallel [
        (set (reg:DI 308 [ D.158397 ])
            (ashift:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
                    (reg:DI 302 [ D.158403 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 308 [ D.158397 ])
    (ashift:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
            (reg:DI 302 [ D.158403 ]))
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:DI 307 [ D.158397 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32])))
Failed to match this instruction:
(set (reg:DI 308 [ D.158397 ])
    (ashift:DI (mult:DI (reg:DI 307 [ D.158397 ])
            (reg:DI 302 [ D.158403 ]))
        (const_int 2 [0x2])))

Trying 106 -> 109:
Failed to match this instruction:
(parallel [
        (set (reg:DI 311)
            (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                    (const_int 4 [0x4]))
                (const_int 18 [0x12])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 311)
    (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))
deferring deletion of insn with uid = 106.
modifying insn i3   109: r311:DI=r307:DI*0x4+0x12
      REG_DEAD r307:DI
deferring rescan insn with uid = 109.

Trying 105 -> 109:
Failed to match this instruction:
(set (reg:DI 311)
    (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                (reg:DI 304 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 86, 105 -> 109:
Failed to match this instruction:
(parallel [
        (set (reg:DI 311)
            (plus:DI (mult:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
                        (reg:DI 304 [ D.158403 ]))
                    (const_int 4 [0x4]))
                (const_int 18 [0x12])))
        (set (reg:DI 302 [ D.158403 ])
            (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 311)
            (plus:DI (mult:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
                        (reg:DI 304 [ D.158403 ]))
                    (const_int 4 [0x4]))
                (const_int 18 [0x12])))
        (set (reg:DI 302 [ D.158403 ])
            (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
    ])
Successfully matched this instruction:
(set (reg:DI 302 [ D.158403 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64])))
Failed to match this instruction:
(set (reg:DI 311)
    (plus:DI (mult:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
                (reg:DI 304 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 102, 105 -> 109:
Failed to match this instruction:
(set (reg:DI 311)
    (plus:DI (mult:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
                (reg:DI 302 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))
Successfully matched this instruction:
(set (reg:DI 307 [ D.158397 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32])))
Failed to match this instruction:
(set (reg:DI 311)
    (plus:DI (mult:DI (mult:DI (reg:DI 307 [ D.158397 ])
                (reg:DI 302 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 669 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:DI 313)
            (lshiftrt:DI (reg:DI 311)
                (const_int 4 [0x4])))
        (set (reg:DI 314)
            (and:DI (reg:DI 311)
                (const_int 14 [0xe])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 313)
            (lshiftrt:DI (reg:DI 311)
                (const_int 4 [0x4])))
        (set (reg:DI 314)
            (and:DI (reg:DI 311)
                (const_int 14 [0xe])))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])

Trying 109 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:DI 313)
            (udiv:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (set (reg:DI 314)
            (umod:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 313)
            (udiv:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (set (reg:DI 314)
            (umod:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
    ])
Failed to match this instruction:
(set (reg:DI 313)
    (udiv:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (reg:DI 484)))

Trying 105, 109 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:DI 313)
            (udiv:DI (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                            (reg:DI 304 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (set (reg:DI 314)
            (umod:DI (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                            (reg:DI 304 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 313)
            (udiv:DI (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                            (reg:DI 304 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (set (reg:DI 314)
            (umod:DI (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                            (reg:DI 304 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
    ])
Failed to match this instruction:
(set (reg:DI 313)
    (udiv:DI (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                    (reg:DI 304 [ D.158403 ]))
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (reg:DI 484)))
Failed to match this instruction:
(set (reg:DI 311)
    (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                (reg:DI 304 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 109, 669 -> 110:
Failed to match this instruction:
(parallel [
        (set (reg:DI 313)
            (lshiftrt:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int 4 [0x4])))
        (set (reg:DI 314)
            (and:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 2 [0x2]))
                (const_int 14 [0xe])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 313)
            (lshiftrt:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int 4 [0x4])))
        (set (reg:DI 314)
            (and:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 2 [0x2]))
                (const_int 14 [0xe])))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])

Trying 110 -> 111:
Failed to match this instruction:
(parallel [
        (set (reg:DI 315)
            (ashift:DI (udiv:DI (reg:DI 311)
                    (reg:DI 484))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 315)
    (ashift:DI (udiv:DI (reg:DI 311)
            (reg:DI 484))
        (const_int 4 [0x4])))

Trying 669, 110 -> 111:
Failed to match this instruction:
(parallel [
        (set (reg:DI 315)
            (and:DI (reg:DI 311)
                (const_int -16 [0xfffffffffffffff0])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 315)
            (and:DI (reg:DI 311)
                (const_int -16 [0xfffffffffffffff0])))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])
Successfully matched this instruction:
(set (reg:DI 484)
    (const_int 16 [0x10]))
Successfully matched this instruction:
(set (reg:DI 315)
    (and:DI (reg:DI 311)
        (const_int -16 [0xfffffffffffffff0])))
deferring deletion of insn with uid = 669.
modifying insn i2   110: r484:DI=0x10
deferring rescan insn with uid = 110.
modifying insn i3   111: {r315:DI=r311:DI&0xfffffffffffffff0;clobber flags:CC;}
      REG_DEAD r311:DI
      REG_UNUSED flags:CC
deferring rescan insn with uid = 111.

Trying 109 -> 111:
Failed to match this instruction:
(parallel [
        (set (reg:DI 315)
            (and:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int -16 [0xfffffffffffffff0])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 315)
    (and:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (const_int -16 [0xfffffffffffffff0])))

Trying 105, 109 -> 111:
Failed to match this instruction:
(parallel [
        (set (reg:DI 315)
            (and:DI (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                            (reg:DI 304 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int -16 [0xfffffffffffffff0])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 315)
    (and:DI (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                    (reg:DI 304 [ D.158403 ]))
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (const_int -16 [0xfffffffffffffff0])))
Failed to match this instruction:
(set (reg:DI 311)
    (plus:DI (mult:DI (mult:DI (reg:DI 302 [ D.158403 ])
                (reg:DI 304 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 111 -> 112:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 7 sp)
            (minus:DI (reg/f:DI 7 sp)
                (and:DI (reg:DI 311)
                    (const_int -16 [0xfffffffffffffff0]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/f:DI 7 sp)
    (minus:DI (reg/f:DI 7 sp)
        (and:DI (reg:DI 311)
            (const_int -16 [0xfffffffffffffff0]))))

Trying 109, 111 -> 112:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 7 sp)
            (minus:DI (reg/f:DI 7 sp)
                (and:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                            (const_int 4 [0x4]))
                        (const_int 18 [0x12]))
                    (const_int -16 [0xfffffffffffffff0]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/f:DI 7 sp)
    (minus:DI (reg/f:DI 7 sp)
        (and:DI (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                    (const_int 4 [0x4]))
                (const_int 18 [0x12]))
            (const_int -16 [0xfffffffffffffff0]))))
Successfully matched this instruction:
(set (reg:DI 315)
    (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))
Failed to match this instruction:
(set (reg/f:DI 7 sp)
    (minus:DI (reg/f:DI 7 sp)
        (and:DI (reg:DI 315)
            (const_int -16 [0xfffffffffffffff0]))))

Trying 112 -> 114:

Trying 111, 112 -> 114:

Trying 114 -> 115:
Successfully matched this instruction:
(parallel [
        (set (reg:DI 318)
            (lshiftrt:DI (reg/f:DI 7 sp)
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Instruction not appropriate for target.
Trying 112, 114 -> 115:

Trying 115 -> 116:
Successfully matched this instruction:
(parallel [
        (set (reg/f:DI 319)
            (and:DI (reg/f:DI 317)
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 115.
modifying insn i3   116: {r319:DI=r317:DI&0xfffffffffffffffc;clobber flags:CC;}
      REG_DEAD r317:DI
      REG_UNUSED flags:CC
deferring rescan insn with uid = 116.

Trying 114 -> 116:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 319)
            (reg/f:DI 7 sp))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/f:DI 319)
    (reg/f:DI 7 sp))
deferring deletion of insn with uid = 114.
modifying insn i3   116: r319:DI=sp:DI
deferring rescan insn with uid = 116.

Trying 112 -> 116:

Trying 111, 112 -> 116:

Trying 116 -> 117:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 101 [ track_data_out_private.64 ])
            (reg/f:DI 7 sp))
        (set (reg/f:DI 319)
            (reg/f:DI 7 sp))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 101 [ track_data_out_private.64 ])
            (reg/f:DI 7 sp))
        (set (reg/f:DI 319)
            (reg/f:DI 7 sp))
    ])

Trying 112, 116 -> 117:

Trying 124 -> 143:
Failed to match this instruction:
(parallel [
        (set (reg:DI 325 [ D.158397 ])
            (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
                (reg:DI 322 [ D.158403 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 325 [ D.158397 ])
    (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (reg:DI 322 [ D.158403 ])))

Trying 140 -> 143:
Failed to match this instruction:
(parallel [
        (set (reg:DI 325 [ D.158397 ])
            (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
                (reg:DI 320 [ D.158403 ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 325 [ D.158397 ])
    (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
        (reg:DI 320 [ D.158403 ])))

Trying 140, 124 -> 143:
Failed to match this instruction:
(parallel [
        (set (reg:DI 325 [ D.158397 ])
            (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
                (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 325 [ D.158397 ])
    (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))))
Successfully matched this instruction:
(set (reg:DI 322 [ D.158403 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64])))
Failed to match this instruction:
(set (reg:DI 325 [ D.158397 ])
    (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
        (reg:DI 322 [ D.158403 ])))

Trying 143 -> 144:
Failed to match this instruction:
(parallel [
        (set (reg:DI 114 [ D.158397 ])
            (ashift:DI (mult:DI (reg:DI 320 [ D.158403 ])
                    (reg:DI 322 [ D.158403 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 114 [ D.158397 ])
    (ashift:DI (mult:DI (reg:DI 320 [ D.158403 ])
            (reg:DI 322 [ D.158403 ]))
        (const_int 2 [0x2])))

Trying 124, 143 -> 144:
Failed to match this instruction:
(parallel [
        (set (reg:DI 114 [ D.158397 ])
            (ashift:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
                    (reg:DI 322 [ D.158403 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 114 [ D.158397 ])
    (ashift:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
            (reg:DI 322 [ D.158403 ]))
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:DI 325 [ D.158397 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64])))
Failed to match this instruction:
(set (reg:DI 114 [ D.158397 ])
    (ashift:DI (mult:DI (reg:DI 325 [ D.158397 ])
            (reg:DI 322 [ D.158403 ]))
        (const_int 2 [0x2])))

Trying 140, 143 -> 144:
Failed to match this instruction:
(parallel [
        (set (reg:DI 114 [ D.158397 ])
            (ashift:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
                    (reg:DI 320 [ D.158403 ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 114 [ D.158397 ])
    (ashift:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
            (reg:DI 320 [ D.158403 ]))
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:DI 325 [ D.158397 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32])))
Failed to match this instruction:
(set (reg:DI 114 [ D.158397 ])
    (ashift:DI (mult:DI (reg:DI 325 [ D.158397 ])
            (reg:DI 320 [ D.158403 ]))
        (const_int 2 [0x2])))

Trying 144 -> 147:
Failed to match this instruction:
(parallel [
        (set (reg:DI 328)
            (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                    (const_int 4 [0x4]))
                (const_int 18 [0x12])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 328)
    (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))
deferring deletion of insn with uid = 144.
modifying insn i3   147: r328:DI=r325:DI*0x4+0x12
      REG_DEAD r325:DI
deferring rescan insn with uid = 147.

Trying 143 -> 147:
Failed to match this instruction:
(set (reg:DI 328)
    (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                (reg:DI 322 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 124, 143 -> 147:
Failed to match this instruction:
(set (reg:DI 328)
    (plus:DI (mult:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
                (reg:DI 322 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))
Successfully matched this instruction:
(set (reg:DI 325 [ D.158397 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64])))
Failed to match this instruction:
(set (reg:DI 328)
    (plus:DI (mult:DI (mult:DI (reg:DI 325 [ D.158397 ])
                (reg:DI 322 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 140, 143 -> 147:
Failed to match this instruction:
(set (reg:DI 328)
    (plus:DI (mult:DI (mult:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
                (reg:DI 320 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))
Successfully matched this instruction:
(set (reg:DI 325 [ D.158397 ])
    (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32])))
Failed to match this instruction:
(set (reg:DI 328)
    (plus:DI (mult:DI (mult:DI (reg:DI 325 [ D.158397 ])
                (reg:DI 320 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 110 -> 148:
Failed to match this instruction:
(parallel [
        (set (reg:DI 330)
            (lshiftrt:DI (reg:DI 328)
                (const_int 4 [0x4])))
        (set (reg:DI 331)
            (and:DI (reg:DI 328)
                (const_int 14 [0xe])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 330)
            (lshiftrt:DI (reg:DI 328)
                (const_int 4 [0x4])))
        (set (reg:DI 331)
            (and:DI (reg:DI 328)
                (const_int 14 [0xe])))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])

Trying 147 -> 148:
Failed to match this instruction:
(parallel [
        (set (reg:DI 330)
            (udiv:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (set (reg:DI 331)
            (umod:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 330)
            (udiv:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (set (reg:DI 331)
            (umod:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
    ])
Failed to match this instruction:
(set (reg:DI 330)
    (udiv:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (reg:DI 484)))

Trying 143, 147 -> 148:
Failed to match this instruction:
(parallel [
        (set (reg:DI 330)
            (udiv:DI (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                            (reg:DI 322 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (set (reg:DI 331)
            (umod:DI (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                            (reg:DI 322 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 330)
            (udiv:DI (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                            (reg:DI 322 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
        (set (reg:DI 331)
            (umod:DI (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                            (reg:DI 322 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (reg:DI 484)))
    ])
Failed to match this instruction:
(set (reg:DI 330)
    (udiv:DI (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                    (reg:DI 322 [ D.158403 ]))
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (reg:DI 484)))
Failed to match this instruction:
(set (reg:DI 328)
    (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                (reg:DI 322 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 147, 110 -> 148:
Failed to match this instruction:
(parallel [
        (set (reg:DI 330)
            (lshiftrt:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int 4 [0x4])))
        (set (reg:DI 331)
            (and:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 2 [0x2]))
                (const_int 14 [0xe])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 330)
            (lshiftrt:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int 4 [0x4])))
        (set (reg:DI 331)
            (and:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 2 [0x2]))
                (const_int 14 [0xe])))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])

Trying 148 -> 149:
Failed to match this instruction:
(parallel [
        (set (reg:DI 332)
            (ashift:DI (udiv:DI (reg:DI 328)
                    (reg:DI 484))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 332)
    (ashift:DI (udiv:DI (reg:DI 328)
            (reg:DI 484))
        (const_int 4 [0x4])))

Trying 110, 148 -> 149:
Failed to match this instruction:
(parallel [
        (set (reg:DI 332)
            (and:DI (reg:DI 328)
                (const_int -16 [0xfffffffffffffff0])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 332)
            (and:DI (reg:DI 328)
                (const_int -16 [0xfffffffffffffff0])))
        (set (reg:DI 484)
            (const_int 16 [0x10]))
    ])
Successfully matched this instruction:
(set (reg:DI 484)
    (const_int 16 [0x10]))
Successfully matched this instruction:
(set (reg:DI 332)
    (and:DI (reg:DI 328)
        (const_int -16 [0xfffffffffffffff0])))
deferring deletion of insn with uid = 110.
modifying insn i2   148: r484:DI=0x10
deferring rescan insn with uid = 148.
modifying insn i3   149: {r332:DI=r328:DI&0xfffffffffffffff0;clobber flags:CC;}
      REG_DEAD r328:DI
      REG_UNUSED flags:CC
deferring rescan insn with uid = 149.

Trying 147 -> 149:
Failed to match this instruction:
(parallel [
        (set (reg:DI 332)
            (and:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int -16 [0xfffffffffffffff0])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 332)
    (and:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (const_int -16 [0xfffffffffffffff0])))

Trying 143, 147 -> 149:
Failed to match this instruction:
(parallel [
        (set (reg:DI 332)
            (and:DI (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                            (reg:DI 322 [ D.158403 ]))
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int -16 [0xfffffffffffffff0])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 332)
    (and:DI (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                    (reg:DI 322 [ D.158403 ]))
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (const_int -16 [0xfffffffffffffff0])))
Failed to match this instruction:
(set (reg:DI 328)
    (plus:DI (mult:DI (mult:DI (reg:DI 320 [ D.158403 ])
                (reg:DI 322 [ D.158403 ]))
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))

Trying 149 -> 150:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 7 sp)
            (minus:DI (reg/f:DI 7 sp)
                (and:DI (reg:DI 328)
                    (const_int -16 [0xfffffffffffffff0]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/f:DI 7 sp)
    (minus:DI (reg/f:DI 7 sp)
        (and:DI (reg:DI 328)
            (const_int -16 [0xfffffffffffffff0]))))

Trying 147, 149 -> 150:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 7 sp)
            (minus:DI (reg/f:DI 7 sp)
                (and:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                            (const_int 4 [0x4]))
                        (const_int 18 [0x12]))
                    (const_int -16 [0xfffffffffffffff0]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/f:DI 7 sp)
    (minus:DI (reg/f:DI 7 sp)
        (and:DI (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                    (const_int 4 [0x4]))
                (const_int 18 [0x12]))
            (const_int -16 [0xfffffffffffffff0]))))
Successfully matched this instruction:
(set (reg:DI 332)
    (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))
Failed to match this instruction:
(set (reg/f:DI 7 sp)
    (minus:DI (reg/f:DI 7 sp)
        (and:DI (reg:DI 332)
            (const_int -16 [0xfffffffffffffff0]))))

Trying 150 -> 152:

Trying 149, 150 -> 152:

Trying 152 -> 153:
Successfully matched this instruction:
(parallel [
        (set (reg:DI 335)
            (lshiftrt:DI (reg/f:DI 7 sp)
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Instruction not appropriate for target.
Trying 150, 152 -> 153:

Trying 153 -> 154:
Successfully matched this instruction:
(parallel [
        (set (reg/f:DI 336)
            (and:DI (reg/f:DI 334)
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
    ])
deferring deletion of insn with uid = 153.
modifying insn i3   154: {r336:DI=r334:DI&0xfffffffffffffffc;clobber flags:CC;}
      REG_DEAD r334:DI
      REG_UNUSED flags:CC
deferring rescan insn with uid = 154.

Trying 152 -> 154:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 336)
            (reg/f:DI 7 sp))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/f:DI 336)
    (reg/f:DI 7 sp))
deferring deletion of insn with uid = 152.
modifying insn i3   154: r336:DI=sp:DI
deferring rescan insn with uid = 154.

Trying 150 -> 154:

Trying 149, 150 -> 154:

Trying 154 -> 155:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 115 [ cluster_data_out_private.65 ])
            (reg/f:DI 7 sp))
        (set (reg/f:DI 336)
            (reg/f:DI 7 sp))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 115 [ cluster_data_out_private.65 ])
            (reg/f:DI 7 sp))
        (set (reg/f:DI 336)
            (reg/f:DI 7 sp))
    ])

Trying 150, 154 -> 155:

Trying 164 -> 167:
Failed to match this instruction:
(parallel [
        (set (reg:DI 121 [ D.158397 ])
            (and:DI (ashift:DI (subreg:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]) 0)
                    (const_int 2 [0x2]))
                (const_int 17179869180 [0x3fffffffc])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 121 [ D.158397 ])
    (and:DI (ashift:DI (subreg:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]) 0)
            (const_int 2 [0x2]))
        (const_int 17179869180 [0x3fffffffc])))

Trying 167 -> 170:
Failed to match this instruction:
(parallel [
        (set (reg:DI 342)
            (plus:DI (mult:DI (reg:DI 337 [ D.158403 ])
                    (const_int 4 [0x4]))
                (const_int 18 [0x12])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 342)
    (plus:DI (mult:DI (reg:DI 337 [ D.158403 ])
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))
deferring deletion of insn with uid = 167.
modifying insn i3   170: r342:DI=r337:DI*0x4+0x12
      REG_DEAD r337:DI
deferring rescan insn with uid = 170.

Trying 164 -> 170:
Failed to match this instruction:
(set (reg:DI 342)
    (plus:DI (and:DI (mult:DI (subreg:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]) 0)
                (const_int 4 [0x4]))
            (const_int 17179869180 [0x3fffffffc]))
        (const_int 18 [0x12])))

Trying 148 -> 171:
Failed to match this instruction:
(parallel [
        (set (reg:DI 344)
            (lshiftrt:DI (reg:DI 342)
                (const_int 4 [0x4])))
        (set (reg:DI 345)
            (and:DI (reg:DI 342)
                (const_int 14 [0xe])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 344)
            (lshiftrt:DI (reg:DI 342)
                (const_int 4 [0x4])))
        (set (reg:DI 345)
            (and:DI (reg:DI 342)
                (const_int 14 [0xe])))
    ])
Successfully matched this instruction:
(set (reg:DI 344)
    (lshiftrt:DI (reg:DI 342)
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 148.
modifying insn i3   171: {r344:DI=r342:DI 0>>0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
      REG_DEAD r342:DI
deferring rescan insn with uid = 171.

Trying 170 -> 171:
Failed to match this instruction:
(parallel [
        (set (reg:DI 344)
            (lshiftrt:DI (plus:DI (mult:DI (reg:DI 337 [ D.158403 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 344)
    (lshiftrt:DI (plus:DI (mult:DI (reg:DI 337 [ D.158403 ])
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (const_int 4 [0x4])))

Trying 164, 170 -> 171:
Failed to match this instruction:
(parallel [
        (set (reg:DI 344)
            (lshiftrt:DI (plus:DI (and:DI (mult:DI (subreg:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                        (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]) 0)
                            (const_int 4 [0x4]))
                        (const_int 17179869180 [0x3fffffffc]))
                    (const_int 18 [0x12]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 344)
    (lshiftrt:DI (plus:DI (and:DI (mult:DI (subreg:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]) 0)
                    (const_int 4 [0x4]))
                (const_int 17179869180 [0x3fffffffc]))
            (const_int 18 [0x12]))
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (reg:DI 342)
    (and:DI (mult:DI (subreg:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]) 0)
            (const_int 4 [0x4]))
        (const_int 17179869180 [0x3fffffffc])))

Trying 171 -> 172:
Failed to match this instruction:
(parallel [
        (set (reg:DI 346)
            (and:DI (reg:DI 342)
                (const_int 68719476720 [0xffffffff0])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 346)
    (and:DI (reg:DI 342)
        (const_int 68719476720 [0xffffffff0])))

Trying 170, 171 -> 172:
Failed to match this instruction:
(parallel [
        (set (reg:DI 346)
            (and:DI (plus:DI (mult:DI (reg:DI 337 [ D.158403 ])
                        (const_int 4 [0x4]))
                    (const_int 18 [0x12]))
                (const_int 68719476720 [0xffffffff0])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 346)
    (and:DI (plus:DI (mult:DI (reg:DI 337 [ D.158403 ])
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))
        (const_int 68719476720 [0xffffffff0])))
Successfully matched this instruction:
(set (reg:DI 344)
    (plus:DI (mult:DI (reg:DI 337 [ D.158403 ])
            (const_int 4 [0x4]))
        (const_int 18 [0x12])))
Failed to match this instruction:
(set (reg:DI 346)
    (and:DI (reg:DI 344)
        (const_int 68719476720 [0xffffffff0])))

Trying 172 -> 173:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 7 sp)
            (minus:DI (reg/f:DI 7 sp)
                (mult:DI (reg:DI 344)
                    (const_int 16 [0x10]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/f:DI 7 sp)
    (minus:DI (reg/f:DI 7 sp)
        (mult:DI (reg:DI 344)
            (const_int 16 [0x10]))))

Trying 171, 172 -> 173:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 7 sp)
            (minus:DI (reg/f:DI 7 sp)
                (and:DI (reg:DI 342)
                    (const_int 68719476720 [0xffffffff0]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/f:DI 7 sp)
    (minus:DI (reg/f:DI 7 sp)
        (and:DI (reg:DI 342)
            (const_int 68719476720 [0xffffffff0]))))
Failed to match this instruction:
(set (reg:DI 346)
    (and:DI (reg:DI 342)
        (const_int 68719476720 [0xffffffff0])))

Trying 173 -> 175:

Trying 172, 173 -> 175:

Trying 175 -> 176:
Successfully matched this instruction:
(parallel [
        (set (reg:DI 349)
            (lshiftrt:DI (reg/f:DI 7 sp)
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Instruction not appropriate for target.
Trying 173, 175 -> 176:

Trying 176 -> 177:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 350)
            (and:DI (reg/f:DI 348)
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 349)
            (lshiftrt:DI (reg/f:DI 348)
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 350)
            (and:DI (reg/f:DI 348)
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:DI 349)
            (lshiftrt:DI (reg/f:DI 348)
                (const_int 2 [0x2])))
    ])

Trying 175, 176 -> 177:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 350)
            (reg/f:DI 7 sp))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 349)
            (lshiftrt:DI (reg/f:DI 7 sp)
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 350)
            (reg/f:DI 7 sp))
        (set (reg:DI 349)
            (lshiftrt:DI (reg/f:DI 7 sp)
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:DI 349)
    (lshiftrt:DI (reg/f:DI 7 sp)
        (const_int 2 [0x2])))
Instruction not appropriate for target.
Trying 176 -> 177:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 350)
            (and:DI (reg/f:DI 348)
                (const_int -4 [0xfffffffffffffffc])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 349)
            (lshiftrt:DI (reg/f:DI 348)
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 350)
            (and:DI (reg/f:DI 348)
                (const_int -4 [0xfffffffffffffffc])))
        (set (reg:DI 349)
            (lshiftrt:DI (reg/f:DI 348)
                (const_int 2 [0x2])))
    ])

Trying 184 -> 185:
Failed to match this instruction:
(set (mem/j:DI (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 128 [0x80])) [0 .omp_data_i_23(D)->track_offset+0 S8 A64]) [0 *_94+0 S8 A64])
    (reg/v:DI 87 [ mix_event ]))

Trying 189 -> 195:

Trying 190 -> 195:

Trying 193 -> 195:

Trying 190, 189 -> 195:

Trying 193, 189 -> 195:

Trying 193, 190 -> 195:

Trying 196 -> 200:
Successfully matched this instruction:
(set (reg:DI 37 r8)
    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
            (const_int 88 [0x58])) [0 .omp_data_i_23(D)->track_dataspace+0 S8 A64]))
deferring deletion of insn with uid = 196.
modifying insn i3   200: r8:DI=[r292:DI+0x58]
deferring rescan insn with uid = 200.

Trying 199 -> 205:

Trying 200 -> 205:

Trying 202 -> 205:

Trying 200, 199 -> 205:

Trying 202, 199 -> 205:

Trying 202, 200 -> 205:

Trying 206 -> 207:
Failed to match this instruction:
(set (mem/j:DI (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 144 [0x90])) [0 .omp_data_i_23(D)->cluster_offset+0 S8 A64]) [0 *_104+0 S8 A64])
    (reg/v:DI 87 [ mix_event ]))

Trying 211 -> 217:

Trying 212 -> 217:

Trying 215 -> 217:

Trying 212, 211 -> 217:

Trying 215, 211 -> 217:

Trying 215, 212 -> 217:

Trying 218 -> 222:
Successfully matched this instruction:
(set (reg:DI 37 r8)
    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
            (const_int 104 [0x68])) [0 .omp_data_i_23(D)->cluster_dataspace+0 S8 A64]))
deferring deletion of insn with uid = 218.
modifying insn i3   222: r8:DI=[r292:DI+0x68]
deferring rescan insn with uid = 222.

Trying 221 -> 227:

Trying 222 -> 227:

Trying 224 -> 227:

Trying 222, 221 -> 227:

Trying 224, 221 -> 227:

Trying 224, 222 -> 227:

Trying 228 -> 229:
Failed to match this instruction:
(set (mem/j:DI (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 160 [0xa0])) [0 .omp_data_i_23(D)->event_offset+0 S8 A64]) [0 *_114+0 S8 A64])
    (reg/v:DI 87 [ mix_event ]))

Trying 233 -> 239:

Trying 234 -> 239:

Trying 237 -> 239:

Trying 234, 233 -> 239:

Trying 237, 233 -> 239:

Trying 237, 234 -> 239:

Trying 240 -> 244:
Successfully matched this instruction:
(set (reg:DI 37 r8)
    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
            (const_int 120 [0x78])) [0 .omp_data_i_23(D)->event_dataspace+0 S8 A64]))
deferring deletion of insn with uid = 240.
modifying insn i3   244: r8:DI=[r292:DI+0x78]
deferring rescan insn with uid = 244.

Trying 243 -> 249:

Trying 244 -> 249:

Trying 246 -> 249:

Trying 244, 243 -> 249:

Trying 246, 243 -> 249:

Trying 246, 244 -> 249:

Trying 254 -> 256:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (mult:DI (reg:DI 349)
                        (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32])
                (mem/j:SF (mult:DI (reg:DI 349)
                        (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32])))
        (set (reg:SF 148 [ D.158409 ])
            (mem/j:SF (mult:DI (reg:DI 349)
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (mult:DI (reg:DI 349)
                        (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32])
                (mem/j:SF (mult:DI (reg:DI 349)
                        (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32])))
        (set (reg:SF 148 [ D.158409 ])
            (mem/j:SF (mult:DI (reg:DI 349)
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32]))
    ])

Trying 256 -> 257:
Failed to match this instruction:
(set (pc)
    (if_then_else (unordered (reg:SF 148 [ D.158409 ])
            (reg:SF 148 [ D.158409 ]))
        (label_ref 71)
        (pc)))

Trying 254, 256 -> 257:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (unordered (mem/j:SF (mult:DI (reg:DI 349)
                            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32])
                    (mem/j:SF (mult:DI (reg:DI 349)
                            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32]))
                (label_ref 71)
                (pc)))
        (set (reg:SF 148 [ D.158409 ])
            (mem/j:SF (mult:DI (reg:DI 349)
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (unordered (mem/j:SF (mult:DI (reg:DI 349)
                            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32])
                    (mem/j:SF (mult:DI (reg:DI 349)
                            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32]))
                (label_ref 71)
                (pc)))
        (set (reg:SF 148 [ D.158409 ])
            (mem/j:SF (mult:DI (reg:DI 349)
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SF 148 [ D.158409 ])
    (mem/j:SF (mult:DI (reg:DI 349)
            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (unordered (mem/j:SF (mult:DI (reg:DI 349)
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32])
            (mem/j:SF (mult:DI (reg:DI 349)
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32]))
        (label_ref 71)
        (pc)))

Trying 259 -> 261:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                            (const_int 4 [0x4]))
                        (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])
                (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                            (const_int 4 [0x4]))
                        (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])))
        (set (reg:SF 149 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                        (const_int 4 [0x4]))
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                            (const_int 4 [0x4]))
                        (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])
                (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                            (const_int 4 [0x4]))
                        (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])))
        (set (reg:SF 149 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                        (const_int 4 [0x4]))
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32]))
    ])

Trying 261 -> 262:
Failed to match this instruction:
(set (pc)
    (if_then_else (unordered (reg:SF 149 [ D.158409 ])
            (reg:SF 149 [ D.158409 ]))
        (label_ref 71)
        (pc)))

Trying 259, 261 -> 262:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (unordered (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                                (const_int 4 [0x4]))
                            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])
                    (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                                (const_int 4 [0x4]))
                            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32]))
                (label_ref 71)
                (pc)))
        (set (reg:SF 149 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                        (const_int 4 [0x4]))
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (unordered (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                                (const_int 4 [0x4]))
                            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])
                    (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                                (const_int 4 [0x4]))
                            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32]))
                (label_ref 71)
                (pc)))
        (set (reg:SF 149 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                        (const_int 4 [0x4]))
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SF 149 [ D.158409 ])
    (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                (const_int 4 [0x4]))
            (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (unordered (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                        (const_int 4 [0x4]))
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                        (const_int 4 [0x4]))
                    (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32]))
        (label_ref 71)
        (pc)))

Trying 265 -> 267:
Failed to match this instruction:
(set (reg:DF 374 [ *_129+16 ])
    (mem/j:DF (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 40 [0x28])) [0 .omp_data_i_23(D)->primary_vertex+0 S8 A64])
            (const_int 16 [0x10])) [0 *_129+16 S8 A64]))

Trying 266 -> 268:
Failed to match this instruction:
(set (reg:DF 373 [ D.158411 ])
    (minus:DF (reg:DF 374 [ *_129+16 ])
        (float_extend:DF (reg:SF 148 [ D.158409 ]))))

Trying 267 -> 268:
Failed to match this instruction:
(set (reg:DF 373 [ D.158411 ])
    (minus:DF (mem/j:DF (plus:DI (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])
        (reg:DF 372 [ D.158411 ])))

Trying 265, 267 -> 268:
Failed to match this instruction:
(set (reg:DF 373 [ D.158411 ])
    (minus:DF (mem/j:DF (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 40 [0x28])) [0 .omp_data_i_23(D)->primary_vertex+0 S8 A64])
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])
        (reg:DF 372 [ D.158411 ])))
Failed to match this instruction:
(set (reg:DF 374 [ *_129+16 ])
    (mem/j:DF (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 40 [0x28])) [0 .omp_data_i_23(D)->primary_vertex+0 S8 A64])
            (const_int 16 [0x10])) [0 *_129+16 S8 A64]))

Trying 267, 266 -> 268:
Failed to match this instruction:
(set (reg:DF 373 [ D.158411 ])
    (minus:DF (mem/j:DF (plus:DI (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])
        (float_extend:DF (reg:SF 148 [ D.158409 ]))))
Successfully matched this instruction:
(set (reg:DF 374 [ *_129+16 ])
    (float_extend:DF (reg:SF 148 [ D.158409 ])))
Failed to match this instruction:
(set (reg:DF 373 [ D.158411 ])
    (minus:DF (mem/j:DF (plus:DI (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])
        (reg:DF 374 [ *_129+16 ])))

Trying 268 -> 270:
Failed to match this instruction:
(parallel [
        (set (reg:DF 375 [ D.158411 ])
            (abs:DF (minus:DF (reg:DF 374 [ *_129+16 ])
                    (reg:DF 372 [ D.158411 ]))))
        (use (reg:V2DF 501))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 375 [ D.158411 ])
            (abs:DF (minus:DF (reg:DF 374 [ *_129+16 ])
                    (reg:DF 372 [ D.158411 ]))))
        (use (reg:V2DF 501))
    ])

Trying 266, 268 -> 270:
Failed to match this instruction:
(parallel [
        (set (reg:DF 375 [ D.158411 ])
            (abs:DF (minus:DF (reg:DF 374 [ *_129+16 ])
                    (float_extend:DF (reg:SF 148 [ D.158409 ])))))
        (use (reg:V2DF 501))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 375 [ D.158411 ])
            (abs:DF (minus:DF (reg:DF 374 [ *_129+16 ])
                    (float_extend:DF (reg:SF 148 [ D.158409 ])))))
        (use (reg:V2DF 501))
    ])

Trying 267, 268 -> 270:
Failed to match this instruction:
(parallel [
        (set (reg:DF 375 [ D.158411 ])
            (abs:DF (minus:DF (mem/j:DF (plus:DI (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
                            (const_int 16 [0x10])) [0 *_129+16 S8 A64])
                    (reg:DF 372 [ D.158411 ]))))
        (use (reg:V2DF 501))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 375 [ D.158411 ])
            (abs:DF (minus:DF (mem/j:DF (plus:DI (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
                            (const_int 16 [0x10])) [0 *_129+16 S8 A64])
                    (reg:DF 372 [ D.158411 ]))))
        (use (reg:V2DF 501))
    ])

Trying 270 -> 272:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (abs:DF (reg:DF 373 [ D.158411 ]))
        (reg:DF 377)))

Trying 271 -> 272:
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 375 [ D.158411 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S8 A64])))
deferring deletion of insn with uid = 271.
modifying insn i3   272: flags:CCFPU=cmp(r375:DF,[`*.LC1'])
      REG_DEAD r375:DF
deferring rescan insn with uid = 272.

Trying 270 -> 272:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (abs:DF (reg:DF 373 [ D.158411 ]))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S8 A64])))

Trying 268, 270 -> 272:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (abs:DF (minus:DF (reg:DF 374 [ *_129+16 ])
                (reg:DF 372 [ D.158411 ])))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S8 A64])))
Successfully matched this instruction:
(set (reg:DF 375 [ D.158411 ])
    (minus:DF (reg:DF 374 [ *_129+16 ])
        (reg:DF 372 [ D.158411 ])))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (abs:DF (reg:DF 375 [ D.158411 ]))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S8 A64])))

Trying 272 -> 273:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:DF 375 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S8 A64]))
        (label_ref 71)
        (pc)))

Trying 270, 272 -> 273:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (abs:DF (reg:DF 373 [ D.158411 ]))
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S8 A64]))
        (label_ref 71)
        (pc)))

Trying 276 -> 277:
Failed to match this instruction:
(set (reg:SF 378 [ D.158409 ])
    (minus:SF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 296 [0x128])) [0 .omp_data_i_23(D)->multiplicity_sum+0 S4 A64])
        (reg:SF 149 [ D.158409 ])))

Trying 277 -> 279:
Failed to match this instruction:
(parallel [
        (set (reg:SF 380 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
                    (reg:SF 149 [ D.158409 ]))))
        (use (reg:V4SF 502))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 380 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
                    (reg:SF 149 [ D.158409 ]))))
        (use (reg:V4SF 502))
    ])

Trying 276, 277 -> 279:
Failed to match this instruction:
(parallel [
        (set (reg:SF 380 [ D.158409 ])
            (abs:SF (minus:SF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 296 [0x128])) [0 .omp_data_i_23(D)->multiplicity_sum+0 S4 A64])
                    (reg:SF 149 [ D.158409 ]))))
        (use (reg:V4SF 502))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 380 [ D.158409 ])
            (abs:SF (minus:SF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 296 [0x128])) [0 .omp_data_i_23(D)->multiplicity_sum+0 S4 A64])
                    (reg:SF 149 [ D.158409 ]))))
        (use (reg:V4SF 502))
    ])

Trying 279 -> 280:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (abs:SF (reg:SF 378 [ D.158409 ]))
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32])))

Trying 277, 279 -> 280:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (abs:SF (minus:SF (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
                (reg:SF 149 [ D.158409 ])))
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32])))
Successfully matched this instruction:
(set (reg:SF 380 [ D.158409 ])
    (minus:SF (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
        (reg:SF 149 [ D.158409 ])))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (abs:SF (reg:SF 380 [ D.158409 ]))
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32])))

Trying 280 -> 281:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SF 380 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32]))
        (label_ref 71)
        (pc)))

Trying 279, 280 -> 281:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (abs:SF (reg:SF 378 [ D.158409 ]))
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32]))
        (label_ref 71)
        (pc)))

Trying 283 -> 284:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 308 [0x134])) [0 .omp_data_i_23(D)->first_cluster+0 S1 A32])
            (const_int 0 [0]))
        (label_ref 625)
        (pc)))

Trying 297 -> 298:
Failed to match this instruction:
(parallel [
        (set (reg:DI 383 [ D.158397 ])
            (ashift:DI (mult:DI (reg:DI 163 [ D.158397 ])
                    (reg/v:DI 282 [ itrack ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 383 [ D.158397 ])
    (ashift:DI (mult:DI (reg:DI 163 [ D.158397 ])
            (reg/v:DI 282 [ itrack ]))
        (const_int 2 [0x2])))

Trying 298 -> 299:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 152 [ D.158412 ])
            (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 101 [ track_data_out_private.64 ])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/f:DI 152 [ D.158412 ])
    (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
            (const_int 4 [0x4]))
        (reg/f:DI 101 [ track_data_out_private.64 ])))
deferring deletion of insn with uid = 298.
modifying insn i3   299: r152:DI=r382:DI*0x4+r101:DI
      REG_DEAD r382:DI
deferring rescan insn with uid = 299.

Trying 297 -> 299:
Failed to match this instruction:
(set (reg/f:DI 152 [ D.158412 ])
    (plus:DI (mult:DI (mult:DI (reg:DI 163 [ D.158397 ])
                (reg/v:DI 282 [ itrack ]))
            (const_int 4 [0x4]))
        (reg/f:DI 101 [ track_data_out_private.64 ])))

Trying 299 -> 300:
Failed to match this instruction:
(parallel [
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 101 [ track_data_out_private.64 ]))
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
        (set (reg/f:DI 152 [ D.158412 ])
            (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 101 [ track_data_out_private.64 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 101 [ track_data_out_private.64 ]))
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
        (set (reg/f:DI 152 [ D.158412 ])
            (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 101 [ track_data_out_private.64 ])))
    ])

Trying 297, 299 -> 300:
Failed to match this instruction:
(parallel [
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (plus:DI (mult:DI (mult:DI (reg:DI 163 [ D.158397 ])
                                (reg/v:DI 282 [ itrack ]))
                            (const_int 4 [0x4]))
                        (reg/f:DI 101 [ track_data_out_private.64 ]))
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
        (set (reg/f:DI 152 [ D.158412 ])
            (plus:DI (mult:DI (mult:DI (reg:DI 163 [ D.158397 ])
                        (reg/v:DI 282 [ itrack ]))
                    (const_int 4 [0x4]))
                (reg/f:DI 101 [ track_data_out_private.64 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (plus:DI (mult:DI (mult:DI (reg:DI 163 [ D.158397 ])
                                (reg/v:DI 282 [ itrack ]))
                            (const_int 4 [0x4]))
                        (reg/f:DI 101 [ track_data_out_private.64 ]))
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
        (set (reg/f:DI 152 [ D.158412 ])
            (plus:DI (mult:DI (mult:DI (reg:DI 163 [ D.158397 ])
                        (reg/v:DI 282 [ itrack ]))
                    (const_int 4 [0x4]))
                (reg/f:DI 101 [ track_data_out_private.64 ])))
    ])
Failed to match this instruction:
(set (reg/f:DI 152 [ D.158412 ])
    (plus:DI (mult:DI (mult:DI (reg:DI 163 [ D.158397 ])
                (reg/v:DI 282 [ itrack ]))
            (const_int 4 [0x4]))
        (reg/f:DI 101 [ track_data_out_private.64 ])))

Trying 300 -> 302:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])
                (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])))
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])
                (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])))
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
    ])

Trying 299, 300 -> 302:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                                (const_int 4 [0x4]))
                            (reg/f:DI 101 [ track_data_out_private.64 ]))
                        (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])
                (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                                (const_int 4 [0x4]))
                            (reg/f:DI 101 [ track_data_out_private.64 ]))
                        (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])))
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 101 [ track_data_out_private.64 ]))
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
        (set (reg/f:DI 152 [ D.158412 ])
            (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 101 [ track_data_out_private.64 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                                (const_int 4 [0x4]))
                            (reg/f:DI 101 [ track_data_out_private.64 ]))
                        (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])
                (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                                (const_int 4 [0x4]))
                            (reg/f:DI 101 [ track_data_out_private.64 ]))
                        (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])))
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 101 [ track_data_out_private.64 ]))
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
        (set (reg/f:DI 152 [ D.158412 ])
            (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 101 [ track_data_out_private.64 ])))
    ])

Trying 302 -> 303:
Failed to match this instruction:
(set (pc)
    (if_then_else (ordered (reg:SF 164 [ D.158409 ])
            (reg:SF 164 [ D.158409 ]))
        (label_ref 316)
        (pc)))

Trying 300, 302 -> 303:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ordered (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
                (label_ref 316)
                (pc)))
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ordered (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
                (label_ref 316)
                (pc)))
        (set (reg:SF 164 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SF 164 [ D.158409 ])
    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
            (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ordered (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32]))
        (label_ref 316)
        (pc)))

Trying 305 -> 310:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:DI (reg/v:DI 282 [ itrack ])
                    (const_int 1 [0x1]))
                (reg:DI 384 [ D.158414 ])))
        (set (reg/v:DI 282 [ itrack ])
            (plus:DI (reg/v:DI 282 [ itrack ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:DI (reg/v:DI 282 [ itrack ])
                    (const_int 1 [0x1]))
                (reg:DI 384 [ D.158414 ])))
        (set (reg/v:DI 282 [ itrack ])
            (plus:DI (reg/v:DI 282 [ itrack ])
                (const_int 1 [0x1])))
    ])

Trying 309 -> 310:
Failed to match this instruction:
(set (reg:CC 17 flags)
    (compare:CC (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
        (reg/v:DI 282 [ itrack ])))

Trying 309, 305 -> 310:
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
                (plus:DI (reg/v:DI 282 [ itrack ])
                    (const_int 1 [0x1]))))
        (set (reg/v:DI 282 [ itrack ])
            (plus:DI (reg/v:DI 282 [ itrack ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
                (plus:DI (reg/v:DI 282 [ itrack ])
                    (const_int 1 [0x1]))))
        (set (reg/v:DI 282 [ itrack ])
            (plus:DI (reg/v:DI 282 [ itrack ])
                (const_int 1 [0x1])))
    ])

Trying 310 -> 311:
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:DI 384 [ D.158414 ])
            (reg/v:DI 282 [ itrack ]))
        (label_ref:DI 639)
        (pc)))

Trying 305, 310 -> 311:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:DI (reg/v:DI 282 [ itrack ])
                        (const_int 1 [0x1]))
                    (reg:DI 384 [ D.158414 ]))
                (label_ref:DI 639)
                (pc)))
        (set (reg/v:DI 282 [ itrack ])
            (plus:DI (reg/v:DI 282 [ itrack ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:DI (reg/v:DI 282 [ itrack ])
                        (const_int 1 [0x1]))
                    (reg:DI 384 [ D.158414 ]))
                (label_ref:DI 639)
                (pc)))
        (set (reg/v:DI 282 [ itrack ])
            (plus:DI (reg/v:DI 282 [ itrack ])
                (const_int 1 [0x1])))
    ])

Trying 309, 310 -> 311:
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
            (reg/v:DI 282 [ itrack ]))
        (label_ref:DI 639)
        (pc)))

Trying 318 -> 321:
Failed to match this instruction:
(parallel [
        (set (reg:DF 385 [ D.158411 ])
            (plus:DF (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))
                (reg:DF 386)))
        (set (reg:DF 166 [ D.158411 ])
            (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 385 [ D.158411 ])
            (plus:DF (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))
                (reg:DF 386)))
        (set (reg:DF 166 [ D.158411 ])
            (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32])))
    ])

Trying 320 -> 321:
Successfully matched this instruction:
(set (reg:DF 385 [ D.158411 ])
    (plus:DF (reg:DF 166 [ D.158411 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])))
deferring deletion of insn with uid = 320.
modifying insn i3   321: r385:DF=r166:DF+[`*.LC4']
deferring rescan insn with uid = 321.

Trying 318 -> 321:
Failed to match this instruction:
(parallel [
        (set (reg:DF 385 [ D.158411 ])
            (plus:DF (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))
                (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])))
        (set (reg:DF 166 [ D.158411 ])
            (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 385 [ D.158411 ])
            (plus:DF (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))
                (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])))
        (set (reg:DF 166 [ D.158411 ])
            (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32])))
    ])

Trying 321 -> 322:
Failed to match this instruction:
(set (reg:SI 387 [ D.158400 ])
    (fix:SI (plus:DF (reg:DF 166 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64]))))

Trying 318, 321 -> 322:
Failed to match this instruction:
(parallel [
        (set (reg:SI 387 [ D.158400 ])
            (fix:SI (plus:DF (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                                (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))
                    (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64]))))
        (set (reg:DF 166 [ D.158411 ])
            (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 387 [ D.158400 ])
            (fix:SI (plus:DF (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                                (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))
                    (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64]))))
        (set (reg:DF 166 [ D.158411 ])
            (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32])))
    ])
Successfully matched this instruction:
(set (reg:DF 166 [ D.158411 ])
    (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 387 [ D.158400 ])
    (fix:SI (plus:DF (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64]))))

Trying 322 -> 323:
Failed to match this instruction:
(parallel [
        (set (reg:SI 388 [ D.158400 ])
            (and:SI (fix:SI (reg:DF 385 [ D.158411 ]))
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 388 [ D.158400 ])
    (and:SI (fix:SI (reg:DF 385 [ D.158411 ]))
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64])))

Trying 321, 322 -> 323:
Failed to match this instruction:
(parallel [
        (set (reg:SI 388 [ D.158400 ])
            (and:SI (fix:SI (plus:DF (reg:DF 166 [ D.158411 ])
                        (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])))
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 388 [ D.158400 ])
    (and:SI (fix:SI (plus:DF (reg:DF 166 [ D.158411 ])
                (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])))
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64])))
Successfully matched this instruction:
(set (reg:DF 387 [ D.158400 ])
    (plus:DF (reg:DF 166 [ D.158411 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])))
Failed to match this instruction:
(set (reg:SI 388 [ D.158400 ])
    (and:SI (fix:SI (reg:DF 387 [ D.158400 ]))
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64])))

Trying 323 -> 324:
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:SI (reg:SI 387 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64]))
        (const_int 0 [0])))
deferring deletion of insn with uid = 323.
modifying insn i3   324: flags:CCZ=cmp(r387:SI&[r292:DI+0x108],0)
      REG_DEAD r387:SI
deferring rescan insn with uid = 324.

Trying 322 -> 324:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:SI (fix:SI (reg:DF 385 [ D.158411 ]))
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64]))
        (const_int 0 [0])))

Trying 321, 322 -> 324:
Failed to match this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (and:SI (fix:SI (plus:DF (reg:DF 166 [ D.158411 ])
                    (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])))
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64]))
        (const_int 0 [0])))
Failed to match this instruction:
(set (reg:SI 387 [ D.158400 ])
    (and:SI (fix:SI (plus:DF (reg:DF 166 [ D.158411 ])
                (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64])))
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64])))

Trying 324 -> 325:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (reg:SI 387 [ D.158400 ])
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64]))
            (const_int 0 [0]))
        (label_ref 319)
        (pc)))

Trying 322, 324 -> 325:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (fix:SI (reg:DF 385 [ D.158411 ]))
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64]))
            (const_int 0 [0]))
        (label_ref 319)
        (pc)))

Trying 327 -> 328:
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:SF 164 [ D.158409 ])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:CCFPU 17 flags)
            (const_int 0 [0]))
        (label_ref 319)
        (pc)))

Trying 327 -> 328:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:SF 164 [ D.158409 ])
        (const_double:SF 5.0e-1 [0x0.8p+0])))

Trying 328 -> 329:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SF 389)
            (reg:SF 164 [ D.158409 ]))
        (label_ref 319)
        (pc)))

Trying 327, 328 -> 329:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SF 164 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0 S4 A32]))
        (label_ref 319)
        (pc)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (lt (reg:SF 164 [ D.158409 ])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0 S4 A32])))

Trying 331 -> 332:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SF 164 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0 S4 A32]))
        (label_ref 319)
        (pc)))

Trying 334 -> 335:
Successfully matched this instruction:
(set (reg:SI 390 [ D.158400 ])
    (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32])))
deferring deletion of insn with uid = 334.
modifying insn i3   335: r390:SI=fix([r152:DI+0x8])
deferring rescan insn with uid = 335.

Trying 335 -> 336:
Failed to match this instruction:
(parallel [
        (set (reg:SI 392)
            (ashiftrt:SI (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))
                (const_int 31 [0x1f])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 390 [ D.158400 ])
            (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 392)
            (ashiftrt:SI (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))
                (const_int 31 [0x1f])))
        (set (reg:SI 390 [ D.158400 ])
            (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32])))
    ])

Trying 336 -> 337:
Failed to match this instruction:
(parallel [
        (set (reg:SI 393)
            (xor:SI (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                    (const_int 31 [0x1f]))
                (reg:SI 390 [ D.158400 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 392)
            (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                (const_int 31 [0x1f])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 393)
            (xor:SI (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                    (const_int 31 [0x1f]))
                (reg:SI 390 [ D.158400 ])))
        (set (reg:SI 392)
            (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                (const_int 31 [0x1f])))
    ])

Trying 335, 336 -> 337:
Failed to match this instruction:
(parallel [
        (set (reg:SI 393)
            (xor:SI (ashiftrt:SI (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                                (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))
                    (const_int 31 [0x1f]))
                (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 392)
            (ashiftrt:SI (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))
                (const_int 31 [0x1f])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 393)
            (xor:SI (ashiftrt:SI (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                                (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))
                    (const_int 31 [0x1f]))
                (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))))
        (set (reg:SI 392)
            (ashiftrt:SI (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))
                (const_int 31 [0x1f])))
    ])
Failed to match this instruction:
(set (reg:SI 392)
    (ashiftrt:SI (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))
        (const_int 31 [0x1f])))

Trying 337 -> 338:
Failed to match this instruction:
(parallel [
        (set (reg:SI 394 [ D.158400 ])
            (minus:SI (xor:SI (reg:SI 392)
                    (reg:SI 390 [ D.158400 ]))
                (reg:SI 392)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 394 [ D.158400 ])
    (minus:SI (xor:SI (reg:SI 392)
            (reg:SI 390 [ D.158400 ]))
        (reg:SI 392)))

Trying 336, 337 -> 338:
Failed to match this instruction:
(parallel [
        (set (reg:SI 394 [ D.158400 ])
            (minus:SI (xor:SI (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                        (const_int 31 [0x1f]))
                    (reg:SI 390 [ D.158400 ]))
                (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                    (const_int 31 [0x1f]))))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 394 [ D.158400 ])
    (minus:SI (xor:SI (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                (const_int 31 [0x1f]))
            (reg:SI 390 [ D.158400 ]))
        (ashiftrt:SI (reg:SI 390 [ D.158400 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 393)
    (ashiftrt:SI (reg:SI 390 [ D.158400 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 394 [ D.158400 ])
    (minus:SI (xor:SI (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                (const_int 31 [0x1f]))
            (reg:SI 390 [ D.158400 ]))
        (reg:SI 393)))

Trying 338 -> 339:
Failed to match this instruction:
(set (reg:DF 395 [ D.158411 ])
    (float:DF (minus:SI (reg:SI 393)
            (reg:SI 392))))

Trying 337, 338 -> 339:
Failed to match this instruction:
(set (reg:DF 395 [ D.158411 ])
    (float:DF (minus:SI (xor:SI (reg:SI 392)
                (reg:SI 390 [ D.158400 ]))
            (reg:SI 392))))
Successfully matched this instruction:
(set (reg:SI 394 [ D.158400 ])
    (xor:SI (reg:SI 392)
        (reg:SI 390 [ D.158400 ])))
Failed to match this instruction:
(set (reg:DF 395 [ D.158411 ])
    (float:DF (minus:SI (reg:SI 394 [ D.158400 ])
            (reg:SI 392))))

Trying 339 -> 341:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float:DF (reg:SI 394 [ D.158400 ]))
        (reg:DF 396)))

Trying 340 -> 341:
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 395 [ D.158411 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0 S8 A64])))
deferring deletion of insn with uid = 340.
modifying insn i3   341: flags:CCFPU=cmp(r395:DF,[`*.LC7'])
      REG_DEAD r395:DF
deferring rescan insn with uid = 341.

Trying 339 -> 341:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float:DF (reg:SI 394 [ D.158400 ]))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0 S8 A64])))

Trying 338, 339 -> 341:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float:DF (minus:SI (reg:SI 393)
                (reg:SI 392)))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0 S8 A64])))
Successfully matched this instruction:
(set (reg:SI 395 [ D.158411 ])
    (minus:SI (reg:SI 393)
        (reg:SI 392)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float:DF (reg:SI 395 [ D.158411 ]))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0 S8 A64])))

Trying 341 -> 342:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:DF 395 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0 S8 A64]))
        (label_ref 319)
        (pc)))

Trying 339, 341 -> 342:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (float:DF (reg:SI 394 [ D.158400 ]))
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0 S8 A64]))
        (label_ref 319)
        (pc)))

Trying 344 -> 346:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (reg:SF 397)
                (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32])))
        (set (reg:SF 175 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (reg:SF 397)
                (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32])))
        (set (reg:SF 175 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
    ])

Trying 345 -> 346:
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:SF 175 [ D.158409 ])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:CCFPU 17 flags)
            (const_int 0 [0]))
        (label_ref 319)
        (pc)))

Trying 345, 344 -> 346:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32])
                (mem/u/c:SF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0 S4 A32])))
        (set (reg:SF 175 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32])
                (mem/u/c:SF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0 S4 A32])))
        (set (reg:SF 175 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SF 175 [ D.158409 ])
    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
            (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0 S4 A32])))

Trying 345 -> 346:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:SF 175 [ D.158409 ])
        (const_double:SF 4.0e+0 [0x0.8p+3])))

Trying 346 -> 347:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SF 397)
            (reg:SF 175 [ D.158409 ]))
        (label_ref 319)
        (pc)))

Trying 344, 346 -> 347:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (reg:SF 397)
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
                (label_ref 319)
                (pc)))
        (set (reg:SF 175 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (reg:SF 397)
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
                (label_ref 319)
                (pc)))
        (set (reg:SF 175 [ D.158409 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SF 175 [ D.158409 ])
    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
            (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SF 397)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32]))
        (label_ref 319)
        (pc)))

Trying 345, 346 -> 347:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SF 175 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0 S4 A32]))
        (label_ref 319)
        (pc)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (lt (reg:SF 175 [ D.158409 ])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0 S4 A32])))

Trying 349 -> 350:
Failed to match this instruction:
(set (reg:SF 398 [ D.158409 ])
    (div:SF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 32 [0x20])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B]+0 S4 A32])
        (reg:SF 175 [ D.158409 ])))

Trying 350 -> 351:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (div:SF (reg:SF 399 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B] ])
            (reg:SF 175 [ D.158409 ]))
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0 S4 A32])))

Trying 349, 350 -> 351:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (div:SF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 32 [0x20])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B]+0 S4 A32])
            (reg:SF 175 [ D.158409 ]))
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0 S4 A32])))
Failed to match this instruction:
(set (reg:SF 398 [ D.158409 ])
    (div:SF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 32 [0x20])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B]+0 S4 A32])
        (reg:SF 175 [ D.158409 ])))

Trying 351 -> 352:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SF 398 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0 S4 A32]))
        (label_ref 319)
        (pc)))

Trying 350, 351 -> 352:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (div:SF (reg:SF 399 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B] ])
                (reg:SF 175 [ D.158409 ]))
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0 S4 A32]))
        (label_ref 319)
        (pc)))

Trying 356 -> 358:
Failed to match this instruction:
(parallel [
        (set (reg:SF 400 [ D.158409 ])
            (abs:SF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])))
        (use (reg:V4SF 503))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 400 [ D.158409 ])
            (abs:SF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                        (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])))
        (use (reg:V4SF 503))
    ])

Trying 358 -> 359:
Failed to match this instruction:
(set (reg:DF 179 [ D.158411 ])
    (float_extend:DF (abs:SF (reg:SF 401 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B] ]))))

Trying 356, 358 -> 359:
Failed to match this instruction:
(set (reg:DF 179 [ D.158411 ])
    (float_extend:DF (abs:SF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32]))))
Failed to match this instruction:
(set (reg:SF 400 [ D.158409 ])
    (abs:SF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])))

Trying 362 -> 363:
Successfully matched this instruction:
(set (reg:DF 22 xmm1)
    (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0 S8 A64]))
deferring deletion of insn with uid = 362.
modifying insn i3   363: xmm1:DF=[`*.LC10']
      REG_EQUAL 1.3000000000000000444089209850062616169452667236328125e+0
deferring rescan insn with uid = 363.

Trying 363 -> 365:

Trying 363 -> 365:

Trying 369 -> 370:
Failed to match this instruction:
(set (reg:DF 406 [ D.158411 ])
    (div:DF (mem/u/c:DF (symbol_ref/u:DI ("*.LC11") [flags 0x2]) [0 S8 A64])
        (reg:DF 404)))

Trying 369 -> 370:
Failed to match this instruction:
(set (reg:DF 406 [ D.158411 ])
    (div:DF (const_double:DF 3.1500000000000000222044604925031308084726333618164062e-2 [0x0.810624dd2f1aap-4])
        (reg:DF 404)))

Trying 370 -> 372:
Failed to match this instruction:
(set (reg:DF 408 [ D.158411 ])
    (plus:DF (div:DF (reg:DF 407)
            (reg:DF 404))
        (reg:DF 409)))

Trying 371 -> 372:
Successfully matched this instruction:
(set (reg:DF 408 [ D.158411 ])
    (plus:DF (reg:DF 406 [ D.158411 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64])))
deferring deletion of insn with uid = 371.
modifying insn i3   372: r408:DF=r406:DF+[`*.LC12']
      REG_DEAD r406:DF
deferring rescan insn with uid = 372.

Trying 370 -> 372:
Failed to match this instruction:
(set (reg:DF 408 [ D.158411 ])
    (plus:DF (div:DF (reg:DF 407)
            (reg:DF 404))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64])))

Trying 369, 370 -> 372:
Failed to match this instruction:
(set (reg:DF 408 [ D.158411 ])
    (plus:DF (div:DF (mem/u/c:DF (symbol_ref/u:DI ("*.LC11") [flags 0x2]) [0 S8 A64])
            (reg:DF 404))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64])))
Failed to match this instruction:
(set (reg:DF 406 [ D.158411 ])
    (div:DF (mem/u/c:DF (symbol_ref/u:DI ("*.LC11") [flags 0x2]) [0 S8 A64])
        (reg:DF 404)))

Trying 359 -> 373:

Trying 372 -> 373:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (plus:DF (reg:DF 406 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64]))
        (reg:DF 179 [ D.158411 ])))

Trying 358, 359 -> 373:

Trying 370, 372 -> 373:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (plus:DF (div:DF (reg:DF 407)
                (reg:DF 404))
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64]))
        (reg:DF 179 [ D.158411 ])))
Successfully matched this instruction:
(set (reg:DF 408 [ D.158411 ])
    (div:DF (reg:DF 407)
        (reg:DF 404)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (plus:DF (reg:DF 408 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64]))
        (reg:DF 179 [ D.158411 ])))

Trying 372, 359 -> 373:

Trying 373 -> 374:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:DF 408 [ D.158411 ])
            (reg:DF 179 [ D.158411 ]))
        (label_ref:DI 666)
        (pc)))

Trying 359, 373 -> 374:

Trying 372, 373 -> 374:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (plus:DF (reg:DF 406 [ D.158411 ])
                (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64]))
            (reg:DF 179 [ D.158411 ]))
        (label_ref:DI 666)
        (pc)))

Trying 382 -> 383:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32])
            (const_int 0 [0]))
        (label_ref 584)
        (pc)))

Trying 386 -> 388:
Failed to match this instruction:
(parallel [
        (set (reg:SF 200 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                        (const_int 4 [0x4]))
                    (reg/f:DI 410 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_189 S4 A32]))
        (set (reg:DI 199 [ D.158414 ])
            (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 200 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                        (const_int 4 [0x4]))
                    (reg/f:DI 410 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_189 S4 A32]))
        (set (reg:DI 199 [ D.158414 ])
            (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64]))
    ])

Trying 387 -> 388:
Failed to match this instruction:
(set (reg:SF 200 [ D.158409 ])
    (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                (const_int 4 [0x4]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_189 S4 A32]))

Trying 387, 386 -> 388:
Failed to match this instruction:
(parallel [
        (set (reg:SF 200 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                        (const_int 4 [0x4]))
                    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_189 S4 A32]))
        (set (reg:DI 199 [ D.158414 ])
            (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 200 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                        (const_int 4 [0x4]))
                    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_189 S4 A32]))
        (set (reg:DI 199 [ D.158414 ])
            (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64]))
    ])
Successfully matched this instruction:
(set (reg:DI 199 [ D.158414 ])
    (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
            (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64]))
Failed to match this instruction:
(set (reg:SF 200 [ D.158409 ])
    (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                (const_int 4 [0x4]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_189 S4 A32]))

Trying 391 -> 392:
Failed to match this instruction:
(set (reg:SF 413)
    (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                (const_int 4 [0x4]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 64 [0x40])) [0 .omp_data_i_23(D)->cluster_phi+0 S8 A64])) [0 *_194 S4 A32]))

Trying 392 -> 393:
Failed to match this instruction:
(set (reg:SF 412 [ D.158409 ])
    (minus:SF (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 411 [ .omp_data_i_23(D)->cluster_phi ])) [0 *_194 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 12 [0xc])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 12B]+0 S4 A32])))

Trying 391, 392 -> 393:
Failed to match this instruction:
(set (reg:SF 412 [ D.158409 ])
    (minus:SF (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                    (const_int 4 [0x4]))
                (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 64 [0x40])) [0 .omp_data_i_23(D)->cluster_phi+0 S8 A64])) [0 *_194 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 12 [0xc])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 12B]+0 S4 A32])))
Successfully matched this instruction:
(set (reg:DI 413)
    (ashift:DI (reg:DI 199 [ D.158414 ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:SF 412 [ D.158409 ])
    (minus:SF (mem/j:SF (plus:DI (reg:DI 413)
                (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 64 [0x40])) [0 .omp_data_i_23(D)->cluster_phi+0 S8 A64])) [0 *_194 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 12 [0xc])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 12B]+0 S4 A32])))

Trying 393 -> 394:
Failed to match this instruction:
(set (reg:DF 414 [ D.158411 ])
    (float_extend:DF (minus:SF (reg:SF 413)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 12 [0xc])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 12B]+0 S4 A32]))))

Trying 392, 393 -> 394:
Failed to match this instruction:
(set (reg:DF 414 [ D.158411 ])
    (float_extend:DF (minus:SF (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 411 [ .omp_data_i_23(D)->cluster_phi ])) [0 *_194 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 12 [0xc])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 12B]+0 S4 A32]))))
Failed to match this instruction:
(set (reg:SF 412 [ D.158409 ])
    (minus:SF (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 411 [ .omp_data_i_23(D)->cluster_phi ])) [0 *_194 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 12 [0xc])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 12B]+0 S4 A32])))

Trying 400 -> 401:
Failed to match this instruction:
(parallel [
        (set (reg:DF 415 [ D.158411 ])
            (abs:DF (reg:DF 208 [ D.158411 ])))
        (use (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S16 A128]))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 415 [ D.158411 ])
            (abs:DF (reg:DF 208 [ D.158411 ])))
        (use (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S16 A128]))
    ])

Trying 400 -> 401:
Failed to match this instruction:
(parallel [
        (set (reg:DF 415 [ D.158411 ])
            (abs:DF (reg:DF 208 [ D.158411 ])))
        (use (const_vector:V2DF [
                    (const_double:DF +QNaN [+QNaN])
                    (const_double:DF 0.0 [0x0.0p+0])
                ]))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 415 [ D.158411 ])
            (abs:DF (reg:DF 208 [ D.158411 ])))
        (use (const_vector:V2DF [
                    (const_double:DF +QNaN [+QNaN])
                    (const_double:DF 0.0 [0x0.0p+0])
                ]))
    ])

Trying 401 -> 402:
Failed to match this instruction:
(set (reg/v:SF 209 [ DeltaPhi ])
    (float_truncate:SF (abs:DF (reg:DF 208 [ D.158411 ]))))

Trying 400, 401 -> 402:
Failed to match this instruction:
(set (reg/v:SF 209 [ DeltaPhi ])
    (float_truncate:SF (abs:DF (reg:DF 208 [ D.158411 ]))))
Failed to match this instruction:
(set (reg:DF 415 [ D.158411 ])
    (abs:DF (reg:DF 208 [ D.158411 ])))

Trying 404 -> 406:
Failed to match this instruction:
(set (reg:SF 419)
    (mem/j:SF (plus:DI (mult:DI (reg:DI 418 [ .omp_data_i_23(D)->n ])
                (const_int 4 [0x4]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 56 [0x38])) [0 .omp_data_i_23(D)->cluster_eta+0 S8 A64])) [0 *_202 S4 A32]))

Trying 405 -> 406:
Failed to match this instruction:
(set (reg:SF 419)
    (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                (const_int 4 [0x4]))
            (reg/f:DI 417 [ .omp_data_i_23(D)->cluster_eta ])) [0 *_202 S4 A32]))

Trying 405, 404 -> 406:
Failed to match this instruction:
(set (reg:SF 419)
    (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                (const_int 4 [0x4]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 56 [0x38])) [0 .omp_data_i_23(D)->cluster_eta+0 S8 A64])) [0 *_202 S4 A32]))
Failed to match this instruction:
(set (reg:DI 418 [ .omp_data_i_23(D)->n ])
    (ashift:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
        (const_int 2 [0x2])))

Trying 406 -> 407:
Failed to match this instruction:
(set (reg/v:SF 214 [ DeltaEta ])
    (minus:SF (mem/j:SF (plus:DI (mult:DI (reg:DI 418 [ .omp_data_i_23(D)->n ])
                    (const_int 4 [0x4]))
                (reg/f:DI 417 [ .omp_data_i_23(D)->cluster_eta ])) [0 *_202 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32])))

Trying 404, 406 -> 407:
Failed to match this instruction:
(set (reg/v:SF 214 [ DeltaEta ])
    (minus:SF (mem/j:SF (plus:DI (mult:DI (reg:DI 418 [ .omp_data_i_23(D)->n ])
                    (const_int 4 [0x4]))
                (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 56 [0x38])) [0 .omp_data_i_23(D)->cluster_eta+0 S8 A64])) [0 *_202 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32])))
Successfully matched this instruction:
(set (reg:DI 419)
    (ashift:DI (reg:DI 418 [ .omp_data_i_23(D)->n ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg/v:SF 214 [ DeltaEta ])
    (minus:SF (mem/j:SF (plus:DI (reg:DI 419)
                (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 56 [0x38])) [0 .omp_data_i_23(D)->cluster_eta+0 S8 A64])) [0 *_202 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32])))

Trying 405, 406 -> 407:
Failed to match this instruction:
(set (reg/v:SF 214 [ DeltaEta ])
    (minus:SF (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                    (const_int 4 [0x4]))
                (reg/f:DI 417 [ .omp_data_i_23(D)->cluster_eta ])) [0 *_202 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32])))
Failed to match this instruction:
(set (reg:DI 419)
    (ashift:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
        (const_int 2 [0x2])))

Trying 402 -> 412:
Failed to match this instruction:
(parallel [
        (set (reg:SF 420 [ D.158409 ])
            (abs:SF (float_truncate:SF (reg:DF 415 [ D.158411 ]))))
        (use (reg:V4SF 421))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SF 209 [ DeltaPhi ])
            (float_truncate:SF (reg:DF 415 [ D.158411 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 420 [ D.158409 ])
            (abs:SF (float_truncate:SF (reg:DF 415 [ D.158411 ]))))
        (use (reg:V4SF 421))
        (set (reg/v:SF 209 [ DeltaPhi ])
            (float_truncate:SF (reg:DF 415 [ D.158411 ])))
    ])

Trying 411 -> 412:
Failed to match this instruction:
(parallel [
        (set (reg:SF 420 [ D.158409 ])
            (abs:SF (reg/v:SF 209 [ DeltaPhi ])))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 420 [ D.158409 ])
            (abs:SF (reg/v:SF 209 [ DeltaPhi ])))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
    ])

Trying 401, 402 -> 412:

Trying 411, 402 -> 412:
Failed to match this instruction:
(parallel [
        (set (reg:SF 420 [ D.158409 ])
            (abs:SF (float_truncate:SF (reg:DF 415 [ D.158411 ]))))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SF 209 [ DeltaPhi ])
            (float_truncate:SF (reg:DF 415 [ D.158411 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 420 [ D.158409 ])
            (abs:SF (float_truncate:SF (reg:DF 415 [ D.158411 ]))))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
        (set (reg/v:SF 209 [ DeltaPhi ])
            (float_truncate:SF (reg:DF 415 [ D.158411 ])))
    ])

Trying 411 -> 412:
Failed to match this instruction:
(parallel [
        (set (reg:SF 420 [ D.158409 ])
            (abs:SF (reg/v:SF 209 [ DeltaPhi ])))
        (use (const_vector:V4SF [
                    (const_double:SF +QNaN [+QNaN])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 420 [ D.158409 ])
            (abs:SF (reg/v:SF 209 [ DeltaPhi ])))
        (use (const_vector:V4SF [
                    (const_double:SF +QNaN [+QNaN])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
    ])

Trying 412 -> 413:
Failed to match this instruction:
(set (reg:DF 422 [ D.158411 ])
    (float_extend:DF (abs:SF (reg/v:SF 209 [ DeltaPhi ]))))

Trying 402, 412 -> 413:
Failed to match this instruction:
(parallel [
        (set (reg:DF 422 [ D.158411 ])
            (float_extend:DF (abs:SF (float_truncate:SF (reg:DF 415 [ D.158411 ])))))
        (set (reg/v:SF 209 [ DeltaPhi ])
            (float_truncate:SF (reg:DF 415 [ D.158411 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 422 [ D.158411 ])
            (float_extend:DF (abs:SF (float_truncate:SF (reg:DF 415 [ D.158411 ])))))
        (set (reg/v:SF 209 [ DeltaPhi ])
            (float_truncate:SF (reg:DF 415 [ D.158411 ])))
    ])
Successfully matched this instruction:
(set (reg/v:SF 209 [ DeltaPhi ])
    (float_truncate:SF (reg:DF 415 [ D.158411 ])))
Failed to match this instruction:
(set (reg:DF 422 [ D.158411 ])
    (float_extend:DF (abs:SF (float_truncate:SF (reg:DF 415 [ D.158411 ])))))

Trying 411, 412 -> 413:
Failed to match this instruction:
(set (reg:DF 422 [ D.158411 ])
    (float_extend:DF (abs:SF (reg/v:SF 209 [ DeltaPhi ]))))
Failed to match this instruction:
(set (reg:SF 420 [ D.158409 ])
    (abs:SF (reg/v:SF 209 [ DeltaPhi ])))

Trying 413 -> 415:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (reg:SF 420 [ D.158409 ]))
        (reg:DF 423)))

Trying 414 -> 415:
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 422 [ D.158411 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:CCFPU 17 flags)
            (const_int 0 [0]))
        (label_ref 570)
        (pc)))

Trying 412, 413 -> 415:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (abs:SF (reg/v:SF 209 [ DeltaPhi ])))
        (reg:DF 423)))
Failed to match this instruction:
(set (reg:SF 422 [ D.158411 ])
    (abs:SF (reg/v:SF 209 [ DeltaPhi ])))

Trying 414, 413 -> 415:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (reg:SF 420 [ D.158409 ]))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])))
Successfully matched this instruction:
(set (reg:DF 423)
    (float_extend:DF (reg:SF 420 [ D.158409 ])))
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 423)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:CCFPU 17 flags)
            (const_int 0 [0]))
        (label_ref 570)
        (pc)))

Trying 414 -> 415:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 422 [ D.158411 ])
        (const_double:DF 5.0000000000000001040834085586084256647154688835144043e-3 [0x0.a3d70a3d70a3d8p-7])))

Trying 415 -> 416:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:DF 423)
            (reg:DF 422 [ D.158411 ]))
        (label_ref 570)
        (pc)))

Trying 413, 415 -> 416:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (float_extend:DF (reg:SF 420 [ D.158409 ]))
            (reg:DF 423))
        (label_ref 570)
        (pc)))

Trying 414, 415 -> 416:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:DF 422 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64]))
        (label_ref 570)
        (pc)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (lt (reg:DF 422 [ D.158411 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])))

Trying 419 -> 420:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])
            (const_int 0 [0]))
        (label_ref 319)
        (pc)))

Trying 422 -> 423:
Failed to match this instruction:
(set (reg/v:DF 202 [ zt ])
    (float_extend:DF (div:SF (reg:SF 197 [ D.158409 ])
            (reg:SF 200 [ D.158409 ]))))

Trying 426 -> 428:
Failed to match this instruction:
(set (reg:SF 220 [ D.158409 ])
    (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                (const_int 4 [0x4]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_210 S4 A32]))

Trying 427 -> 428:
Failed to match this instruction:
(set (reg:SF 220 [ D.158409 ])
    (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                (const_int 4 [0x4]))
            (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))

Trying 427, 426 -> 428:
Failed to match this instruction:
(set (reg:SF 220 [ D.158409 ])
    (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                (const_int 4 [0x4]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_210 S4 A32]))
Failed to match this instruction:
(set (reg:DI 426 [ .omp_data_i_23(D)->n ])
    (ashift:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
        (const_int 2 [0x2])))

Trying 429 -> 430:
Failed to match this instruction:
(parallel [
        (set (reg:DI 222 [ D.158398 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 281 [ ipt ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 427 [ D.158398 ])
            (sign_extend:DI (reg/v:SI 281 [ ipt ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 222 [ D.158398 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 281 [ ipt ]))
                (const_int 2 [0x2])))
        (set (reg:DI 427 [ D.158398 ])
            (sign_extend:DI (reg/v:SI 281 [ ipt ])))
    ])

Trying 428 -> 432:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32])))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32])))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))
    ])

Trying 431 -> 432:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (reg:SF 220 [ D.158409 ])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) [0 *_216+0 S4 A32])))
        (set (reg/f:DI 223 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (reg:SF 220 [ D.158409 ])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) [0 *_216+0 S4 A32])))
        (set (reg/f:DI 223 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64]))
    ])

Trying 426, 428 -> 432:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                            (const_int 4 [0x4]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_210 S4 A32])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32])))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                        (const_int 4 [0x4]))
                    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_210 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                            (const_int 4 [0x4]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_210 S4 A32])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32])))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                        (const_int 4 [0x4]))
                    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_210 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SF 220 [ D.158409 ])
    (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                (const_int 4 [0x4]))
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) [0 *_210 S4 A32]))

Trying 427, 428 -> 432:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                    (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                            (const_int 4 [0x4]))
                        (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32])))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                        (const_int 4 [0x4]))
                    (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                    (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                            (const_int 4 [0x4]))
                        (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32])))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                        (const_int 4 [0x4]))
                    (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SF 220 [ D.158409 ])
    (mem/j:SF (plus:DI (mult:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])
                (const_int 4 [0x4]))
            (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))

Trying 431, 428 -> 432:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) [0 *_216+0 S4 A32])))
        (set (reg/f:DI 223 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64]))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])
                (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) [0 *_216+0 S4 A32])))
        (set (reg/f:DI 223 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64]))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))
    ])

Trying 432 -> 433:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SF 220 [ D.158409 ])
            (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32]))
        (label_ref 444)
        (pc)))

Trying 428, 432 -> 433:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                                (const_int 4 [0x4]))
                            (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])
                    (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                                (const_int 4 [0x4]))
                            (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32]))
                (label_ref 444)
                (pc)))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                                (const_int 4 [0x4]))
                            (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])
                    (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                                (const_int 4 [0x4]))
                            (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32]))
                (label_ref 444)
                (pc)))
        (set (reg:SF 220 [ D.158409 ])
            (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SF 220 [ D.158409 ])
    (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                (const_int 4 [0x4]))
            (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])
            (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32]))
        (label_ref 444)
        (pc)))

Trying 431, 432 -> 433:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (reg:SF 220 [ D.158409 ])
                    (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                                (const_int 4 [0x4]))
                            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                    (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) [0 *_216+0 S4 A32]))
                (label_ref 444)
                (pc)))
        (set (reg/f:DI 223 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (reg:SF 220 [ D.158409 ])
                    (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                                (const_int 4 [0x4]))
                            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                    (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) [0 *_216+0 S4 A32]))
                (label_ref 444)
                (pc)))
        (set (reg/f:DI 223 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64]))
    ])
Successfully matched this instruction:
(set (reg/f:DI 223 [ D.158416 ])
    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
            (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SF 220 [ D.158409 ])
            (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                        (const_int 4 [0x4]))
                    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) [0 *_216+0 S4 A32]))
        (label_ref 444)
        (pc)))

Trying 435 -> 438:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 281 [ ipt ])
                    (const_int 1 [0x1]))
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])))
        (set (reg/v:SI 281 [ ipt ])
            (plus:SI (reg/v:SI 281 [ ipt ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 281 [ ipt ])
                    (const_int 1 [0x1]))
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])))
        (set (reg/v:SI 281 [ ipt ])
            (plus:SI (reg/v:SI 281 [ ipt ])
                (const_int 1 [0x1])))
    ])

Trying 438 -> 439:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])
            (reg/v:SI 281 [ ipt ]))
        (label_ref 319)
        (pc)))

Trying 435, 438 -> 439:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 281 [ ipt ])
                        (const_int 1 [0x1]))
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64]))
                (label_ref 319)
                (pc)))
        (set (reg/v:SI 281 [ ipt ])
            (plus:SI (reg/v:SI 281 [ ipt ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 281 [ ipt ])
                        (const_int 1 [0x1]))
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64]))
                (label_ref 319)
                (pc)))
        (set (reg/v:SI 281 [ ipt ])
            (plus:SI (reg/v:SI 281 [ ipt ])
                (const_int 1 [0x1])))
    ])

Trying 447 -> 448:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (mem:SF (plus:DI (plus:DI (reg/f:DI 223 [ D.158416 ])
                    (reg:DI 222 [ D.158398 ]))
                (const_int 4 [0x4])) [0 *_220+0 S4 A32])
        (reg:SF 220 [ D.158409 ])))

Trying 448 -> 449:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:SF 428 [ *_220 ])
            (reg:SF 220 [ D.158409 ]))
        (label_ref:DI 667)
        (pc)))

Trying 447, 448 -> 449:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (mem:SF (plus:DI (plus:DI (reg/f:DI 223 [ D.158416 ])
                        (reg:DI 222 [ D.158398 ]))
                    (const_int 4 [0x4])) [0 *_220+0 S4 A32])
            (reg:SF 220 [ D.158409 ]))
        (label_ref:DI 667)
        (pc)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (gt (mem:SF (plus:DI (plus:DI (reg/f:DI 223 [ D.158416 ])
                    (reg:DI 222 [ D.158398 ]))
                (const_int 4 [0x4])) [0 *_220+0 S4 A32])
        (reg:SF 220 [ D.158409 ])))

Trying 455 -> 456:
Failed to match this instruction:
(parallel [
        (set (reg:CCNO 17 flags)
            (compare:CCNO (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
                (const_int 0 [0])))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCNO 17 flags)
            (compare:CCNO (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
                (const_int 0 [0])))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
    ])

Trying 456 -> 457:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 229 [ D.158400 ])
            (const_int 0 [0]))
        (label_ref 446)
        (pc)))

Trying 455, 456 -> 457:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
                    (const_int 0 [0]))
                (label_ref 446)
                (pc)))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
                    (const_int 0 [0]))
                (label_ref 446)
                (pc)))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 229 [ D.158400 ])
    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
            (const_int 0 [0]))
        (label_ref 446)
        (pc)))

Trying 461 -> 462:
Failed to match this instruction:
(parallel [
        (set (reg:DI 231 [ D.158398 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 280 [ izt ]))
                (const_int 2 [0x2])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 429 [ D.158398 ])
            (sign_extend:DI (reg/v:SI 280 [ izt ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 231 [ D.158398 ])
            (ashift:DI (sign_extend:DI (reg/v:SI 280 [ izt ]))
                (const_int 2 [0x2])))
        (set (reg:DI 429 [ D.158398 ])
            (sign_extend:DI (reg/v:SI 280 [ izt ])))
    ])

Trying 463 -> 464:
Failed to match this instruction:
(parallel [
        (set (reg:DF 430 [ D.158411 ])
            (float_extend:DF (mem:SF (plus:DI (mult:DI (reg:DI 429 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64])) [0 *_226+0 S4 A32])))
        (set (reg/f:DI 232 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 430 [ D.158411 ])
            (float_extend:DF (mem:SF (plus:DI (mult:DI (reg:DI 429 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64])) [0 *_226+0 S4 A32])))
        (set (reg/f:DI 232 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64]))
    ])

Trying 464 -> 465:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (mem:SF (plus:DI (mult:DI (reg:DI 429 [ D.158398 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 232 [ D.158416 ])) [0 *_226+0 S4 A32]))
        (reg/v:DF 202 [ zt ])))

Trying 463, 464 -> 465:
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (float_extend:DF (mem:SF (plus:DI (mult:DI (reg:DI 429 [ D.158398 ])
                                (const_int 4 [0x4]))
                            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                    (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64])) [0 *_226+0 S4 A32]))
                (reg/v:DF 202 [ zt ])))
        (set (reg/f:DI 232 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCFPU 17 flags)
            (compare:CCFPU (float_extend:DF (mem:SF (plus:DI (mult:DI (reg:DI 429 [ D.158398 ])
                                (const_int 4 [0x4]))
                            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                                    (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64])) [0 *_226+0 S4 A32]))
                (reg/v:DF 202 [ zt ])))
        (set (reg/f:DI 232 [ D.158416 ])
            (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64]))
    ])
Successfully matched this instruction:
(set (reg/f:DI 232 [ D.158416 ])
    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
            (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64]))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (mem:SF (plus:DI (mult:DI (reg:DI 429 [ D.158398 ])
                        (const_int 4 [0x4]))
                    (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64])) [0 *_226+0 S4 A32]))
        (reg/v:DF 202 [ zt ])))

Trying 465 -> 466:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg/v:DF 202 [ zt ])
            (reg:DF 430 [ D.158411 ]))
        (label_ref 478)
        (pc)))

Trying 464, 465 -> 466:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (float_extend:DF (mem:SF (plus:DI (mult:DI (reg:DI 429 [ D.158398 ])
                            (const_int 4 [0x4]))
                        (reg/f:DI 232 [ D.158416 ])) [0 *_226+0 S4 A32]))
            (reg/v:DF 202 [ zt ]))
        (label_ref 478)
        (pc)))

Trying 468 -> 472:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 280 [ izt ])
                    (const_int 1 [0x1]))
                (reg:SI 229 [ D.158400 ])))
        (set (reg/v:SI 280 [ izt ])
            (plus:SI (reg/v:SI 280 [ izt ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 280 [ izt ])
                    (const_int 1 [0x1]))
                (reg:SI 229 [ D.158400 ])))
        (set (reg/v:SI 280 [ izt ])
            (plus:SI (reg/v:SI 280 [ izt ])
                (const_int 1 [0x1])))
    ])

Trying 471 -> 472:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
                (reg/v:SI 280 [ izt ])))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
                (reg/v:SI 280 [ izt ])))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
    ])

Trying 471, 468 -> 472:
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 280 [ izt ])
                    (const_int 1 [0x1]))
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
        (set (reg/v:SI 280 [ izt ])
            (plus:SI (reg/v:SI 280 [ izt ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCGC 17 flags)
            (compare:CCGC (plus:SI (reg/v:SI 280 [ izt ])
                    (const_int 1 [0x1]))
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
        (set (reg/v:SI 280 [ izt ])
            (plus:SI (reg/v:SI 280 [ izt ])
                (const_int 1 [0x1])))
    ])

Trying 472 -> 473:
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 229 [ D.158400 ])
            (reg/v:SI 280 [ izt ]))
        (label_ref 446)
        (pc)))

Trying 468, 472 -> 473:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 280 [ izt ])
                        (const_int 1 [0x1]))
                    (reg:SI 229 [ D.158400 ]))
                (label_ref 446)
                (pc)))
        (set (reg/v:SI 280 [ izt ])
            (plus:SI (reg/v:SI 280 [ izt ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ge (plus:SI (reg/v:SI 280 [ izt ])
                        (const_int 1 [0x1]))
                    (reg:SI 229 [ D.158400 ]))
                (label_ref 446)
                (pc)))
        (set (reg/v:SI 280 [ izt ])
            (plus:SI (reg/v:SI 280 [ izt ])
                (const_int 1 [0x1])))
    ])

Trying 471, 472 -> 473:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
                    (reg/v:SI 280 [ izt ]))
                (label_ref 446)
                (pc)))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
                    (reg/v:SI 280 [ izt ]))
                (label_ref 446)
                (pc)))
        (set (reg:SI 229 [ D.158400 ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 229 [ D.158400 ])
    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])
            (reg/v:SI 280 [ izt ]))
        (label_ref 446)
        (pc)))

Trying 481 -> 482:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (mem:SF (plus:DI (plus:DI (reg/f:DI 232 [ D.158416 ])
                        (reg:DI 231 [ D.158398 ]))
                    (const_int 4 [0x4])) [0 *_231+0 S4 A32]))
        (reg/v:DF 202 [ zt ])))

Trying 482 -> 483:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:DF 431 [ D.158411 ])
            (reg/v:DF 202 [ zt ]))
        (label_ref:DI 668)
        (pc)))

Trying 481, 482 -> 483:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (float_extend:DF (mem:SF (plus:DI (plus:DI (reg/f:DI 232 [ D.158416 ])
                            (reg:DI 231 [ D.158398 ]))
                        (const_int 4 [0x4])) [0 *_231+0 S4 A32]))
            (reg/v:DF 202 [ zt ]))
        (label_ref:DI 668)
        (pc)))

Trying 488 -> 490:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))
        (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])))

Trying 489 -> 490:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])
        (reg:DF 432 [ D.158411 ])))

Trying 489, 488 -> 490:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])))
Successfully matched this instruction:
(set (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])
    (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64])))
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:CCFPU 17 flags)
            (const_int 0 [0]))
        (label_ref 547)
        (pc)))

Trying 490 -> 491:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])
            (reg:DF 432 [ D.158411 ]))
        (label_ref 547)
        (pc)))

Trying 488, 490 -> 491:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))
            (reg:DF 433 [ .omp_data_i_23(D)->iso_max ]))
        (label_ref 547)
        (pc)))

Trying 489, 490 -> 491:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])
            (reg:DF 432 [ D.158411 ]))
        (label_ref 547)
        (pc)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (gt (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])
        (reg:DF 432 [ D.158411 ])))

Trying 493 -> 495:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))
        (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])))

Trying 494 -> 495:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])
        (reg:DF 434 [ D.158411 ])))

Trying 494, 493 -> 495:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])))
Successfully matched this instruction:
(set (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])
    (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64])))
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:CCFPU 17 flags)
            (const_int 0 [0]))
        (label_ref 523)
        (pc)))

Trying 495 -> 496:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])
            (reg:DF 434 [ D.158411 ]))
        (label_ref 523)
        (pc)))

Trying 493, 495 -> 496:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))
            (reg:DF 435 [ .omp_data_i_23(D)->iso_max ]))
        (label_ref 523)
        (pc)))

Trying 494, 495 -> 496:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])
            (reg:DF 434 [ D.158411 ]))
        (label_ref 523)
        (pc)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (gt (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])
        (reg:DF 434 [ D.158411 ])))

Trying 498 -> 500:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))
        (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])))

Trying 499 -> 500:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])
        (reg:DF 436 [ D.158411 ])))

Trying 499, 498 -> 500:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])))
Successfully matched this instruction:
(set (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])
    (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64])))
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:CCFPU 17 flags)
            (const_int 0 [0]))
        (label_ref:DI 525)
        (pc)))

Trying 500 -> 501:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])
            (reg:DF 436 [ D.158411 ]))
        (label_ref:DI 525)
        (pc)))

Trying 498, 500 -> 501:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))
            (reg:DF 437 [ .omp_data_i_23(D)->iso_max ]))
        (label_ref:DI 525)
        (pc)))

Trying 499, 500 -> 501:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])
            (reg:DF 436 [ D.158411 ]))
        (label_ref:DI 525)
        (pc)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (gt (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])
        (reg:DF 436 [ D.158411 ])))

Trying 506 -> 507:
Failed to match this instruction:
(parallel [
        (set (reg:SI 439 [ D.158400 ])
            (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
                (reg/v:SI 280 [ izt ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 439 [ D.158400 ])
    (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
        (reg/v:SI 280 [ izt ])))

Trying 507 -> 508:
Failed to match this instruction:
(set (reg:DI 440 [ D.158400 ])
    (sign_extend:DI (plus:SI (reg:SI 438 [ D.158400 ])
            (reg/v:SI 280 [ izt ]))))

Trying 506, 507 -> 508:
Failed to match this instruction:
(set (reg:DI 440 [ D.158400 ])
    (sign_extend:DI (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
            (reg/v:SI 280 [ izt ]))))
Failed to match this instruction:
(set (reg:SI 439 [ D.158400 ])
    (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
        (reg/v:SI 280 [ izt ])))

Trying 508 -> 510:
Failed to match this instruction:
(parallel [
        (set (reg:DI 442)
            (plus:DI (sign_extend:DI (reg:SI 439 [ D.158400 ]))
                (reg:DI 500)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 442)
    (plus:DI (sign_extend:DI (reg:SI 439 [ D.158400 ]))
        (reg:DI 500)))

Trying 507, 508 -> 510:
Failed to match this instruction:
(parallel [
        (set (reg:DI 442)
            (plus:DI (sign_extend:DI (plus:SI (reg:SI 438 [ D.158400 ])
                        (reg/v:SI 280 [ izt ])))
                (reg:DI 500)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 442)
    (plus:DI (sign_extend:DI (plus:SI (reg:SI 438 [ D.158400 ])
                (reg/v:SI 280 [ izt ])))
        (reg:DI 500)))
Successfully matched this instruction:
(set (reg:SI 440 [ D.158400 ])
    (plus:SI (reg:SI 438 [ D.158400 ])
        (reg/v:SI 280 [ izt ])))
Failed to match this instruction:
(set (reg:DI 442)
    (plus:DI (sign_extend:DI (reg:SI 440 [ D.158400 ]))
        (reg:DI 500)))

Trying 510 -> 511:
Failed to match this instruction:
(set (reg/f:DI 274 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 440 [ D.158400 ])
                    (reg:DI 500))
                (const_int 8 [0x8]))
            (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))

Trying 508, 510 -> 511:
Failed to match this instruction:
(set (reg/f:DI 274 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (plus:DI (sign_extend:DI (reg:SI 439 [ D.158400 ]))
                    (reg:DI 500))
                (const_int 8 [0x8]))
            (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))
Failed to match this instruction:
(set (reg:DI 442)
    (ashift:DI (plus:DI (sign_extend:DI (reg:SI 439 [ D.158400 ]))
            (reg:DI 500))
        (const_int 3 [0x3])))

Trying 511 -> 513:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                            (const_int 8 [0x8]))
                        (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 274 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                        (const_int 8 [0x8]))
                    (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                            (const_int 8 [0x8]))
                        (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 274 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                        (const_int 8 [0x8]))
                    (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))
    ])

Trying 510, 511 -> 513:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 440 [ D.158400 ])
                                (reg:DI 500))
                            (const_int 8 [0x8]))
                        (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 274 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 440 [ D.158400 ])
                            (reg:DI 500))
                        (const_int 8 [0x8]))
                    (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 440 [ D.158400 ])
                                (reg:DI 500))
                            (const_int 8 [0x8]))
                        (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 274 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 440 [ D.158400 ])
                            (reg:DI 500))
                        (const_int 8 [0x8]))
                    (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))
    ])
Failed to match this instruction:
(set (reg/f:DI 274 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 440 [ D.158400 ])
                    (reg:DI 500))
                (const_int 8 [0x8]))
            (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))

Trying 513 -> 516:
Failed to match this instruction:
(set (reg/f:DI 446 [ MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B] ])
    (mem/f:DI (plus:DI (mem/f/j:DI (reg/f:DI 274 [ D.158417 ]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
            (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B]+0 S8 A64]))

Trying 511, 513 -> 516:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 446 [ MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B] ])
            (mem/f:DI (plus:DI (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                                    (const_int 8 [0x8]))
                                (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B]+0 S8 A64]))
        (set (reg/f:DI 274 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                        (const_int 8 [0x8]))
                    (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 446 [ MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B] ])
            (mem/f:DI (plus:DI (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                                    (const_int 8 [0x8]))
                                (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B]+0 S8 A64]))
        (set (reg/f:DI 274 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                        (const_int 8 [0x8]))
                    (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))
    ])
Successfully matched this instruction:
(set (reg/f:DI 274 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                (const_int 8 [0x8]))
            (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]))
Failed to match this instruction:
(set (reg/f:DI 446 [ MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B] ])
    (mem/f:DI (plus:DI (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                            (const_int 8 [0x8]))
                        (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
            (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B]+0 S8 A64]))

Trying 514 -> 517:
Successfully matched this instruction:
(set (reg:DF 22 xmm1)
    (float_extend:DF (reg/v:SF 214 [ DeltaEta ])))
deferring deletion of insn with uid = 514.
modifying insn i3   517: xmm1:DF=float_extend(r214:SF)
deferring rescan insn with uid = 517.

Trying 516 -> 520:
Successfully matched this instruction:
(set (reg:SI 0 ax)
    (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_274;_278->91) S1 A8])
        (const_int 0 [0])))
deferring deletion of insn with uid = 516.
modifying insn i3   520: ax:SI=call [[r443:DI+0x2d8]] argc:0
      REG_DEAD r443:DI
      REG_EH_REGION 0xffffffffffffffff
      REG_UNUSED ax:SI
      REG_DEAD di:DI
      REG_DEAD xmm0:DF
      REG_DEAD xmm1:DF
deferring rescan insn with uid = 520.

Trying 513 -> 520:
Failed to match this instruction:
(set (reg:SI 0 ax)
    (call (mem:QI (mem/f:DI (plus:DI (mem/f/j:DI (reg/f:DI 274 [ D.158417 ]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_274;_278->91) S1 A8])
        (const_int 0 [0])))

Trying 517 -> 520:

Trying 511, 513 -> 520:

Trying 517, 513 -> 520:

Trying 526 -> 527:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 310 [0x136])) [0 .omp_data_i_23(D)->Background+0 S1 A16])
            (const_int 0 [0]))
        (label_ref 525)
        (pc)))

Trying 529 -> 530:
Failed to match this instruction:
(parallel [
        (set (reg:SI 448 [ D.158400 ])
            (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
                (reg/v:SI 280 [ izt ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 448 [ D.158400 ])
    (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
        (reg/v:SI 280 [ izt ])))

Trying 530 -> 531:
Failed to match this instruction:
(set (reg:DI 449 [ D.158400 ])
    (sign_extend:DI (plus:SI (reg:SI 447 [ D.158400 ])
            (reg/v:SI 280 [ izt ]))))

Trying 529, 530 -> 531:
Failed to match this instruction:
(set (reg:DI 449 [ D.158400 ])
    (sign_extend:DI (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
            (reg/v:SI 280 [ izt ]))))
Failed to match this instruction:
(set (reg:SI 448 [ D.158400 ])
    (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
            (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32]))
        (reg/v:SI 280 [ izt ])))

Trying 531 -> 533:
Failed to match this instruction:
(parallel [
        (set (reg:DI 451)
            (plus:DI (sign_extend:DI (reg:SI 448 [ D.158400 ]))
                (reg:DI 499)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 451)
    (plus:DI (sign_extend:DI (reg:SI 448 [ D.158400 ]))
        (reg:DI 499)))

Trying 530, 531 -> 533:
Failed to match this instruction:
(parallel [
        (set (reg:DI 451)
            (plus:DI (sign_extend:DI (plus:SI (reg:SI 447 [ D.158400 ])
                        (reg/v:SI 280 [ izt ])))
                (reg:DI 499)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 451)
    (plus:DI (sign_extend:DI (plus:SI (reg:SI 447 [ D.158400 ])
                (reg/v:SI 280 [ izt ])))
        (reg:DI 499)))
Successfully matched this instruction:
(set (reg:SI 449 [ D.158400 ])
    (plus:SI (reg:SI 447 [ D.158400 ])
        (reg/v:SI 280 [ izt ])))
Failed to match this instruction:
(set (reg:DI 451)
    (plus:DI (sign_extend:DI (reg:SI 449 [ D.158400 ]))
        (reg:DI 499)))

Trying 533 -> 534:
Failed to match this instruction:
(set (reg/f:DI 261 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 449 [ D.158400 ])
                    (reg:DI 499))
                (const_int 8 [0x8]))
            (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))

Trying 531, 533 -> 534:
Failed to match this instruction:
(set (reg/f:DI 261 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (plus:DI (sign_extend:DI (reg:SI 448 [ D.158400 ]))
                    (reg:DI 499))
                (const_int 8 [0x8]))
            (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))
Failed to match this instruction:
(set (reg:DI 451)
    (ashift:DI (plus:DI (sign_extend:DI (reg:SI 448 [ D.158400 ]))
            (reg:DI 499))
        (const_int 3 [0x3])))

Trying 534 -> 536:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                            (const_int 8 [0x8]))
                        (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 261 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                        (const_int 8 [0x8]))
                    (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                            (const_int 8 [0x8]))
                        (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 261 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                        (const_int 8 [0x8]))
                    (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))
    ])

Trying 533, 534 -> 536:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 449 [ D.158400 ])
                                (reg:DI 499))
                            (const_int 8 [0x8]))
                        (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 261 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 449 [ D.158400 ])
                            (reg:DI 499))
                        (const_int 8 [0x8]))
                    (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 449 [ D.158400 ])
                                (reg:DI 499))
                            (const_int 8 [0x8]))
                        (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 261 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 449 [ D.158400 ])
                            (reg:DI 499))
                        (const_int 8 [0x8]))
                    (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))
    ])
Failed to match this instruction:
(set (reg/f:DI 261 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 449 [ D.158400 ])
                    (reg:DI 499))
                (const_int 8 [0x8]))
            (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))

Trying 536 -> 539:
Failed to match this instruction:
(set (reg/f:DI 455 [ MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B] ])
    (mem/f:DI (plus:DI (mem/f/j:DI (reg/f:DI 261 [ D.158417 ]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
            (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B]+0 S8 A64]))

Trying 534, 536 -> 539:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 455 [ MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B] ])
            (mem/f:DI (plus:DI (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                                    (const_int 8 [0x8]))
                                (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B]+0 S8 A64]))
        (set (reg/f:DI 261 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                        (const_int 8 [0x8]))
                    (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 455 [ MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B] ])
            (mem/f:DI (plus:DI (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                                    (const_int 8 [0x8]))
                                (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B]+0 S8 A64]))
        (set (reg/f:DI 261 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                        (const_int 8 [0x8]))
                    (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))
    ])
Successfully matched this instruction:
(set (reg/f:DI 261 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                (const_int 8 [0x8]))
            (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]))
Failed to match this instruction:
(set (reg/f:DI 455 [ MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B] ])
    (mem/f:DI (plus:DI (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                            (const_int 8 [0x8]))
                        (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
            (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B]+0 S8 A64]))

Trying 537 -> 540:
Successfully matched this instruction:
(set (reg:DF 22 xmm1)
    (float_extend:DF (reg/v:SF 214 [ DeltaEta ])))
deferring deletion of insn with uid = 537.
modifying insn i3   540: xmm1:DF=float_extend(r214:SF)
deferring rescan insn with uid = 540.

Trying 539 -> 543:
Successfully matched this instruction:
(set (reg:SI 0 ax)
    (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_259;_263->91) S1 A8])
        (const_int 0 [0])))
deferring deletion of insn with uid = 539.
modifying insn i3   543: ax:SI=call [[r452:DI+0x2d8]] argc:0
      REG_DEAD r452:DI
      REG_EH_REGION 0xffffffffffffffff
      REG_UNUSED ax:SI
      REG_DEAD di:DI
      REG_DEAD xmm0:DF
      REG_DEAD xmm1:DF
deferring rescan insn with uid = 543.

Trying 536 -> 543:
Failed to match this instruction:
(set (reg:SI 0 ax)
    (call (mem:QI (mem/f:DI (plus:DI (mem/f/j:DI (reg/f:DI 261 [ D.158417 ]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_259;_263->91) S1 A8])
        (const_int 0 [0])))

Trying 540 -> 543:

Trying 534, 536 -> 543:

Trying 540, 536 -> 543:

Trying 549 -> 550:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 309 [0x135])) [0 .omp_data_i_23(D)->Signal+0 S1 A8])
            (const_int 0 [0]))
        (label_ref 523)
        (pc)))

Trying 552 -> 553:
Failed to match this instruction:
(parallel [
        (set (reg:SI 457 [ D.158400 ])
            (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
                    (reg:SI 229 [ D.158400 ]))
                (reg/v:SI 280 [ izt ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:SI 457 [ D.158400 ])
    (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
            (reg:SI 229 [ D.158400 ]))
        (reg/v:SI 280 [ izt ])))

Trying 553 -> 554:
Failed to match this instruction:
(set (reg:DI 458 [ D.158400 ])
    (sign_extend:DI (plus:SI (reg:SI 456 [ D.158400 ])
            (reg/v:SI 280 [ izt ]))))

Trying 552, 553 -> 554:
Failed to match this instruction:
(set (reg:DI 458 [ D.158400 ])
    (sign_extend:DI (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
                (reg:SI 229 [ D.158400 ]))
            (reg/v:SI 280 [ izt ]))))
Failed to match this instruction:
(set (reg:SI 457 [ D.158400 ])
    (plus:SI (mult:SI (reg/v:SI 281 [ ipt ])
            (reg:SI 229 [ D.158400 ]))
        (reg/v:SI 280 [ izt ])))

Trying 554 -> 556:
Failed to match this instruction:
(parallel [
        (set (reg:DI 460)
            (plus:DI (sign_extend:DI (reg:SI 457 [ D.158400 ]))
                (reg:DI 498)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 460)
    (plus:DI (sign_extend:DI (reg:SI 457 [ D.158400 ]))
        (reg:DI 498)))

Trying 553, 554 -> 556:
Failed to match this instruction:
(parallel [
        (set (reg:DI 460)
            (plus:DI (sign_extend:DI (plus:SI (reg:SI 456 [ D.158400 ])
                        (reg/v:SI 280 [ izt ])))
                (reg:DI 498)))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 460)
    (plus:DI (sign_extend:DI (plus:SI (reg:SI 456 [ D.158400 ])
                (reg/v:SI 280 [ izt ])))
        (reg:DI 498)))
Successfully matched this instruction:
(set (reg:SI 458 [ D.158400 ])
    (plus:SI (reg:SI 456 [ D.158400 ])
        (reg/v:SI 280 [ izt ])))
Failed to match this instruction:
(set (reg:DI 460)
    (plus:DI (sign_extend:DI (reg:SI 458 [ D.158400 ]))
        (reg:DI 498)))

Trying 556 -> 557:
Failed to match this instruction:
(set (reg/f:DI 247 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 458 [ D.158400 ])
                    (reg:DI 498))
                (const_int 8 [0x8]))
            (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))

Trying 554, 556 -> 557:
Failed to match this instruction:
(set (reg/f:DI 247 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (plus:DI (sign_extend:DI (reg:SI 457 [ D.158400 ]))
                    (reg:DI 498))
                (const_int 8 [0x8]))
            (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))
Failed to match this instruction:
(set (reg:DI 460)
    (ashift:DI (plus:DI (sign_extend:DI (reg:SI 457 [ D.158400 ]))
            (reg:DI 498))
        (const_int 3 [0x3])))

Trying 557 -> 559:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                            (const_int 8 [0x8]))
                        (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 247 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                        (const_int 8 [0x8]))
                    (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                            (const_int 8 [0x8]))
                        (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 247 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                        (const_int 8 [0x8]))
                    (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))
    ])

Trying 556, 557 -> 559:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 458 [ D.158400 ])
                                (reg:DI 498))
                            (const_int 8 [0x8]))
                        (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 247 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 458 [ D.158400 ])
                            (reg:DI 498))
                        (const_int 8 [0x8]))
                    (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
            (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 458 [ D.158400 ])
                                (reg:DI 498))
                            (const_int 8 [0x8]))
                        (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64]))
        (set (reg/f:DI 247 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 458 [ D.158400 ])
                            (reg:DI 498))
                        (const_int 8 [0x8]))
                    (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))
    ])
Failed to match this instruction:
(set (reg/f:DI 247 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (plus:DI (reg:DI 458 [ D.158400 ])
                    (reg:DI 498))
                (const_int 8 [0x8]))
            (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))

Trying 559 -> 562:
Failed to match this instruction:
(set (reg/f:DI 464 [ MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B] ])
    (mem/f:DI (plus:DI (mem/f/j:DI (reg/f:DI 247 [ D.158417 ]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
            (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B]+0 S8 A64]))

Trying 557, 559 -> 562:
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 464 [ MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B] ])
            (mem/f:DI (plus:DI (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                                    (const_int 8 [0x8]))
                                (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B]+0 S8 A64]))
        (set (reg/f:DI 247 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                        (const_int 8 [0x8]))
                    (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 464 [ MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B] ])
            (mem/f:DI (plus:DI (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                                    (const_int 8 [0x8]))
                                (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B]+0 S8 A64]))
        (set (reg/f:DI 247 [ D.158417 ])
            (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                        (const_int 8 [0x8]))
                    (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))
    ])
Successfully matched this instruction:
(set (reg/f:DI 247 [ D.158417 ])
    (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                (const_int 8 [0x8]))
            (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]))
Failed to match this instruction:
(set (reg/f:DI 464 [ MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B] ])
    (mem/f:DI (plus:DI (mem/f/j:DI (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                            (const_int 8 [0x8]))
                        (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
            (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B]+0 S8 A64]))

Trying 560 -> 563:
Successfully matched this instruction:
(set (reg:DF 22 xmm1)
    (float_extend:DF (reg/v:SF 214 [ DeltaEta ])))
deferring deletion of insn with uid = 560.
modifying insn i3   563: xmm1:DF=float_extend(r214:SF)
deferring rescan insn with uid = 563.

Trying 562 -> 566:
Successfully matched this instruction:
(set (reg:SI 0 ax)
    (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_243;_247->91) S1 A8])
        (const_int 0 [0])))
deferring deletion of insn with uid = 562.
modifying insn i3   566: ax:SI=call [[r461:DI+0x2d8]] argc:0
      REG_DEAD r461:DI
      REG_EH_REGION 0xffffffffffffffff
      REG_UNUSED ax:SI
      REG_DEAD di:DI
      REG_DEAD xmm0:DF
      REG_DEAD xmm1:DF
deferring rescan insn with uid = 566.

Trying 559 -> 566:
Failed to match this instruction:
(set (reg:SI 0 ax)
    (call (mem:QI (mem/f:DI (plus:DI (mem/f/j:DI (reg/f:DI 247 [ D.158417 ]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])
                    (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_243;_247->91) S1 A8])
        (const_int 0 [0])))

Trying 563 -> 566:

Trying 557, 559 -> 566:

Trying 563, 559 -> 566:

Trying 574 -> 575:
Failed to match this instruction:
(parallel [
        (set (reg:SF 465 [ D.158409 ])
            (abs:SF (reg/v:SF 214 [ DeltaEta ])))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 465 [ D.158409 ])
            (abs:SF (reg/v:SF 214 [ DeltaEta ])))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
    ])

Trying 574 -> 575:
Failed to match this instruction:
(parallel [
        (set (reg:SF 465 [ D.158409 ])
            (abs:SF (reg/v:SF 214 [ DeltaEta ])))
        (use (const_vector:V4SF [
                    (const_double:SF +QNaN [+QNaN])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 465 [ D.158409 ])
            (abs:SF (reg/v:SF 214 [ DeltaEta ])))
        (use (const_vector:V4SF [
                    (const_double:SF +QNaN [+QNaN])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
    ])

Trying 575 -> 576:
Failed to match this instruction:
(set (reg:DF 467 [ D.158411 ])
    (float_extend:DF (abs:SF (reg/v:SF 214 [ DeltaEta ]))))

Trying 574, 575 -> 576:
Failed to match this instruction:
(set (reg:DF 467 [ D.158411 ])
    (float_extend:DF (abs:SF (reg/v:SF 214 [ DeltaEta ]))))
Failed to match this instruction:
(set (reg:SF 465 [ D.158409 ])
    (abs:SF (reg/v:SF 214 [ DeltaEta ])))

Trying 576 -> 578:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (reg:SF 465 [ D.158409 ]))
        (reg:DF 468)))

Trying 577 -> 578:
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 467 [ D.158411 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:CCFPU 17 flags)
            (const_int 0 [0]))
        (label_ref 319)
        (pc)))

Trying 575, 576 -> 578:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (abs:SF (reg/v:SF 214 [ DeltaEta ])))
        (reg:DF 468)))
Failed to match this instruction:
(set (reg:SF 467 [ D.158411 ])
    (abs:SF (reg/v:SF 214 [ DeltaEta ])))

Trying 577, 576 -> 578:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (float_extend:DF (reg:SF 465 [ D.158409 ]))
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])))
Successfully matched this instruction:
(set (reg:DF 468)
    (float_extend:DF (reg:SF 465 [ D.158409 ])))
Successfully matched this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 468)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:CCFPU 17 flags)
            (const_int 0 [0]))
        (label_ref 319)
        (pc)))

Trying 577 -> 578:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (reg:DF 467 [ D.158411 ])
        (const_double:DF 5.0000000000000001040834085586084256647154688835144043e-3 [0x0.a3d70a3d70a3d8p-7])))

Trying 578 -> 579:
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (reg:DF 468)
            (reg:DF 467 [ D.158411 ]))
        (label_ref 319)
        (pc)))

Trying 576, 578 -> 579:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (float_extend:DF (reg:SF 465 [ D.158409 ]))
            (reg:DF 468))
        (label_ref 319)
        (pc)))

Trying 577, 578 -> 579:
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:DF 467 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64]))
        (label_ref 319)
        (pc)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (lt (reg:DF 467 [ D.158411 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])))

Trying 586 -> 589:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (mem/j:SF (reg/f:DI 115 [ cluster_data_out_private.65 ]) [0 *cluster_data_out_private.65_82+0 S4 A32])
        (mem/j:SF (reg/f:DI 115 [ cluster_data_out_private.65 ]) [0 *cluster_data_out_private.65_82+0 S4 A32])))

Trying 589 -> 590:
Failed to match this instruction:
(set (pc)
    (if_then_else (unordered (reg:SF 186 [ D.158409 ])
            (reg:SF 186 [ D.158409 ]))
        (label_ref 588)
        (pc)))

Trying 586, 589 -> 590:
Failed to match this instruction:
(set (pc)
    (if_then_else (unordered (mem/j:SF (reg/f:DI 115 [ cluster_data_out_private.65 ]) [0 *cluster_data_out_private.65_82+0 S4 A32])
            (mem/j:SF (reg/f:DI 115 [ cluster_data_out_private.65 ]) [0 *cluster_data_out_private.65_82+0 S4 A32]))
        (label_ref 588)
        (pc)))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (unordered (mem/j:SF (reg/f:DI 115 [ cluster_data_out_private.65 ]) [0 *cluster_data_out_private.65_82+0 S4 A32])
        (mem/j:SF (reg/f:DI 115 [ cluster_data_out_private.65 ]) [0 *cluster_data_out_private.65_82+0 S4 A32])))

Trying 594 -> 595:
Failed to match this instruction:
(set (reg:SF 469 [ D.158409 ])
    (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32])))

Trying 595 -> 597:
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
        (use (reg:V4SF 471))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
        (use (reg:V4SF 471))
    ])

Trying 596 -> 597:
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (reg:SF 469 [ D.158409 ])))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
        (clobber (reg:CC 17 flags))
        (set (reg:V4SF 471)
            (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (reg:SF 469 [ D.158409 ])))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
        (set (reg:V4SF 471)
            (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
    ])

Trying 594, 595 -> 597:
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                            (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
        (use (reg:V4SF 471))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                            (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
        (use (reg:V4SF 471))
    ])

Trying 596, 595 -> 597:
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
        (clobber (reg:CC 17 flags))
        (set (reg:V4SF 471)
            (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
        (use (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
        (set (reg:V4SF 471)
            (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128]))
    ])

Trying 596 -> 597:
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (reg:SF 469 [ D.158409 ])))
        (use (const_vector:V4SF [
                    (const_double:SF +QNaN [+QNaN])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
        (clobber (reg:CC 17 flags))
        (set (reg:V4SF 471)
            (const_vector:V4SF [
                    (const_double:SF +QNaN [+QNaN])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (reg:SF 469 [ D.158409 ])))
        (use (const_vector:V4SF [
                    (const_double:SF +QNaN [+QNaN])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
        (set (reg:V4SF 471)
            (const_vector:V4SF [
                    (const_double:SF +QNaN [+QNaN])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
    ])

Trying 601 -> 602:
Failed to match this instruction:
(set (reg:SF 472 [ D.158409 ])
    (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32])))

Trying 602 -> 604:
Failed to match this instruction:
(parallel [
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))))
        (use (reg:V4SF 471))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))))
        (use (reg:V4SF 471))
    ])

Trying 601, 602 -> 604:
Failed to match this instruction:
(parallel [
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                            (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))))
        (use (reg:V4SF 471))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                            (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))))
        (use (reg:V4SF 471))
    ])

Trying 597 -> 606:
Failed to match this instruction:
(parallel [
        (set (reg:SF 476 [ D.158409 ])
            (mult:SF (reg:SF 469 [ D.158409 ])
                (reg:SF 469 [ D.158409 ])))
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (reg:SF 469 [ D.158409 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 476 [ D.158409 ])
            (mult:SF (reg:SF 469 [ D.158409 ])
                (reg:SF 469 [ D.158409 ])))
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (reg:SF 469 [ D.158409 ])))
    ])

Trying 595, 597 -> 606:
Failed to match this instruction:
(parallel [
        (set (reg:SF 476 [ D.158409 ])
            (mult:SF (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))
                (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 476 [ D.158409 ])
            (mult:SF (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))
                (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))
    ])
Failed to match this instruction:
(set (reg:SF 290 [ D.158409 ])
    (abs:SF (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))))

Trying 596, 597 -> 606:

Trying 604 -> 607:
Failed to match this instruction:
(parallel [
        (set (reg:SF 477 [ D.158409 ])
            (mult:SF (reg:SF 472 [ D.158409 ])
                (reg:SF 472 [ D.158409 ])))
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (reg:SF 472 [ D.158409 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 477 [ D.158409 ])
            (mult:SF (reg:SF 472 [ D.158409 ])
                (reg:SF 472 [ D.158409 ])))
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (reg:SF 472 [ D.158409 ])))
    ])

Trying 602, 604 -> 607:
Failed to match this instruction:
(parallel [
        (set (reg:SF 477 [ D.158409 ])
            (mult:SF (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))
                (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))))
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 477 [ D.158409 ])
            (mult:SF (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))
                (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))))
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
                    (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                            (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))))
    ])
Failed to match this instruction:
(set (reg:SF 291 [ D.158409 ])
    (abs:SF (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))))

Trying 606 -> 608:
Failed to match this instruction:
(set (reg:SF 478 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))
        (reg:SF 477 [ D.158409 ])))

Trying 607 -> 608:
Failed to match this instruction:
(set (reg:SF 478 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))
        (reg:SF 476 [ D.158409 ])))

Trying 597, 606 -> 608:
Failed to match this instruction:
(parallel [
        (set (reg:SF 478 [ D.158409 ])
            (plus:SF (mult:SF (reg:SF 469 [ D.158409 ])
                    (reg:SF 469 [ D.158409 ]))
                (reg:SF 477 [ D.158409 ])))
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (reg:SF 469 [ D.158409 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 478 [ D.158409 ])
            (plus:SF (mult:SF (reg:SF 469 [ D.158409 ])
                    (reg:SF 469 [ D.158409 ]))
                (reg:SF 477 [ D.158409 ])))
        (set (reg:SF 290 [ D.158409 ])
            (abs:SF (reg:SF 469 [ D.158409 ])))
    ])
Failed to match this instruction:
(set (reg:SF 290 [ D.158409 ])
    (abs:SF (reg:SF 469 [ D.158409 ])))

Trying 604, 607 -> 608:
Failed to match this instruction:
(parallel [
        (set (reg:SF 478 [ D.158409 ])
            (plus:SF (mult:SF (reg:SF 472 [ D.158409 ])
                    (reg:SF 472 [ D.158409 ]))
                (reg:SF 476 [ D.158409 ])))
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (reg:SF 472 [ D.158409 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SF 478 [ D.158409 ])
            (plus:SF (mult:SF (reg:SF 472 [ D.158409 ])
                    (reg:SF 472 [ D.158409 ]))
                (reg:SF 476 [ D.158409 ])))
        (set (reg:SF 291 [ D.158409 ])
            (abs:SF (reg:SF 472 [ D.158409 ])))
    ])
Failed to match this instruction:
(set (reg:SF 291 [ D.158409 ])
    (abs:SF (reg:SF 472 [ D.158409 ])))

Trying 607, 606 -> 608:
Failed to match this instruction:
(set (reg:SF 478 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))
        (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))))
Successfully matched this instruction:
(set (reg:SF 477 [ D.158409 ])
    (mult:SF (reg:SF 290 [ D.158409 ])
        (reg:SF 290 [ D.158409 ])))
Failed to match this instruction:
(set (reg:SF 478 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))
        (reg:SF 477 [ D.158409 ])))

Trying 608 -> 609:
Failed to match this instruction:
(set (reg:SF 475)
    (sqrt:SF (plus:SF (reg:SF 476 [ D.158409 ])
            (reg:SF 477 [ D.158409 ]))))

Trying 606, 608 -> 609:
Failed to match this instruction:
(set (reg:SF 475)
    (sqrt:SF (plus:SF (mult:SF (reg:SF 290 [ D.158409 ])
                (reg:SF 290 [ D.158409 ]))
            (reg:SF 477 [ D.158409 ]))))
Failed to match this instruction:
(set (reg:SF 478 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))
        (reg:SF 477 [ D.158409 ])))

Trying 607, 608 -> 609:
Failed to match this instruction:
(set (reg:SF 475)
    (sqrt:SF (plus:SF (mult:SF (reg:SF 291 [ D.158409 ])
                (reg:SF 291 [ D.158409 ]))
            (reg:SF 476 [ D.158409 ]))))
Failed to match this instruction:
(set (reg:SF 478 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))
        (reg:SF 476 [ D.158409 ])))

Trying 609 -> 610:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (sqrt:SF (reg:SF 478 [ D.158409 ]))
        (sqrt:SF (reg:SF 478 [ D.158409 ]))))

Trying 608, 609 -> 610:
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (sqrt:SF (plus:SF (reg:SF 476 [ D.158409 ])
                (reg:SF 477 [ D.158409 ])))
        (sqrt:SF (plus:SF (reg:SF 476 [ D.158409 ])
                (reg:SF 477 [ D.158409 ])))))
Successfully matched this instruction:
(set (reg:SF 475)
    (plus:SF (reg:SF 476 [ D.158409 ])
        (reg:SF 477 [ D.158409 ])))
Failed to match this instruction:
(set (reg:CCFPU 17 flags)
    (compare:CCFPU (sqrt:SF (reg:SF 475))
        (sqrt:SF (reg:SF 475))))

Trying 610 -> 611:
Failed to match this instruction:
(set (pc)
    (if_then_else (unordered (reg:SF 475)
            (reg:SF 475))
        (label_ref 614)
        (pc)))

Trying 609, 610 -> 611:
Failed to match this instruction:
(set (pc)
    (if_then_else (unordered (sqrt:SF (reg:SF 478 [ D.158409 ]))
            (sqrt:SF (reg:SF 478 [ D.158409 ])))
        (label_ref 614)
        (pc)))

Trying 615 -> 617:
Failed to match this instruction:
(set (reg:SF 481 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))
        (reg:SF 480 [ D.158409 ])))

Trying 616 -> 617:
Failed to match this instruction:
(set (reg:SF 481 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))
        (reg:SF 479 [ D.158409 ])))

Trying 616, 615 -> 617:
Failed to match this instruction:
(set (reg:SF 481 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))
        (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))))
Successfully matched this instruction:
(set (reg:SF 480 [ D.158409 ])
    (mult:SF (reg:SF 290 [ D.158409 ])
        (reg:SF 290 [ D.158409 ])))
Failed to match this instruction:
(set (reg:SF 481 [ D.158409 ])
    (plus:SF (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))
        (reg:SF 480 [ D.158409 ])))

Trying 631 -> 632:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32])
            (const_int 0 [0]))
        (label_ref 312)
        (pc)))

Trying 634 -> 635:
Failed to match this instruction:
(parallel [
        (set (reg:DI 163 [ D.158397 ])
            (reg:DI 302 [ D.158403 ]))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg:DI 163 [ D.158397 ])
    (reg:DI 302 [ D.158403 ]))
deferring deletion of insn with uid = 634.
modifying insn i3   635: r163:DI=r302:DI
      REG_DEAD r302:DI
deferring rescan insn with uid = 635.
starting the processing of deferred insns
deleting insn with uid = 106.
deleting insn with uid = 110.
deleting insn with uid = 114.
deleting insn with uid = 115.
deleting insn with uid = 144.
deleting insn with uid = 148.
deleting insn with uid = 152.
deleting insn with uid = 153.
deleting insn with uid = 167.
deleting insn with uid = 196.
deleting insn with uid = 218.
deleting insn with uid = 240.
deleting insn with uid = 271.
deleting insn with uid = 298.
deleting insn with uid = 320.
deleting insn with uid = 323.
deleting insn with uid = 334.
deleting insn with uid = 340.
deleting insn with uid = 362.
deleting insn with uid = 371.
deleting insn with uid = 514.
deleting insn with uid = 516.
deleting insn with uid = 537.
deleting insn with uid = 539.
deleting insn with uid = 560.
deleting insn with uid = 562.
deleting insn with uid = 634.
deleting insn with uid = 669.
rescanning insn with uid = 109.
deleting insn with uid = 109.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 116.
deleting insn with uid = 116.
rescanning insn with uid = 147.
deleting insn with uid = 147.
rescanning insn with uid = 149.
deleting insn with uid = 149.
rescanning insn with uid = 154.
deleting insn with uid = 154.
rescanning insn with uid = 170.
deleting insn with uid = 170.
rescanning insn with uid = 171.
deleting insn with uid = 171.
rescanning insn with uid = 200.
deleting insn with uid = 200.
rescanning insn with uid = 222.
deleting insn with uid = 222.
rescanning insn with uid = 244.
deleting insn with uid = 244.
rescanning insn with uid = 272.
deleting insn with uid = 272.
rescanning insn with uid = 299.
deleting insn with uid = 299.
rescanning insn with uid = 321.
deleting insn with uid = 321.
rescanning insn with uid = 324.
deleting insn with uid = 324.
rescanning insn with uid = 335.
deleting insn with uid = 335.
rescanning insn with uid = 341.
deleting insn with uid = 341.
rescanning insn with uid = 363.
deleting insn with uid = 363.
rescanning insn with uid = 372.
deleting insn with uid = 372.
rescanning insn with uid = 517.
deleting insn with uid = 517.
rescanning insn with uid = 520.
deleting insn with uid = 520.
rescanning insn with uid = 540.
deleting insn with uid = 540.
rescanning insn with uid = 543.
deleting insn with uid = 543.
rescanning insn with uid = 563.
deleting insn with uid = 563.
rescanning insn with uid = 566.
deleting insn with uid = 566.
rescanning insn with uid = 635.
deleting insn with uid = 635.
ending the processing of deferred insns


<built-in>

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={17d,2u} r1={23d,6u} r2={23d,6u} r4={23d,6u} r5={28d,12u} r6={1d,51u} r7={6d,81u} r8={16d} r9={16d} r10={16d} r11={16d} r12={16d} r13={16d} r14={16d} r15={16d} r16={1d,50u} r17={108d,37u} r18={16d} r19={16d} r20={1d,51u} r21={23d,8u} r22={21d,4u} r23={17d} r24={17d} r25={17d} r26={17d} r27={17d} r28={17d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={23d,6u} r38={23d,6u} r39={16d} r40={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r61={2d,2u} r62={2d,1u} r63={2d,9u} r64={1d,2u} r65={1d,1u,1e} r66={1d,2u} r67={1d,1u,1e} r68={1d,2u} r69={1d,1u,1e} r71={1d,3u} r76={1d,1u} r77={1d,2u} r78={1d,1u} r79={1d,2u} r80={1d,2u} r82={1d,3u} r83={1d,2u} r84={1d,1u} r85={1d,2u} r87={1d,5u} r101={1d,1u} r115={1d,7u} r125={1d,1u} r132={1d,1u} r139={1d,1u} r148={1d,5u} r149={1d,5u} r152={1d,17u} r163={1d,1u} r164={1d,5u} r166={1d,3u} r175={1d,2u} r179={1d,1u} r186={1d,3u} r197={1d,2u} r199={1d,2u} r200={1d,2u} r202={1d,2u} r208={1d,3u} r209={1d,7u} r214={1d,7u} r220={1d,2u} r222={1d,1u} r223={1d,2u} r229={2d,3u} r231={1d,1u} r232={1d,2u} r244={1d,1u} r247={1d,2u} r257={1d,1u} r261={1d,2u} r270={1d,1u} r274={1d,2u} r280={2d,8u} r281={2d,8u} r282={2d,5u} r290={1d,4u} r291={1d,4u} r292={1d,80u,1e} r293={1d,1u} r294={1d,1u} r295={1d,2u} r296={1d,2u} r299={1d,1u} r301={1d,1u} r302={1d,2u} r304={1d,1u} r307={1d,1u} r311={1d,1u} r315={1d,1u} r319={1d,3u} r320={1d,1u} r322={1d,1u} r325={1d,1u} r328={1d,1u} r332={1d,1u} r336={1d,3u} r337={1d,1u} r342={1d,1u} r344={1d,1u} r346={1d,1u} r348={1d,1u,1e} r349={1d,3u} r350={1d,2u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r382={1d,1u} r384={1d,1u} r385={1d,1u} r387={1d,1u} r389={1d,1u} r390={1d,2u} r392={1d,2u} r393={1d,1u} r394={1d,1u} r395={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r408={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r416={1d,1u} r417={1d,1u} r418={1d,1u} r419={1d,1u} r420={1d,1u} r421={1d,1u} r422={1d,1u} r423={1d,1u} r424={1d,1u} r425={1d,1u} r426={1d,1u} r427={1d,2u} r428={1d,1u} r429={1d,2u} r430={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,1u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r437={1d,1u} r438={1d,1u} r439={1d,1u} r440={1d,1u} r442={1d,1u} r443={1d,1u} r445={1d,1u} r447={1d,1u} r448={1d,1u} r449={1d,1u} r451={1d,1u} r452={1d,1u} r454={1d,1u} r456={1d,1u} r457={1d,1u} r458={1d,1u} r460={1d,1u} r461={1d,1u} r463={1d,1u} r465={1d,1u} r466={1d,1u} r467={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r471={1d,2u} r472={1d,1u} r473={1d,1u} r475={1d,2u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,1u} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} 
;;    total ref usage 1810{1074d,731u,5e} in 417{401 regular + 16 call} insns.
;; basic block 2, loop depth 0, count 0, freq 146, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 62 64 65 66 67 68 69 71 76 77 78 79 80 292 293 294 295 296
(note 10 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 10 5 2 (set (reg/f:DI 292 [ .omp_data_i ])
        (reg:DI 5 di [ .omp_data_i ])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ .omp_data_i ])
        (nil)))
(note 5 4 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 5 13 2 (set (reg/f:DI 64 [ MixCorr_BKGD.38 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 256 [0x100])) [0 .omp_data_i_23(D)->MixCorr_BKGD.38+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 13 12 14 2 (var_location:DI MixCorr_BKGD.38 (reg/f:DI 64 [ MixCorr_BKGD.38 ])) Batch_Mix_Correlations.cc:610 -1
     (nil))
(insn 14 13 15 2 (set (reg:DI 65 [ D.158397 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 248 [0xf8])) [0 .omp_data_i_23(D)->D.152141+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 16 2 (set (reg/f:DI 66 [ MixCorr_Signal.37 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 240 [0xf0])) [0 .omp_data_i_23(D)->MixCorr_Signal.37+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 16 15 17 2 (var_location:DI MixCorr_Signal.37 (reg/f:DI 66 [ MixCorr_Signal.37 ])) Batch_Mix_Correlations.cc:610 -1
     (nil))
(insn 17 16 18 2 (set (reg:DI 67 [ D.158397 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 232 [0xe8])) [0 .omp_data_i_23(D)->D.152139+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg/f:DI 68 [ MixCorr.36 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 224 [0xe0])) [0 .omp_data_i_23(D)->MixCorr.36+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 19 18 20 2 (var_location:DI MixCorr.36 (reg/f:DI 68 [ MixCorr.36 ])) Batch_Mix_Correlations.cc:610 -1
     (nil))
(insn 20 19 21 2 (set (reg:DI 69 [ D.158397 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 216 [0xd8])) [0 .omp_data_i_23(D)->D.152137+0 S8 A64])) Batch_Mix_Correlations.cc:610 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:DI 71 [ mix_start.63 ])
        (mem/j:DI (reg/f:DI 292 [ .omp_data_i ]) [0 .omp_data_i_23(D)->mix_start+0 S8 A64])) Batch_Mix_Correlations.cc:612 87 {*movdi_internal_rex64}
     (nil))
(call_insn/u 22 21 23 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("omp_get_num_threads") [flags 0x41]  <function_decl 0x2b94c3aebf00 __builtin_omp_get_num_threads>) [0 __builtin_omp_get_num_threads S1 A8])
            (const_int 0 [0]))) 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 23 22 24 2 (set (reg:SI 76 [ D.158400 ])
        (reg:SI 0 ax)) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 24 23 25 2 (set (reg:DI 77 [ D.158399 ])
        (sign_extend:DI (reg:SI 76 [ D.158400 ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 76 [ D.158400 ])
        (nil)))
(call_insn/u 25 24 26 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("omp_get_thread_num") [flags 0x41]  <function_decl 0x2b94c3aebe00 __builtin_omp_get_thread_num>) [0 __builtin_omp_get_thread_num S1 A8])
            (const_int 0 [0]))) 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 26 25 27 2 (set (reg:SI 78 [ D.158400 ])
        (reg:SI 0 ax)) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 27 26 28 2 (set (reg:DI 79 [ D.158399 ])
        (sign_extend:DI (reg:SI 78 [ D.158400 ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 78 [ D.158400 ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])) Batch_Mix_Correlations.cc:613 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (parallel [
            (set (reg:DI 293 [ D.158398 ])
                (plus:DI (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:613 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 294 [ .omp_data_i_23(D)->mix_end ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 8 [0x8])) [0 .omp_data_i_23(D)->mix_end+0 S8 A64])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 30 29 31 2 (parallel [
            (set (reg:DI 80 [ D.158399 ])
                (minus:DI (reg:DI 293 [ D.158398 ])
                    (reg:DI 71 [ mix_start.63 ])))
            (clobber (reg:CC 17 flags))
        ]) 310 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 293 [ D.158398 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 31 30 32 2 (parallel [
            (set (reg:DI 295)
                (div:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (set (reg:DI 296)
                (mod:DI (reg:DI 80 [ D.158399 ])
                    (reg:DI 77 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 376 {*divmoddi4}
     (expr_list:REG_DEAD (reg:DI 80 [ D.158399 ])
        (expr_list:REG_DEAD (reg:DI 77 [ D.158399 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 32 31 34 2 (set (reg:DI 61 [ q.1245 ])
        (reg:DI 295)) 87 {*movdi_internal_rex64}
     (nil))
(insn 34 32 35 2 (set (reg:DI 62 [ tt.1246 ])
        (reg:DI 296)) 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 79 [ D.158399 ])
            (reg:DI 296))) 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 296)
        (nil)))
(jump_insn 36 35 649 2 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 646)
            (pc))) 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 646)
;;  succ:       50 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 64 65 66 67 68 69 71 79 292 295

;; basic block 3, loop depth 0, count 0, freq 146, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       50 [100.0%]  (FALLTHRU)
;;              2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 64 65 66 67 68 69 71 79 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 79
;; lr  def 	 17 [flags] 82 83 299
(code_label 649 36 37 3 85 "" [0 uses])
(note 37 649 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 3 (parallel [
            (set (reg:DI 299 [ D.158399 ])
                (mult:DI (reg:DI 61 [ q.1245 ])
                    (reg:DI 79 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 354 {*muldi3_1}
     (expr_list:REG_DEAD (reg:DI 79 [ D.158399 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 39 38 40 3 (parallel [
            (set (reg:DI 82 [ D.158399 ])
                (plus:DI (reg:DI 299 [ D.158399 ])
                    (reg:DI 62 [ tt.1246 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 299 [ D.158399 ])
        (expr_list:REG_DEAD (reg:DI 62 [ tt.1246 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 40 39 41 3 (parallel [
            (set (reg:DI 83 [ D.158399 ])
                (plus:DI (reg:DI 82 [ D.158399 ])
                    (reg:DI 61 [ q.1245 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 61 [ q.1245 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 41 40 42 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 82 [ D.158399 ])
            (reg:DI 83 [ D.158399 ]))) 8 {*cmpdi_1}
     (nil))
(jump_insn 42 41 43 3 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 653)
            (pc))) 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil)))
 -> 653)
;;  succ:       4 [61.0%]  (FALLTHRU)
;;              51 [39.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65 66 67 68 69 71 82 83 292

;; basic block 4, loop depth 0, count 0, freq 89, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       3 [61.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u48(6){ }u49(7){ }u50(16){ }u51(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65 66 67 68 69 71 82 83 292
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 69 71 82 83
;; lr  def 	 17 [flags] 63 84 244 257 270 501 502 503
(note 43 42 44 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 4 (parallel [
            (set (reg/v:DI 63 [ imix ])
                (plus:DI (reg:DI 71 [ mix_start.63 ])
                    (reg:DI 82 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 82 [ D.158399 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 45 44 46 4 (var_location:DI imix (reg/v:DI 63 [ imix ])) -1
     (nil))
(insn 46 45 47 4 (parallel [
            (set (reg:DI 84 [ D.158399 ])
                (plus:DI (reg:DI 71 [ mix_start.63 ])
                    (reg:DI 83 [ D.158399 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 83 [ D.158399 ])
        (expr_list:REG_DEAD (reg:DI 71 [ mix_start.63 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 47 46 48 4 (parallel [
            (set (reg:DI 244 [ D.158397 ])
                (lshiftrt:DI (reg:DI 67 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 67 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 67 [ D.158397 ])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 48 47 49 4 (parallel [
            (set (reg:DI 257 [ D.158397 ])
                (lshiftrt:DI (reg:DI 65 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 65 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 65 [ D.158397 ])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 49 48 269 4 (parallel [
            (set (reg:DI 270 [ D.158397 ])
                (lshiftrt:DI (reg:DI 69 [ D.158397 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 69 [ D.158397 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 69 [ D.158397 ])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 269 49 278 4 (set (reg:V2DF 501)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 1159 {*movv2df_internal}
     (nil))
(insn 278 269 357 4 (set (reg:V4SF 502)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (nil))
(insn 357 278 68 4 (set (reg:V4SF 503)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292 501 502 503

;; basic block 5, loop depth 0, count 0, freq 8889, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              6 [99.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 292
;; lr  def 	 17 [flags] 85 87 301
(code_label 68 357 50 5 55 "" [0 uses])
(note 50 68 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 53 5 (var_location:DI imix (reg/v:DI 63 [ imix ])) -1
     (nil))
(insn 53 51 54 5 (set (reg/f:DI 85 [ saved_stack.77 ])
        (reg/f:DI 7 sp)) 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 55 5 (set (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 72 [0x48])) [0 .omp_data_i_23(D)->mix_events+0 S8 A64])) Batch_Mix_Correlations.cc:614 87 {*movdi_internal_rex64}
     (nil))
(insn 55 54 56 5 (set (reg/v:DI 87 [ mix_event ])
        (mem/j:DI (plus:DI (mult:DI (reg/v:DI 63 [ imix ])
                    (const_int 8 [0x8]))
                (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])) [0 *_51 S8 A64])) Batch_Mix_Correlations.cc:614 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 301 [ .omp_data_i_23(D)->mix_events ])
        (nil)))
(debug_insn 56 55 57 5 (var_location:DI mix_event (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:614 -1
     (nil))
(insn 57 56 58 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:DI 87 [ mix_event ])
            (const_int 9999998 [0x98967e]))) Batch_Mix_Correlations.cc:616 8 {*cmpdi_1}
     (nil))
(jump_insn 58 57 76 5 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:616 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 71)
;;  succ:       7 [50.0%] 
;;              8 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 87 244 257 270 292 501 502 503

;; basic block 6, loop depth 0, count 0, freq 8889, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 84
;; lr  def 	 17 [flags] 63
(code_label 76 58 62 6 56 "" [0 uses])
(note 62 76 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 6 (parallel [
            (set (reg/v:DI 63 [ imix ])
                (plus:DI (reg/v:DI 63 [ imix ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 64 63 65 6 (var_location:DI imix (reg/v:DI 63 [ imix ])) -1
     (nil))
(insn 65 64 66 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 84 [ D.158399 ])
            (reg/v:DI 63 [ imix ]))) 8 {*cmpdi_1}
     (nil))
(jump_insn 66 65 71 6 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 653)
            (pc))) 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil)))
 -> 653)
;;  succ:       5 [99.0%]  (FALLTHRU)
;;              51 [1.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292 501 502 503

;; basic block 7, loop depth 0, count 0, freq 7989, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       5 [50.0%] 
;;              8 [10.0%] 
;;              9 [10.0%] 
;;              10 [50.0%] 
;;              11 [50.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u85(6){ }u86(7){ }u87(16){ }u88(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 244 257 270 292 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 7 [sp]
(code_label 71 66 72 7 53 "" [5 uses])
(note 72 71 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 7 (clobber (mem:BLK (scratch) [0 A8])) Batch_Mix_Correlations.cc:616 -1
     (nil))
(insn 74 73 75 7 (clobber (mem:BLK (reg/f:DI 7 sp) [0 A8])) Batch_Mix_Correlations.cc:616 -1
     (nil))
(insn 75 74 80 7 (set (reg/f:DI 7 sp)
        (reg/f:DI 85 [ saved_stack.77 ])) Batch_Mix_Correlations.cc:616 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 85 [ saved_stack.77 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292 501 502 503

;; basic block 8, loop depth 0, count 0, freq 4444, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u92(6){ }u93(7){ }u94(16){ }u95(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 87 244 257 270 292 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 292
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 101 114 115 121 125 132 139 148 302 304 307 308 311 313 314 315 317 318 319 320 322 325 328 330 331 332 334 335 336 337 342 344 345 346 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 484
(note 80 75 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 80 84 8 (var_location:DI D#63 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 84 83 85 8 (var_location:DI D.157465 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 85 84 86 8 (var_location:DI D#64 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 86 85 100 8 (set (reg:DI 302 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 280 [0x118])) [0 .omp_data_i_23(D)->NTrack_Vars+0 S4 A64]))) Batch_Mix_Correlations.cc:619 139 {*zero_extendsidi2_rex64}
     (nil))
(debug_insn 100 86 101 8 (var_location:DI D.157465 (debug_expr:DI D#64)) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 101 100 102 8 (var_location:DI D.157473 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:619 -1
     (nil))
(insn 102 101 105 8 (set (reg:DI 304 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))) Batch_Mix_Correlations.cc:619 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 105 102 106 8 (parallel [
            (set (reg:DI 307 [ D.158397 ])
                (mult:DI (reg:DI 302 [ D.158403 ])
                    (reg:DI 304 [ D.158403 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 354 {*muldi3_1}
     (expr_list:REG_DEAD (reg:DI 304 [ D.158403 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 106 105 669 8 NOTE_INSN_DELETED)
(note 669 106 109 8 NOTE_INSN_DELETED)
(insn 109 669 110 8 (set (reg:DI 311)
        (plus:DI (mult:DI (reg:DI 307 [ D.158397 ])
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))) Batch_Mix_Correlations.cc:619 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 307 [ D.158397 ])
        (nil)))
(note 110 109 111 8 NOTE_INSN_DELETED)
(insn 111 110 112 8 (parallel [
            (set (reg:DI 315)
                (and:DI (reg:DI 311)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 401 {*anddi_1}
     (expr_list:REG_DEAD (reg:DI 311)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 112 111 114 8 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 315)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:619 310 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 315)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 114 112 115 8 NOTE_INSN_DELETED)
(note 115 114 116 8 NOTE_INSN_DELETED)
(insn 116 115 117 8 (set (reg/f:DI 319)
        (reg/f:DI 7 sp)) Batch_Mix_Correlations.cc:619 87 {*movdi_internal_rex64}
     (nil))
(insn 117 116 118 8 (set (reg/f:DI 101 [ track_data_out_private.64 ])
        (reg/f:DI 319)) Batch_Mix_Correlations.cc:619 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 118 117 121 8 (var_location:DI track_data_out_private.64 (reg/f:DI 319)) Batch_Mix_Correlations.cc:619 -1
     (nil))
(debug_insn 121 118 122 8 (var_location:DI D#65 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 122 121 123 8 (var_location:DI D.157484 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 123 122 124 8 (var_location:DI D#66 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 124 123 138 8 (set (reg:DI 320 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 288 [0x120])) [0 .omp_data_i_23(D)->NCluster_Vars+0 S4 A64]))) Batch_Mix_Correlations.cc:620 139 {*zero_extendsidi2_rex64}
     (nil))
(debug_insn 138 124 139 8 (var_location:DI D.157484 (debug_expr:DI D#66)) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 139 138 140 8 (var_location:DI D.157492 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:620 -1
     (nil))
(insn 140 139 143 8 (set (reg:DI 322 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32]))) Batch_Mix_Correlations.cc:620 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 143 140 144 8 (parallel [
            (set (reg:DI 325 [ D.158397 ])
                (mult:DI (reg:DI 320 [ D.158403 ])
                    (reg:DI 322 [ D.158403 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 354 {*muldi3_1}
     (expr_list:REG_DEAD (reg:DI 322 [ D.158403 ])
        (expr_list:REG_DEAD (reg:DI 320 [ D.158403 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(note 144 143 147 8 NOTE_INSN_DELETED)
(insn 147 144 148 8 (set (reg:DI 328)
        (plus:DI (mult:DI (reg:DI 325 [ D.158397 ])
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))) Batch_Mix_Correlations.cc:620 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 325 [ D.158397 ])
        (nil)))
(note 148 147 149 8 NOTE_INSN_DELETED)
(insn 149 148 150 8 (parallel [
            (set (reg:DI 332)
                (and:DI (reg:DI 328)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 401 {*anddi_1}
     (expr_list:REG_DEAD (reg:DI 328)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 150 149 152 8 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 332)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:620 310 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 332)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 152 150 153 8 NOTE_INSN_DELETED)
(note 153 152 154 8 NOTE_INSN_DELETED)
(insn 154 153 155 8 (set (reg/f:DI 336)
        (reg/f:DI 7 sp)) Batch_Mix_Correlations.cc:620 87 {*movdi_internal_rex64}
     (nil))
(insn 155 154 156 8 (set (reg/f:DI 115 [ cluster_data_out_private.65 ])
        (reg/f:DI 336)) Batch_Mix_Correlations.cc:620 87 {*movdi_internal_rex64}
     (nil))
(debug_insn 156 155 163 8 (var_location:DI cluster_data_out_private.65 (reg/f:DI 336)) Batch_Mix_Correlations.cc:620 -1
     (nil))
(debug_insn 163 156 164 8 (var_location:DI D.157503 (plus:DI (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]))
        (const_int -1 [0xffffffffffffffff]))) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 164 163 167 8 (set (reg:DI 337 [ D.158403 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 292 [0x124])) [0 .omp_data_i_23(D)->NEvent_Vars+0 S4 A32]))) Batch_Mix_Correlations.cc:621 139 {*zero_extendsidi2_rex64}
     (nil))
(note 167 164 170 8 NOTE_INSN_DELETED)
(insn 170 167 171 8 (set (reg:DI 342)
        (plus:DI (mult:DI (reg:DI 337 [ D.158403 ])
                (const_int 4 [0x4]))
            (const_int 18 [0x12]))) Batch_Mix_Correlations.cc:621 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 337 [ D.158403 ])
        (nil)))
(insn 171 170 172 8 (parallel [
            (set (reg:DI 344)
                (lshiftrt:DI (reg:DI 342)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 556 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_DEAD (reg:DI 342)
            (nil))))
(insn 172 171 173 8 (parallel [
            (set (reg:DI 346)
                (ashift:DI (reg:DI 344)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 522 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 344)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 173 172 175 8 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 346)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 310 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 346)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 175 173 176 8 (parallel [
            (set (reg/f:DI 348)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 176 175 177 8 (parallel [
            (set (reg:DI 349)
                (lshiftrt:DI (reg/f:DI 348)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 556 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg/f:DI 348)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (lshiftrt:DI (reg/f:DI 348)
                    (const_int 2 [0x2]))
                (nil)))))
(insn 177 176 179 8 (parallel [
            (set (reg/f:DI 350)
                (ashift:DI (reg:DI 349)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:621 522 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 179 177 180 8 (var_location:DI event_data_out_private.66 (reg/f:DI 350)) Batch_Mix_Correlations.cc:621 -1
     (nil))
(insn 180 179 181 8 (set (reg/f:DI 351 [ .omp_data_i_23(D)->h5readlock ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 200 [0xc8])) [0 .omp_data_i_23(D)->h5readlock+0 S8 A64])) Batch_Mix_Correlations.cc:624 87 {*movdi_internal_rex64}
     (nil))
(insn 181 180 182 8 (set (reg:DI 5 di)
        (reg/f:DI 351 [ .omp_data_i_23(D)->h5readlock ])) Batch_Mix_Correlations.cc:624 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 351 [ .omp_data_i_23(D)->h5readlock ])
        (nil)))
(call_insn 182 181 184 8 (call (mem:QI (symbol_ref:DI ("omp_set_lock") [flags 0x41]  <function_decl 0x2b94cbcf3300 omp_set_lock>) [0 omp_set_lock S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:624 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 184 182 185 8 (set (reg/f:DI 125 [ D.158405 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 128 [0x80])) [0 .omp_data_i_23(D)->track_offset+0 S8 A64])) Batch_Mix_Correlations.cc:626 87 {*movdi_internal_rex64}
     (nil))
(insn 185 184 186 8 (set (mem/j:DI (reg/f:DI 125 [ D.158405 ]) [0 *_94+0 S8 A64])
        (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:626 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 125 [ D.158405 ])
        (nil)))
(insn 186 185 187 8 (set (reg/f:DI 352 [ .omp_data_i_23(D)->track_offset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 128 [0x80])) [0 .omp_data_i_23(D)->track_offset+0 S8 A64])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 187 186 188 8 (set (reg/f:DI 353 [ .omp_data_i_23(D)->track_count ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 136 [0x88])) [0 .omp_data_i_23(D)->track_count+0 S8 A64])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 188 187 189 8 (set (reg/f:DI 354 [ .omp_data_i_23(D)->track_dataspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 88 [0x58])) [0 .omp_data_i_23(D)->track_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 189 188 190 8 (set (reg:DI 38 r9)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 190 189 191 8 (set (reg:DI 37 r8)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (nil))
(insn 191 190 192 8 (set (reg:DI 2 cx)
        (reg/f:DI 352 [ .omp_data_i_23(D)->track_offset ])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 352 [ .omp_data_i_23(D)->track_offset ])
        (nil)))
(insn 192 191 193 8 (set (reg:DI 1 dx)
        (reg/f:DI 353 [ .omp_data_i_23(D)->track_count ])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 353 [ .omp_data_i_23(D)->track_count ])
        (nil)))
(insn 193 192 194 8 (set (reg:SI 4 si)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 89 {*movsi_internal}
     (nil))
(insn 194 193 195 8 (set (reg:DI 5 di)
        (reg/f:DI 354 [ .omp_data_i_23(D)->track_dataspace ])) Batch_Mix_Correlations.cc:627 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 354 [ .omp_data_i_23(D)->track_dataspace ])
        (nil)))
(call_insn 195 194 196 8 (call (mem:QI (symbol_ref:DI ("_ZNK2H59DataSpace15selectHyperslabE13H5S_seloper_tPKyS3_S3_S3_") [flags 0x41]  <function_decl 0x2b94cb998a00 selectHyperslab>) [0 selectHyperslab S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:627 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(note 196 195 197 8 NOTE_INSN_DELETED)
(insn 197 196 198 8 (set (reg/f:DI 356 [ .omp_data_i_23(D)->track_memspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 176 [0xb0])) [0 .omp_data_i_23(D)->track_memspace+0 S8 A64])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 198 197 199 8 (set (reg/f:DI 357 [ .omp_data_i_23(D)->track_dataset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 80 [0x50])) [0 .omp_data_i_23(D)->track_dataset+0 S8 A64])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 199 198 200 8 (set (reg:DI 38 r9)
        (symbol_ref:DI ("_ZN2H519DSetMemXferPropList7DEFAULTE") [flags 0x40]  <var_decl 0x2b94cba31558 DEFAULT>)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 200 199 201 8 (set (reg:DI 37 r8)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 88 [0x58])) [0 .omp_data_i_23(D)->track_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 201 200 202 8 (set (reg:DI 2 cx)
        (reg/f:DI 356 [ .omp_data_i_23(D)->track_memspace ])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 356 [ .omp_data_i_23(D)->track_memspace ])
        (nil)))
(insn 202 201 203 8 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZN2H58PredType12NATIVE_FLOATE") [flags 0x40]  <var_decl 0x2b94cba81688 NATIVE_FLOAT>)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (nil))
(insn 203 202 204 8 (set (reg:DI 4 si)
        (reg/f:DI 319)) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 319)
        (nil)))
(insn 204 203 205 8 (set (reg:DI 5 di)
        (reg/f:DI 357 [ .omp_data_i_23(D)->track_dataset ])) Batch_Mix_Correlations.cc:628 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 357 [ .omp_data_i_23(D)->track_dataset ])
        (nil)))
(call_insn 205 204 206 8 (call (mem:QI (symbol_ref:DI ("_ZNK2H57DataSet4readEPvRKNS_8DataTypeERKNS_9DataSpaceES7_RKNS_19DSetMemXferPropListE") [flags 0x41]  <function_decl 0x2b94cbad9f00 read>) [0 read S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:628 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 206 205 207 8 (set (reg/f:DI 132 [ D.158405 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 144 [0x90])) [0 .omp_data_i_23(D)->cluster_offset+0 S8 A64])) Batch_Mix_Correlations.cc:630 87 {*movdi_internal_rex64}
     (nil))
(insn 207 206 208 8 (set (mem/j:DI (reg/f:DI 132 [ D.158405 ]) [0 *_104+0 S8 A64])
        (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:630 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 132 [ D.158405 ])
        (nil)))
(insn 208 207 209 8 (set (reg/f:DI 358 [ .omp_data_i_23(D)->cluster_offset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 144 [0x90])) [0 .omp_data_i_23(D)->cluster_offset+0 S8 A64])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 209 208 210 8 (set (reg/f:DI 359 [ .omp_data_i_23(D)->cluster_count ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 152 [0x98])) [0 .omp_data_i_23(D)->cluster_count+0 S8 A64])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 210 209 211 8 (set (reg/f:DI 360 [ .omp_data_i_23(D)->cluster_dataspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 104 [0x68])) [0 .omp_data_i_23(D)->cluster_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 211 210 212 8 (set (reg:DI 38 r9)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 212 211 213 8 (set (reg:DI 37 r8)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (nil))
(insn 213 212 214 8 (set (reg:DI 2 cx)
        (reg/f:DI 358 [ .omp_data_i_23(D)->cluster_offset ])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 358 [ .omp_data_i_23(D)->cluster_offset ])
        (nil)))
(insn 214 213 215 8 (set (reg:DI 1 dx)
        (reg/f:DI 359 [ .omp_data_i_23(D)->cluster_count ])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 359 [ .omp_data_i_23(D)->cluster_count ])
        (nil)))
(insn 215 214 216 8 (set (reg:SI 4 si)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 89 {*movsi_internal}
     (nil))
(insn 216 215 217 8 (set (reg:DI 5 di)
        (reg/f:DI 360 [ .omp_data_i_23(D)->cluster_dataspace ])) Batch_Mix_Correlations.cc:631 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 360 [ .omp_data_i_23(D)->cluster_dataspace ])
        (nil)))
(call_insn 217 216 218 8 (call (mem:QI (symbol_ref:DI ("_ZNK2H59DataSpace15selectHyperslabE13H5S_seloper_tPKyS3_S3_S3_") [flags 0x41]  <function_decl 0x2b94cb998a00 selectHyperslab>) [0 selectHyperslab S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:631 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(note 218 217 219 8 NOTE_INSN_DELETED)
(insn 219 218 220 8 (set (reg/f:DI 362 [ .omp_data_i_23(D)->cluster_memspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 184 [0xb8])) [0 .omp_data_i_23(D)->cluster_memspace+0 S8 A64])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 220 219 221 8 (set (reg/f:DI 363 [ .omp_data_i_23(D)->cluster_dataset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 96 [0x60])) [0 .omp_data_i_23(D)->cluster_dataset+0 S8 A64])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 221 220 222 8 (set (reg:DI 38 r9)
        (symbol_ref:DI ("_ZN2H519DSetMemXferPropList7DEFAULTE") [flags 0x40]  <var_decl 0x2b94cba31558 DEFAULT>)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 222 221 223 8 (set (reg:DI 37 r8)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 104 [0x68])) [0 .omp_data_i_23(D)->cluster_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 223 222 224 8 (set (reg:DI 2 cx)
        (reg/f:DI 362 [ .omp_data_i_23(D)->cluster_memspace ])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 362 [ .omp_data_i_23(D)->cluster_memspace ])
        (nil)))
(insn 224 223 225 8 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZN2H58PredType12NATIVE_FLOATE") [flags 0x40]  <var_decl 0x2b94cba81688 NATIVE_FLOAT>)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (nil))
(insn 225 224 226 8 (set (reg:DI 4 si)
        (reg/f:DI 336)) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 336)
        (nil)))
(insn 226 225 227 8 (set (reg:DI 5 di)
        (reg/f:DI 363 [ .omp_data_i_23(D)->cluster_dataset ])) Batch_Mix_Correlations.cc:632 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 363 [ .omp_data_i_23(D)->cluster_dataset ])
        (nil)))
(call_insn 227 226 228 8 (call (mem:QI (symbol_ref:DI ("_ZNK2H57DataSet4readEPvRKNS_8DataTypeERKNS_9DataSpaceES7_RKNS_19DSetMemXferPropListE") [flags 0x41]  <function_decl 0x2b94cbad9f00 read>) [0 read S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:632 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 228 227 229 8 (set (reg/f:DI 139 [ D.158408 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 160 [0xa0])) [0 .omp_data_i_23(D)->event_offset+0 S8 A64])) Batch_Mix_Correlations.cc:634 87 {*movdi_internal_rex64}
     (nil))
(insn 229 228 230 8 (set (mem/j:DI (reg/f:DI 139 [ D.158408 ]) [0 *_114+0 S8 A64])
        (reg/v:DI 87 [ mix_event ])) Batch_Mix_Correlations.cc:634 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 139 [ D.158408 ])
        (expr_list:REG_DEAD (reg/v:DI 87 [ mix_event ])
            (nil))))
(insn 230 229 231 8 (set (reg/f:DI 364 [ .omp_data_i_23(D)->event_offset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 160 [0xa0])) [0 .omp_data_i_23(D)->event_offset+0 S8 A64])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 231 230 232 8 (set (reg/f:DI 365 [ .omp_data_i_23(D)->event_count ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 168 [0xa8])) [0 .omp_data_i_23(D)->event_count+0 S8 A64])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 232 231 233 8 (set (reg/f:DI 366 [ .omp_data_i_23(D)->event_dataspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 120 [0x78])) [0 .omp_data_i_23(D)->event_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 233 232 234 8 (set (reg:DI 38 r9)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 234 233 235 8 (set (reg:DI 37 r8)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (nil))
(insn 235 234 236 8 (set (reg:DI 2 cx)
        (reg/f:DI 364 [ .omp_data_i_23(D)->event_offset ])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 364 [ .omp_data_i_23(D)->event_offset ])
        (nil)))
(insn 236 235 237 8 (set (reg:DI 1 dx)
        (reg/f:DI 365 [ .omp_data_i_23(D)->event_count ])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 365 [ .omp_data_i_23(D)->event_count ])
        (nil)))
(insn 237 236 238 8 (set (reg:SI 4 si)
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 89 {*movsi_internal}
     (nil))
(insn 238 237 239 8 (set (reg:DI 5 di)
        (reg/f:DI 366 [ .omp_data_i_23(D)->event_dataspace ])) Batch_Mix_Correlations.cc:635 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 366 [ .omp_data_i_23(D)->event_dataspace ])
        (nil)))
(call_insn 239 238 240 8 (call (mem:QI (symbol_ref:DI ("_ZNK2H59DataSpace15selectHyperslabE13H5S_seloper_tPKyS3_S3_S3_") [flags 0x41]  <function_decl 0x2b94cb998a00 selectHyperslab>) [0 selectHyperslab S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:635 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(note 240 239 241 8 NOTE_INSN_DELETED)
(insn 241 240 242 8 (set (reg/f:DI 368 [ .omp_data_i_23(D)->event_memspace ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 192 [0xc0])) [0 .omp_data_i_23(D)->event_memspace+0 S8 A64])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 242 241 243 8 (set (reg/f:DI 369 [ .omp_data_i_23(D)->event_dataset ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 112 [0x70])) [0 .omp_data_i_23(D)->event_dataset+0 S8 A64])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 243 242 244 8 (set (reg:DI 38 r9)
        (symbol_ref:DI ("_ZN2H519DSetMemXferPropList7DEFAULTE") [flags 0x40]  <var_decl 0x2b94cba31558 DEFAULT>)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 244 243 245 8 (set (reg:DI 37 r8)
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 120 [0x78])) [0 .omp_data_i_23(D)->event_dataspace+0 S8 A64])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 245 244 246 8 (set (reg:DI 2 cx)
        (reg/f:DI 368 [ .omp_data_i_23(D)->event_memspace ])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 368 [ .omp_data_i_23(D)->event_memspace ])
        (nil)))
(insn 246 245 247 8 (set (reg:DI 1 dx)
        (symbol_ref:DI ("_ZN2H58PredType12NATIVE_FLOATE") [flags 0x40]  <var_decl 0x2b94cba81688 NATIVE_FLOAT>)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (nil))
(insn 247 246 248 8 (set (reg:DI 4 si)
        (reg/f:DI 350)) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 350)
        (nil)))
(insn 248 247 249 8 (set (reg:DI 5 di)
        (reg/f:DI 369 [ .omp_data_i_23(D)->event_dataset ])) Batch_Mix_Correlations.cc:636 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 369 [ .omp_data_i_23(D)->event_dataset ])
        (nil)))
(call_insn 249 248 250 8 (call (mem:QI (symbol_ref:DI ("_ZNK2H57DataSet4readEPvRKNS_8DataTypeERKNS_9DataSpaceES7_RKNS_19DSetMemXferPropListE") [flags 0x41]  <function_decl 0x2b94cbad9f00 read>) [0 read S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:636 665 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (nil))))))))
(insn 250 249 251 8 (set (reg/f:DI 370 [ .omp_data_i_23(D)->h5readlock ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 200 [0xc8])) [0 .omp_data_i_23(D)->h5readlock+0 S8 A64])) Batch_Mix_Correlations.cc:638 87 {*movdi_internal_rex64}
     (nil))
(insn 251 250 252 8 (set (reg:DI 5 di)
        (reg/f:DI 370 [ .omp_data_i_23(D)->h5readlock ])) Batch_Mix_Correlations.cc:638 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 370 [ .omp_data_i_23(D)->h5readlock ])
        (nil)))
(call_insn 252 251 254 8 (call (mem:QI (symbol_ref:DI ("omp_unset_lock") [flags 0x41]  <function_decl 0x2b94cbcf3400 omp_unset_lock>) [0 omp_unset_lock S1 A8])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:638 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 254 252 255 8 (set (reg:SF 148 [ D.158409 ])
        (mem/j:SF (mult:DI (reg:DI 349)
                (const_int 4 [0x4])) [0 *event_data_out_private.66_90+0 S4 A32])) Batch_Mix_Correlations.cc:651 135 {*movsf_internal}
     (nil))
(debug_insn 255 254 256 8 (var_location:SF __x (reg:SF 148 [ D.158409 ])) Batch_Mix_Correlations.cc:651 -1
     (nil))
(insn 256 255 257 8 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 148 [ D.158409 ])
            (reg:SF 148 [ D.158409 ]))) Batch_Mix_Correlations.cc:651 57 {*cmpiusf_sse}
     (nil))
(jump_insn 257 256 258 8 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:651 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil)))
 -> 71)
;;  succ:       7 [10.0%] 
;;              9 [90.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 148 244 257 270 292 302 349 501 502 503

;; basic block 9, loop depth 0, count 0, freq 4000, maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       8 [90.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 148 244 257 270 292 302 349 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 349
;; lr  def 	 17 [flags] 149
(note 258 257 259 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 259 258 260 9 (set (reg:SF 149 [ D.158409 ])
        (mem/j:SF (plus:DI (mult:DI (reg:DI 349)
                    (const_int 4 [0x4]))
                (const_int 4 [0x4])) [0 *event_data_out_private.66_90+4 S4 A32])) Batch_Mix_Correlations.cc:652 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:DI 349)
        (nil)))
(debug_insn 260 259 261 9 (var_location:SF __x (reg:SF 149 [ D.158409 ])) Batch_Mix_Correlations.cc:652 -1
     (nil))
(insn 261 260 262 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 149 [ D.158409 ])
            (reg:SF 149 [ D.158409 ]))) Batch_Mix_Correlations.cc:652 57 {*cmpiusf_sse}
     (nil))
(jump_insn 262 261 263 9 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:652 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil)))
 -> 71)
;;  succ:       7 [10.0%] 
;;              10 [90.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 148 149 244 257 270 292 302 501 502 503

;; basic block 10, loop depth 0, count 0, freq 3600, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       9 [90.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u274(6){ }u275(7){ }u276(16){ }u277(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 148 149 244 257 270 292 302 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 292 501
;; lr  def 	 17 [flags] 371 372 373 374 375 377
(note 263 262 652 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 652 263 264 10 (var_location:DI D#67 (plus:DI (reg/f:DI 292 [ .omp_data_i ])
        (const_int 40 [0x28]))) -1
     (nil))
(debug_insn 264 652 265 10 (var_location:DF __x (minus:DF (mem/j:DF (plus:DI (mem/f/j:DI (debug_expr:DI D#67) [0 .omp_data_i_23(D)->primary_vertex+0 S8 A64])
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])
        (float_extend:DF (reg:SF 148 [ D.158409 ])))) Batch_Mix_Correlations.cc:653 -1
     (nil))
(insn 265 264 266 10 (set (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 40 [0x28])) [0 .omp_data_i_23(D)->primary_vertex+0 S8 A64])) Batch_Mix_Correlations.cc:653 87 {*movdi_internal_rex64}
     (nil))
(insn 266 265 267 10 (set (reg:DF 372 [ D.158411 ])
        (float_extend:DF (reg:SF 148 [ D.158409 ]))) Batch_Mix_Correlations.cc:653 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 148 [ D.158409 ])
        (nil)))
(insn 267 266 268 10 (set (reg:DF 374 [ *_129+16 ])
        (mem/j:DF (plus:DI (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
                (const_int 16 [0x10])) [0 *_129+16 S8 A64])) Batch_Mix_Correlations.cc:653 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 371 [ .omp_data_i_23(D)->primary_vertex ])
        (nil)))
(insn 268 267 270 10 (set (reg:DF 373 [ D.158411 ])
        (minus:DF (reg:DF 374 [ *_129+16 ])
            (reg:DF 372 [ D.158411 ]))) Batch_Mix_Correlations.cc:653 794 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 374 [ *_129+16 ])
        (expr_list:REG_DEAD (reg:DF 372 [ D.158411 ])
            (nil))))
(insn 270 268 271 10 (parallel [
            (set (reg:DF 375 [ D.158411 ])
                (abs:DF (reg:DF 373 [ D.158411 ])))
            (use (reg:V2DF 501))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 480 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:DF 373 [ D.158411 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 271 270 272 10 NOTE_INSN_DELETED)
(insn 272 271 273 10 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 375 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S8 A64]))) Batch_Mix_Correlations.cc:653 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 375 [ D.158411 ])
        (nil)))
(jump_insn 273 272 274 10 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:653 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 71)
;;  succ:       7 [50.0%] 
;;              11 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 149 244 257 270 292 302 501 502 503

;; basic block 11, loop depth 0, count 0, freq 1800, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 [50.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u291(6){ }u292(7){ }u293(16){ }u294(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 149 244 257 270 292 302 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 149 292 502
;; lr  def 	 17 [flags] 378 379 380
(note 274 273 275 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 275 274 276 11 (var_location:SF __x (minus:SF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 296 [0x128])) [0 .omp_data_i_23(D)->multiplicity_sum+0 S4 A64])
        (reg:SF 149 [ D.158409 ]))) Batch_Mix_Correlations.cc:654 -1
     (nil))
(insn 276 275 277 11 (set (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
        (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 296 [0x128])) [0 .omp_data_i_23(D)->multiplicity_sum+0 S4 A64])) Batch_Mix_Correlations.cc:654 135 {*movsf_internal}
     (nil))
(insn 277 276 279 11 (set (reg:SF 378 [ D.158409 ])
        (minus:SF (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
            (reg:SF 149 [ D.158409 ]))) Batch_Mix_Correlations.cc:654 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 379 [ .omp_data_i_23(D)->multiplicity_sum ])
        (expr_list:REG_DEAD (reg:SF 149 [ D.158409 ])
            (nil))))
(insn 279 277 280 11 (parallel [
            (set (reg:SF 380 [ D.158409 ])
                (abs:SF (reg:SF 378 [ D.158409 ])))
            (use (reg:V4SF 502))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:SF 378 [ D.158409 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 280 279 281 11 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 380 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32]))) Batch_Mix_Correlations.cc:654 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 380 [ D.158409 ])
        (nil)))
(jump_insn 281 280 282 11 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) Batch_Mix_Correlations.cc:654 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 71)
;;  succ:       7 [50.0%] 
;;              12 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 244 257 270 292 302 501 502 503

;; basic block 12, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 11, next block 13, flags: (RTL)
;;  pred:       11 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u305(6){ }u306(7){ }u307(16){ }u308(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 244 257 270 292 302 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(note 282 281 283 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 308 [0x134])) [0 .omp_data_i_23(D)->first_cluster+0 S1 A32])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:655 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 284 283 312 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 625)
            (pc))) Batch_Mix_Correlations.cc:655 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 625)
;;  succ:       47 [50.0%] 
;;              48 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 244 257 270 292 302 501 502 503

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       48 [9.0%] 
;;              15 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 244 257 270 292 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 7 [sp]
(code_label 312 284 288 13 61 "" [1 uses])
(note 288 312 289 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 289 288 290 13 (clobber (mem:BLK (scratch) [0 A8])) -1
     (nil))
(insn 290 289 291 13 (clobber (mem:BLK (reg/f:DI 7 sp) [0 A8])) -1
     (nil))
(insn 291 290 639 13 (set (reg/f:DI 7 sp)
        (reg/f:DI 85 [ saved_stack.77 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 85 [ saved_stack.77 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 244 257 270 292 501 502 503

;; basic block 14, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 13, next block 15, flags: (RTL, MODIFIED)
;;  pred:       15 [91.0%] 
;;              49 [100.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u318(6){ }u319(7){ }u320(16){ }u321(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 163 282
;; lr  def 	 17 [flags] 152 164 382 383
(code_label 639 291 295 14 84 "" [1 uses])
(note 295 639 296 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 296 295 297 14 (var_location:DI itrack (reg/v:DI 282 [ itrack ])) -1
     (nil))
(insn 297 296 298 14 (parallel [
            (set (reg:DI 382 [ D.158397 ])
                (mult:DI (reg:DI 163 [ D.158397 ])
                    (reg/v:DI 282 [ itrack ])))
            (clobber (reg:CC 17 flags))
        ]) 354 {*muldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(note 298 297 299 14 NOTE_INSN_DELETED)
(insn 299 298 300 14 (set (reg/f:DI 152 [ D.158412 ])
        (plus:DI (mult:DI (reg:DI 382 [ D.158397 ])
                (const_int 4 [0x4]))
            (reg/f:DI 101 [ track_data_out_private.64 ]))) 267 {*leadi}
     (expr_list:REG_DEAD (reg:DI 382 [ D.158397 ])
        (nil)))
(insn 300 299 301 14 (set (reg:SF 164 [ D.158409 ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])) Batch_Mix_Correlations.cc:659 135 {*movsf_internal}
     (nil))
(debug_insn 301 300 302 14 (var_location:SF __x (reg:SF 164 [ D.158409 ])) Batch_Mix_Correlations.cc:659 -1
     (nil))
(insn 302 301 303 14 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 164 [ D.158409 ])
            (reg:SF 164 [ D.158409 ]))) Batch_Mix_Correlations.cc:659 57 {*cmpiusf_sse}
     (nil))
(jump_insn 303 302 319 14 (set (pc)
        (if_then_else (ordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) Batch_Mix_Correlations.cc:659 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil)))
 -> 316)
;;  succ:       15 [10.0%]  (FALLTHRU)
;;              16 [90.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 244 257 270 282 292 498 499 500 501 502 503

;; basic block 15, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 14, next block 16, flags: (RTL)
;;  pred:       14 [10.0%]  (FALLTHRU)
;;              16 [50.0%] 
;;              17 [50.0%] 
;;              18 [50.0%] 
;;              19 [50.0%] 
;;              20 [50.0%] 
;;              21 [71.0%] 
;;              25 [9.0%] 
;;              43 [100.0%] 
;;              28 [9.0%]  (LOOP_EXIT)
;;              22 [50.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u333(6){ }u334(7){ }u335(16){ }u336(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 282 292
;; lr  def 	 17 [flags] 282 384
(code_label 319 303 304 15 62 "" [9 uses])
(note 304 319 305 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 305 304 307 15 (parallel [
            (set (reg/v:DI 282 [ itrack ])
                (plus:DI (reg/v:DI 282 [ itrack ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:658 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 307 305 309 15 (var_location:DI itrack (reg/v:DI 282 [ itrack ])) -1
     (nil))
(insn 309 307 310 15 (set (reg:DI 384 [ D.158414 ])
        (zero_extend:DI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32]))) Batch_Mix_Correlations.cc:658 139 {*zero_extendsidi2_rex64}
     (nil))
(insn 310 309 311 15 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 384 [ D.158414 ])
            (reg/v:DI 282 [ itrack ]))) Batch_Mix_Correlations.cc:658 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 384 [ D.158414 ])
        (nil)))
(jump_insn 311 310 316 15 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 639)
            (pc))) Batch_Mix_Correlations.cc:658 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 639)
;;  succ:       14 [91.0%] 
;;              13 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292 498 499 500 501 502 503

;; basic block 16, loop depth 0, count 0, freq 8190, maybe hot
;;  prev block 15, next block 17, flags: (RTL, MODIFIED)
;;  pred:       14 [90.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u343(6){ }u344(7){ }u345(16){ }u346(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 292
;; lr  def 	 17 [flags] 166 385 386 387 388
(code_label 316 311 317 16 59 "" [1 uses])
(note 317 316 318 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 318 317 320 16 (set (reg:DF 166 [ D.158411 ])
        (float_extend:DF (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 16 [0x10])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 16B]+0 S4 A32]))) Batch_Mix_Correlations.cc:661 159 {*extendsfdf2_sse}
     (nil))
(note 320 318 321 16 NOTE_INSN_DELETED)
(insn 321 320 322 16 (set (reg:DF 385 [ D.158411 ])
        (plus:DF (reg:DF 166 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S8 A64]))) Batch_Mix_Correlations.cc:661 787 {*fop_df_comm_sse}
     (nil))
(insn 322 321 323 16 (set (reg:SI 387 [ D.158400 ])
        (fix:SI (reg:DF 385 [ D.158411 ]))) Batch_Mix_Correlations.cc:661 179 {fix_truncdfsi_sse}
     (expr_list:REG_DEAD (reg:DF 385 [ D.158411 ])
        (nil)))
(note 323 322 324 16 NOTE_INSN_DELETED)
(insn 324 323 325 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:SI (reg:SI 387 [ D.158400 ])
                (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 264 [0x108])) [0 .omp_data_i_23(D)->Track_Cut_Bit+0 S4 A64]))
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:661 394 {*testsi_1}
     (expr_list:REG_DEAD (reg:SI 387 [ D.158400 ])
        (nil)))
(jump_insn 325 324 326 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:661 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       15 [50.0%] 
;;              17 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292 498 499 500 501 502 503

;; basic block 17, loop depth 0, count 0, freq 4095, maybe hot
;;  prev block 16, next block 18, flags: (RTL)
;;  pred:       16 [50.0%]  (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u355(6){ }u356(7){ }u357(16){ }u358(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164
;; lr  def 	 17 [flags] 389
(note 326 325 327 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 327 326 328 17 (set (reg:SF 389)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0 S4 A32])) Batch_Mix_Correlations.cc:662 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 328 327 329 17 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 389)
            (reg:SF 164 [ D.158409 ]))) Batch_Mix_Correlations.cc:662 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 389)
        (nil)))
(jump_insn 329 328 330 17 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:662 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       15 [50.0%] 
;;              18 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292 498 499 500 501 502 503

;; basic block 18, loop depth 0, count 0, freq 2047, maybe hot
;;  prev block 17, next block 19, flags: (RTL)
;;  pred:       17 [50.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u362(6){ }u363(7){ }u364(16){ }u365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 164 166 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164
;; lr  def 	 17 [flags]
(note 330 329 331 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 331 330 332 18 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 164 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [0 S4 A32]))) Batch_Mix_Correlations.cc:663 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 164 [ D.158409 ])
        (nil)))
(jump_insn 332 331 333 18 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:663 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       15 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292 498 499 500 501 502 503

;; basic block 19, loop depth 0, count 0, freq 1024, maybe hot
;;  prev block 18, next block 20, flags: (RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u368(6){ }u369(7){ }u370(16){ }u371(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 17 [flags] 390 391 392 393 394 395 396
(note 333 332 334 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 334 333 335 19 NOTE_INSN_DELETED)
(insn 335 334 336 19 (set (reg:SI 390 [ D.158400 ])
        (fix:SI (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))) Batch_Mix_Correlations.cc:664 177 {fix_truncsfsi_sse}
     (nil))
(insn 336 335 337 19 (parallel [
            (set (reg:SI 392)
                (ashiftrt:SI (reg:SI 390 [ D.158400 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:664 548 {ashrsi3_cvt}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 337 336 338 19 (parallel [
            (set (reg:SI 393)
                (xor:SI (reg:SI 392)
                    (reg:SI 390 [ D.158400 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:664 422 {*xorsi_1}
     (expr_list:REG_DEAD (reg:SI 390 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 338 337 339 19 (parallel [
            (set (reg:SI 394 [ D.158400 ])
                (minus:SI (reg:SI 393)
                    (reg:SI 392)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:664 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 393)
        (expr_list:REG_DEAD (reg:SI 392)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 339 338 340 19 (set (reg:DF 395 [ D.158411 ])
        (float:DF (reg:SI 394 [ D.158400 ]))) Batch_Mix_Correlations.cc:664 242 {*floatsidf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 394 [ D.158400 ])
        (nil)))
(note 340 339 341 19 NOTE_INSN_DELETED)
(insn 341 340 342 19 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 395 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0 S8 A64]))) Batch_Mix_Correlations.cc:664 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 395 [ D.158411 ])
        (nil)))
(jump_insn 342 341 343 19 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:664 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       15 [50.0%] 
;;              20 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292 498 499 500 501 502 503

;; basic block 20, loop depth 0, count 0, freq 512, maybe hot
;;  prev block 19, next block 21, flags: (RTL)
;;  pred:       19 [50.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u383(6){ }u384(7){ }u385(16){ }u386(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 17 [flags] 175 397
(note 343 342 344 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 344 343 345 20 (set (reg:SF 175 [ D.158409 ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 28 [0x1c])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 28B]+0 S4 A32])) Batch_Mix_Correlations.cc:665 135 {*movsf_internal}
     (nil))
(insn 345 344 346 20 (set (reg:SF 397)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0 S4 A32])) Batch_Mix_Correlations.cc:665 135 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 4.0e+0 [0x0.8p+3])
        (nil)))
(insn 346 345 347 20 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 397)
            (reg:SF 175 [ D.158409 ]))) Batch_Mix_Correlations.cc:665 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 397)
        (nil)))
(jump_insn 347 346 348 20 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:665 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 319)
;;  succ:       15 [50.0%] 
;;              21 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 175 244 257 270 282 292 498 499 500 501 502 503

;; basic block 21, loop depth 0, count 0, freq 256, maybe hot
;;  prev block 20, next block 22, flags: (RTL)
;;  pred:       20 [50.0%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u391(6){ }u392(7){ }u393(16){ }u394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 175 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 175
;; lr  def 	 17 [flags] 398 399
(note 348 347 349 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 350 21 (set (reg:SF 399 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B] ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 32 [0x20])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B]+0 S4 A32])) Batch_Mix_Correlations.cc:666 135 {*movsf_internal}
     (nil))
(insn 350 349 351 21 (set (reg:SF 398 [ D.158409 ])
        (div:SF (reg:SF 399 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B] ])
            (reg:SF 175 [ D.158409 ]))) Batch_Mix_Correlations.cc:666 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 399 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 32B] ])
        (expr_list:REG_DEAD (reg:SF 175 [ D.158409 ])
            (nil))))
(insn 351 350 352 21 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 398 [ D.158409 ])
            (mem/u/c:SF (symbol_ref/u:DI ("*.LC9") [flags 0x2]) [0 S4 A32]))) Batch_Mix_Correlations.cc:666 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 398 [ D.158409 ])
        (nil)))
(jump_insn 352 351 353 21 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:666 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 319)
;;  succ:       15 [71.0%] 
;;              22 [29.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292 498 499 500 501 502 503

;; basic block 22, loop depth 0, count 0, freq 74, maybe hot
;;  prev block 21, next block 23, flags: (RTL, MODIFIED)
;;  pred:       21 [29.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u400(6){ }u401(7){ }u402(16){ }u403(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 166 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 166 503
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 179 400 401 403 404 406 407 408 409
(note 353 352 354 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 354 353 355 22 (var_location:SF d (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
            (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])) Batch_Mix_Correlations.cc:667 -1
     (nil))
(debug_insn 355 354 356 22 (var_location:SF __x (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
            (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])) -1
     (nil))
(insn 356 355 358 22 (set (reg:SF 401 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B] ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 36 [0x24])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B]+0 S4 A32])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 135 {*movsf_internal}
     (nil))
(insn 358 356 359 22 (parallel [
            (set (reg:SF 400 [ D.158409 ])
                (abs:SF (reg:SF 401 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B] ])))
            (use (reg:V4SF 503))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:SF 401 [ MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 36B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 359 358 360 22 (set (reg:DF 179 [ D.158411 ])
        (float_extend:DF (reg:SF 400 [ D.158409 ]))) Batch_Mix_Correlations.cc:667 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 400 [ D.158409 ])
        (nil)))
(debug_insn 360 359 361 22 (var_location:DF x (reg:DF 166 [ D.158411 ])) Batch_Mix_Correlations.cc:667 -1
     (nil))
(debug_insn 361 360 362 22 (var_location:DF y (const_double:DF 1.3000000000000000444089209850062616169452667236328125e+0 [0x0.a6666666666668p+1])) Batch_Mix_Correlations.cc:667 -1
     (nil))
(note 362 361 363 22 NOTE_INSN_DELETED)
(insn 363 362 364 22 (set (reg:DF 22 xmm1)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC10") [flags 0x2]) [0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 1.3000000000000000444089209850062616169452667236328125e+0 [0x0.a6666666666668p+1])
        (nil)))
(insn 364 363 365 22 (set (reg:DF 21 xmm0)
        (reg:DF 166 [ D.158411 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 166 [ D.158411 ])
        (nil)))
(call_insn 365 364 366 22 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("pow") [flags 0x41]  <function_decl 0x2b94c3a68a00 pow>) [0 __builtin_pow S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 672 {*call_value}
     (expr_list:REG_DEAD (reg:DF 22 xmm1)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (expr_list:DF (use (reg:DF 22 xmm1))
            (nil))))
(insn 366 365 369 22 (set (reg:DF 404)
        (reg:DF 21 xmm0)) /usr/common/usg/software/ROOT/6.08.00/include/root/TMath.h:515 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(insn 369 366 370 22 (set (reg:DF 407)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC11") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:667 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 3.1500000000000000222044604925031308084726333618164062e-2 [0x0.810624dd2f1aap-4])
        (nil)))
(insn 370 369 371 22 (set (reg:DF 406 [ D.158411 ])
        (div:DF (reg:DF 407)
            (reg:DF 404))) Batch_Mix_Correlations.cc:667 794 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 407)
        (expr_list:REG_DEAD (reg:DF 404)
            (nil))))
(note 371 370 372 22 NOTE_INSN_DELETED)
(insn 372 371 373 22 (set (reg:DF 408 [ D.158411 ])
        (plus:DF (reg:DF 406 [ D.158411 ])
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC12") [flags 0x2]) [0 S8 A64]))) Batch_Mix_Correlations.cc:667 787 {*fop_df_comm_sse}
     (expr_list:REG_DEAD (reg:DF 406 [ D.158411 ])
        (nil)))
(insn 373 372 374 22 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 408 [ D.158411 ])
            (reg:DF 179 [ D.158411 ]))) Batch_Mix_Correlations.cc:667 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 408 [ D.158411 ])
        (expr_list:REG_DEAD (reg:DF 179 [ D.158411 ])
            (nil))))
(jump_insn 374 373 666 22 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 666)
            (pc))) Batch_Mix_Correlations.cc:667 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 666)
;;  succ:       23 [50.0%] 
;;              15 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292 498 499 500 501 502 503

;; basic block 23, loop depth 0, count 0, freq 37, maybe hot
;;  prev block 22, next block 24, flags: (RTL)
;;  pred:       22 [50.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u425(6){ }u426(7){ }u427(16){ }u428(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 666 374 378 23 86 "" [1 uses])
(note 378 666 379 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 379 378 380 23 (var_location:DF dRmin (const_double:DF 2.0000000000000000416333634234433702658861875534057617e-2 [0x0.a3d70a3d70a3d8p-5])) Batch_Mix_Correlations.cc:669 -1
     (nil))
(debug_insn 380 379 381 23 (var_location:QI MixTrack_HasMatch (const_int 0 [0])) Batch_Mix_Correlations.cc:671 -1
     (nil))
(debug_insn 381 380 382 23 (var_location:SI l (const_int 0 [0])) Batch_Mix_Correlations.cc:672 -1
     (nil))
(insn 382 381 383 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 284 [0x11c])) [0 .omp_data_i_23(D)->ncluster_max+0 S4 A32])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:672 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 383 382 588 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 584)
            (pc))) Batch_Mix_Correlations.cc:672 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 584)
;;  succ:       44 [50.0%] 
;;              24 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292 498 499 500 501 502 503

;; basic block 24, loop depth 0, count 0, freq 37, maybe hot
;;  prev block 23, next block 25, flags: (RTL)
;;  pred:       44 [21.4%] 
;;              46 [100.0%]  (FALLTHRU)
;;              23 [50.0%]  (FALLTHRU)
;;              45 [100.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u431(6){ }u432(7){ }u433(16){ }u434(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 292
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 197 199 200 208 209 214 410 411 412 413 414 415 416 417 418 419 420 421 422 423
(code_label 588 383 384 24 81 "" [1 uses])
(note 384 588 385 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 385 384 386 24 (set (reg:SF 197 [ D.158409 ])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 4 [0x4])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 4B]+0 S4 A32])) Batch_Mix_Correlations.cc:683 135 {*movsf_internal}
     (nil))
(insn 386 385 387 24 (set (reg:DI 199 [ D.158414 ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])) Batch_Mix_Correlations.cc:683 87 {*movdi_internal_rex64}
     (nil))
(insn 387 386 388 24 (set (reg/f:DI 410 [ .omp_data_i_23(D)->cluster_pt ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) Batch_Mix_Correlations.cc:683 87 {*movdi_internal_rex64}
     (nil))
(insn 388 387 389 24 (set (reg:SF 200 [ D.158409 ])
        (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 410 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_189 S4 A32])) Batch_Mix_Correlations.cc:683 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 410 [ .omp_data_i_23(D)->cluster_pt ])
        (nil)))
(debug_insn 389 388 390 24 (var_location:SF D#62 (div:SF (reg:SF 197 [ D.158409 ])
        (reg:SF 200 [ D.158409 ]))) Batch_Mix_Correlations.cc:683 -1
     (nil))
(debug_insn 390 389 391 24 (var_location:DF zt (float_extend:DF (debug_expr:SF D#62))) Batch_Mix_Correlations.cc:683 -1
     (nil))
(insn 391 390 392 24 (set (reg/f:DI 411 [ .omp_data_i_23(D)->cluster_phi ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 64 [0x40])) [0 .omp_data_i_23(D)->cluster_phi+0 S8 A64])) Batch_Mix_Correlations.cc:684 87 {*movdi_internal_rex64}
     (nil))
(insn 392 391 393 24 (set (reg:SF 413)
        (mem/j:SF (plus:DI (mult:DI (reg:DI 199 [ D.158414 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 411 [ .omp_data_i_23(D)->cluster_phi ])) [0 *_194 S4 A32])) Batch_Mix_Correlations.cc:684 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 411 [ .omp_data_i_23(D)->cluster_phi ])
        (expr_list:REG_DEAD (reg:DI 199 [ D.158414 ])
            (nil))))
(insn 393 392 394 24 (set (reg:SF 412 [ D.158409 ])
        (minus:SF (reg:SF 413)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 12 [0xc])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 12B]+0 S4 A32]))) Batch_Mix_Correlations.cc:684 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 413)
        (nil)))
(insn 394 393 395 24 (set (reg:DF 414 [ D.158411 ])
        (float_extend:DF (reg:SF 412 [ D.158409 ]))) Batch_Mix_Correlations.cc:684 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 412 [ D.158409 ])
        (nil)))
(insn 395 394 396 24 (set (reg:DF 21 xmm0)
        (reg:DF 414 [ D.158411 ])) Batch_Mix_Correlations.cc:684 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 414 [ D.158411 ])
        (nil)))
(call_insn 396 395 397 24 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_ZN8TVector210Phi_mpi_piEd") [flags 0x41]  <function_decl 0x2b94ca29b100 Phi_mpi_pi>) [0 Phi_mpi_pi S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:684 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:DF (use (reg:DF 21 xmm0))
        (nil)))
(insn 397 396 398 24 (set (reg:DF 208 [ D.158411 ])
        (reg:DF 21 xmm0)) Batch_Mix_Correlations.cc:684 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))
(debug_insn 398 397 399 24 (var_location:DF d (reg:DF 208 [ D.158411 ])) Batch_Mix_Correlations.cc:684 -1
     (nil))
(debug_insn 399 398 400 24 (var_location:DF __x (reg:DF 208 [ D.158411 ])) -1
     (nil))
(insn 400 399 401 24 (set (reg:V2DF 416)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 1159 {*movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +QNaN [+QNaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 401 400 402 24 (parallel [
            (set (reg:DF 415 [ D.158411 ])
                (abs:DF (reg:DF 208 [ D.158411 ])))
            (use (reg:V2DF 416))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:82 480 {*absnegdf2_sse}
     (expr_list:REG_DEAD (reg:V2DF 416)
        (expr_list:REG_DEAD (reg:DF 208 [ D.158411 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 402 401 403 24 (set (reg/v:SF 209 [ DeltaPhi ])
        (float_truncate:SF (reg:DF 415 [ D.158411 ]))) Batch_Mix_Correlations.cc:684 164 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 415 [ D.158411 ])
        (nil)))
(debug_insn 403 402 404 24 (var_location:SF DeltaPhi (reg/v:SF 209 [ DeltaPhi ])) Batch_Mix_Correlations.cc:684 -1
     (nil))
(insn 404 403 405 24 (set (reg/f:DI 417 [ .omp_data_i_23(D)->cluster_eta ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 56 [0x38])) [0 .omp_data_i_23(D)->cluster_eta+0 S8 A64])) Batch_Mix_Correlations.cc:685 87 {*movdi_internal_rex64}
     (nil))
(insn 405 404 406 24 (set (reg:DI 418 [ .omp_data_i_23(D)->n ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])) Batch_Mix_Correlations.cc:685 87 {*movdi_internal_rex64}
     (nil))
(insn 406 405 407 24 (set (reg:SF 419)
        (mem/j:SF (plus:DI (mult:DI (reg:DI 418 [ .omp_data_i_23(D)->n ])
                    (const_int 4 [0x4]))
                (reg/f:DI 417 [ .omp_data_i_23(D)->cluster_eta ])) [0 *_202 S4 A32])) Batch_Mix_Correlations.cc:685 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:DI 418 [ .omp_data_i_23(D)->n ])
        (expr_list:REG_DEAD (reg/f:DI 417 [ .omp_data_i_23(D)->cluster_eta ])
            (nil))))
(insn 407 406 408 24 (set (reg/v:SF 214 [ DeltaEta ])
        (minus:SF (reg:SF 419)
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 8 [0x8])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 8B]+0 S4 A32]))) Batch_Mix_Correlations.cc:685 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 419)
        (expr_list:REG_DEAD (reg/f:DI 152 [ D.158412 ])
            (nil))))
(debug_insn 408 407 409 24 (var_location:SF DeltaEta (reg/v:SF 214 [ DeltaEta ])) Batch_Mix_Correlations.cc:685 -1
     (nil))
(debug_insn 409 408 410 24 (var_location:SF d (reg/v:SF 209 [ DeltaPhi ])) Batch_Mix_Correlations.cc:685 -1
     (nil))
(debug_insn 410 409 411 24 (var_location:SF __x (reg/v:SF 209 [ DeltaPhi ])) -1
     (nil))
(insn 411 410 412 24 (set (reg:V4SF 421)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 412 411 413 24 (parallel [
            (set (reg:SF 420 [ D.158409 ])
                (abs:SF (reg/v:SF 209 [ DeltaPhi ])))
            (use (reg:V4SF 421))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 421)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 413 412 414 24 (set (reg:DF 422 [ D.158411 ])
        (float_extend:DF (reg:SF 420 [ D.158409 ]))) Batch_Mix_Correlations.cc:686 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 420 [ D.158409 ])
        (nil)))
(insn 414 413 415 24 (set (reg:DF 423)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:686 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0000000000000001040834085586084256647154688835144043e-3 [0x0.a3d70a3d70a3d8p-7])
        (nil)))
(insn 415 414 416 24 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 423)
            (reg:DF 422 [ D.158411 ]))) Batch_Mix_Correlations.cc:686 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 423)
        (expr_list:REG_DEAD (reg:DF 422 [ D.158411 ])
            (nil))))
(jump_insn 416 415 580 24 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 570)
            (pc))) Batch_Mix_Correlations.cc:686 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 570)
;;  succ:       43 [50.0%] 
;;              25 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292 498 499 500 501 502 503

;; basic block 25, loop depth 0, count 0, freq 18, maybe hot
;;  prev block 24, next block 26, flags: (RTL)
;;  pred:       24 [50.0%]  (FALLTHRU)
;;              43 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u473(6){ }u474(7){ }u475(16){ }u476(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 580 416 417 25 80 "" [0 uses])
(note 417 580 418 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 418 417 419 25 (var_location:SI ipt (const_int 0 [0])) -1
     (nil))
(insn 419 418 420 25 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:688 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 420 419 421 25 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:688 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 319)
;;  succ:       26 [91.0%]  (FALLTHRU)
;;              15 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292 498 499 500 501 502 503

;; basic block 26, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 25, next block 27, flags: (RTL)
;;  pred:       25 [91.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u479(6){ }u480(7){ }u481(16){ }u482(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197 200
;; lr  def 	 202 281 424
(note 421 420 422 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 422 421 423 26 (set (reg:SF 424 [ D.158409 ])
        (div:SF (reg:SF 197 [ D.158409 ])
            (reg:SF 200 [ D.158409 ]))) Batch_Mix_Correlations.cc:683 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 200 [ D.158409 ])
        (expr_list:REG_DEAD (reg:SF 197 [ D.158409 ])
            (nil))))
(insn 423 422 8 26 (set (reg/v:DF 202 [ zt ])
        (float_extend:DF (reg:SF 424 [ D.158409 ]))) Batch_Mix_Correlations.cc:683 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 424 [ D.158409 ])
        (nil)))
(insn 8 423 441 26 (set (reg/v:SI 281 [ ipt ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:683 89 {*movsi_internal}
     (nil))
;;  succ:       27 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292 498 499 500 501 502 503

;; basic block 27, loop depth 0, count 0, freq 188, maybe hot
;;  prev block 26, next block 28, flags: (RTL)
;;  pred:       28 [91.0%]  (FALLTHRU)
;;              26 [100.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u489(6){ }u490(7){ }u491(16){ }u492(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 281 292
;; lr  def 	 17 [flags] 220 222 223 425 426 427
(code_label 441 8 424 27 67 "" [0 uses])
(note 424 441 425 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 425 424 426 27 (var_location:SI ipt (reg/v:SI 281 [ ipt ])) -1
     (nil))
(insn 426 425 427 27 (set (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 48 [0x30])) [0 .omp_data_i_23(D)->cluster_pt+0 S8 A64])) Batch_Mix_Correlations.cc:689 87 {*movdi_internal_rex64}
     (nil))
(insn 427 426 428 27 (set (reg:DI 426 [ .omp_data_i_23(D)->n ])
        (mem/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 208 [0xd0])) [0 .omp_data_i_23(D)->n+0 S8 A64])) Batch_Mix_Correlations.cc:689 87 {*movdi_internal_rex64}
     (nil))
(insn 428 427 429 27 (set (reg:SF 220 [ D.158409 ])
        (mem/j:SF (plus:DI (mult:DI (reg:DI 426 [ .omp_data_i_23(D)->n ])
                    (const_int 4 [0x4]))
                (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])) [0 *_210 S4 A32])) Batch_Mix_Correlations.cc:689 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:DI 426 [ .omp_data_i_23(D)->n ])
        (expr_list:REG_DEAD (reg/f:DI 425 [ .omp_data_i_23(D)->cluster_pt ])
            (nil))))
(insn 429 428 430 27 (set (reg:DI 427 [ D.158398 ])
        (sign_extend:DI (reg/v:SI 281 [ ipt ]))) Batch_Mix_Correlations.cc:689 149 {*extendsidi2_rex64}
     (nil))
(insn 430 429 431 27 (parallel [
            (set (reg:DI 222 [ D.158398 ])
                (ashift:DI (reg:DI 427 [ D.158398 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:689 522 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 431 430 432 27 (set (reg/f:DI 223 [ D.158416 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 32 [0x20])) [0 .omp_data_i_23(D)->ptbins+0 S8 A64])) Batch_Mix_Correlations.cc:689 87 {*movdi_internal_rex64}
     (nil))
(insn 432 431 433 27 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 220 [ D.158409 ])
            (mem:SF (plus:DI (mult:DI (reg:DI 427 [ D.158398 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 223 [ D.158416 ])) [0 *_216+0 S4 A32]))) Batch_Mix_Correlations.cc:689 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:DI 427 [ D.158398 ])
        (nil)))
(jump_insn 433 432 446 27 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 444)
            (pc))) Batch_Mix_Correlations.cc:689 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 444)
;;  succ:       29 [50.0%] 
;;              28 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 220 222 223 244 257 270 281 282 292 498 499 500 501 502 503

;; basic block 28, loop depth 0, count 0, freq 188, maybe hot
;;  prev block 27, next block 29, flags: (RTL)
;;  pred:       27 [50.0%]  (FALLTHRU)
;;              30 [9.0%] 
;;              33 [9.0%]  (LOOP_EXIT)
;;              29 [50.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u505(6){ }u506(7){ }u507(16){ }u508(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 281 292
;; lr  def 	 17 [flags] 281
(code_label 446 433 434 28 68 "" [2 uses])
(note 434 446 435 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 435 434 437 28 (parallel [
            (set (reg/v:SI 281 [ ipt ])
                (plus:SI (reg/v:SI 281 [ ipt ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:688 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 437 435 438 28 (var_location:SI ipt (reg/v:SI 281 [ ipt ])) -1
     (nil))
(insn 438 437 439 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 272 [0x110])) [0 .omp_data_i_23(D)->nptbins+0 S4 A64])
            (reg/v:SI 281 [ ipt ]))) Batch_Mix_Correlations.cc:688 7 {*cmpsi_1}
     (nil))
(jump_insn 439 438 444 28 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:688 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 319)
;;  succ:       27 [91.0%]  (FALLTHRU)
;;              15 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292 498 499 500 501 502 503

;; basic block 29, loop depth 0, count 0, freq 94, maybe hot
;;  prev block 28, next block 30, flags: (RTL)
;;  pred:       27 [50.0%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u514(6){ }u515(7){ }u516(16){ }u517(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 220 222 223 244 257 270 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 220 222 223
;; lr  def 	 17 [flags] 428
(code_label 444 439 445 29 66 "" [1 uses])
(note 445 444 447 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 447 445 448 29 (set (reg:SF 428 [ *_220 ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 223 [ D.158416 ])
                    (reg:DI 222 [ D.158398 ]))
                (const_int 4 [0x4])) [0 *_220+0 S4 A32])) Batch_Mix_Correlations.cc:689 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 223 [ D.158416 ])
        (expr_list:REG_DEAD (reg:DI 222 [ D.158398 ])
            (nil))))
(insn 448 447 449 29 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 428 [ *_220 ])
            (reg:SF 220 [ D.158409 ]))) Batch_Mix_Correlations.cc:689 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 428 [ *_220 ])
        (expr_list:REG_DEAD (reg:SF 220 [ D.158409 ])
            (nil))))
(jump_insn 449 448 667 29 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 667)
            (pc))) Batch_Mix_Correlations.cc:689 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 667)
;;  succ:       30 [50.0%] 
;;              28 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292 498 499 500 501 502 503

;; basic block 30, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 29, next block 31, flags: (RTL)
;;  pred:       29 [50.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u523(6){ }u524(7){ }u525(16){ }u526(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags] 229
(code_label 667 449 453 30 87 "" [1 uses])
(note 453 667 454 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 454 453 455 30 (var_location:SI izt (const_int 0 [0])) -1
     (nil))
(insn 455 454 456 30 (set (reg:SI 229 [ D.158400 ])
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])) Batch_Mix_Correlations.cc:690 89 {*movsi_internal}
     (nil))
(insn 456 455 457 30 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 229 [ D.158400 ])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:690 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 457 456 458 30 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 446)
            (pc))) Batch_Mix_Correlations.cc:690 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 446)
;;  succ:       31 [91.0%]  (FALLTHRU)
;;              28 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 281 282 292 498 499 500 501 502 503

;; basic block 31, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 30, next block 32, flags: (RTL)
;;  pred:       30 [91.0%]  (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u530(6){ }u531(7){ }u532(16){ }u533(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 280
(note 458 457 9 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 9 458 475 31 (set (reg/v:SI 280 [ izt ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:690 89 {*movsi_internal}
     (nil))
;;  succ:       32 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 32, loop depth 0, count 0, freq 474, maybe hot
;;  prev block 31, next block 33, flags: (RTL)
;;  pred:       33 [91.0%]  (FALLTHRU)
;;              31 [100.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u537(6){ }u538(7){ }u539(16){ }u540(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202 280 292
;; lr  def 	 17 [flags] 231 232 429 430
(code_label 475 9 459 32 71 "" [0 uses])
(note 459 475 460 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 460 459 461 32 (var_location:SI izt (reg/v:SI 280 [ izt ])) -1
     (nil))
(insn 461 460 462 32 (set (reg:DI 429 [ D.158398 ])
        (sign_extend:DI (reg/v:SI 280 [ izt ]))) Batch_Mix_Correlations.cc:691 149 {*extendsidi2_rex64}
     (nil))
(insn 462 461 463 32 (parallel [
            (set (reg:DI 231 [ D.158398 ])
                (ashift:DI (reg:DI 429 [ D.158398 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:691 522 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 463 462 464 32 (set (reg/f:DI 232 [ D.158416 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 24 [0x18])) [0 .omp_data_i_23(D)->ztbins+0 S8 A64])) Batch_Mix_Correlations.cc:691 87 {*movdi_internal_rex64}
     (nil))
(insn 464 463 465 32 (set (reg:DF 430 [ D.158411 ])
        (float_extend:DF (mem:SF (plus:DI (mult:DI (reg:DI 429 [ D.158398 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 232 [ D.158416 ])) [0 *_226+0 S4 A32]))) Batch_Mix_Correlations.cc:691 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:DI 429 [ D.158398 ])
        (nil)))
(insn 465 464 466 32 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 202 [ zt ])
            (reg:DF 430 [ D.158411 ]))) Batch_Mix_Correlations.cc:691 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 430 [ D.158411 ])
        (nil)))
(jump_insn 466 465 480 32 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 478)
            (pc))) Batch_Mix_Correlations.cc:691 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 478)
;;  succ:       34 [50.0%] 
;;              33 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 231 232 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 33, loop depth 0, count 0, freq 474, maybe hot
;;  prev block 32, next block 34, flags: (RTL)
;;  pred:       32 [50.0%]  (FALLTHRU)
;;              38 [100.0%]  (FALLTHRU)
;;              34 [50.0%]  (FALLTHRU)
;;              37 [100.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u550(6){ }u551(7){ }u552(16){ }u553(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280 292
;; lr  def 	 17 [flags] 229 280
(code_label 480 466 467 33 72 "" [0 uses])
(note 467 480 468 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 468 467 470 33 (parallel [
            (set (reg/v:SI 280 [ izt ])
                (plus:SI (reg/v:SI 280 [ izt ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:690 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 470 468 471 33 (var_location:SI izt (reg/v:SI 280 [ izt ])) -1
     (nil))
(insn 471 470 472 33 (set (reg:SI 229 [ D.158400 ])
        (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])) Batch_Mix_Correlations.cc:690 89 {*movsi_internal}
     (nil))
(insn 472 471 473 33 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 229 [ D.158400 ])
            (reg/v:SI 280 [ izt ]))) Batch_Mix_Correlations.cc:690 7 {*cmpsi_1}
     (nil))
(jump_insn 473 472 478 33 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 446)
            (pc))) Batch_Mix_Correlations.cc:690 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 446)
;;  succ:       32 [91.0%]  (FALLTHRU)
;;              28 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 34, loop depth 0, count 0, freq 237, maybe hot
;;  prev block 33, next block 35, flags: (RTL)
;;  pred:       32 [50.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u560(6){ }u561(7){ }u562(16){ }u563(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 231 232 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202 231 232
;; lr  def 	 17 [flags] 431
(code_label 478 473 479 34 70 "" [1 uses])
(note 479 478 481 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 481 479 482 34 (set (reg:DF 431 [ D.158411 ])
        (float_extend:DF (mem:SF (plus:DI (plus:DI (reg/f:DI 232 [ D.158416 ])
                        (reg:DI 231 [ D.158398 ]))
                    (const_int 4 [0x4])) [0 *_231+0 S4 A32]))) Batch_Mix_Correlations.cc:691 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.158416 ])
        (expr_list:REG_DEAD (reg:DI 231 [ D.158398 ])
            (nil))))
(insn 482 481 483 34 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 431 [ D.158411 ])
            (reg/v:DF 202 [ zt ]))) Batch_Mix_Correlations.cc:691 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 431 [ D.158411 ])
        (nil)))
(jump_insn 483 482 668 34 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 668)
            (pc))) Batch_Mix_Correlations.cc:691 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 668)
;;  succ:       35 [50.0%] 
;;              33 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 35, loop depth 0, count 0, freq 119, maybe hot
;;  prev block 34, next block 36, flags: (RTL)
;;  pred:       34 [50.0%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u569(6){ }u570(7){ }u571(16){ }u572(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags] 432 433
(code_label 668 483 487 35 88 "" [1 uses])
(note 487 668 488 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 488 487 489 35 (set (reg:DF 432 [ D.158411 ])
        (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))) Batch_Mix_Correlations.cc:693 159 {*extendsfdf2_sse}
     (nil))
(insn 489 488 490 35 (set (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])) Batch_Mix_Correlations.cc:693 133 {*movdf_internal_rex64}
     (nil))
(insn 490 489 491 35 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])
            (reg:DF 432 [ D.158411 ]))) Batch_Mix_Correlations.cc:693 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 433 [ .omp_data_i_23(D)->iso_max ])
        (expr_list:REG_DEAD (reg:DF 432 [ D.158411 ])
            (nil))))
(jump_insn 491 490 567 35 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 547)
            (pc))) Batch_Mix_Correlations.cc:693 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 547)
;;  succ:       41 [50.0%] 
;;              36 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 36, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 35, next block 37, flags: (RTL)
;;  pred:       35 [50.0%]  (FALLTHRU)
;;              42 [100.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u578(6){ }u579(7){ }u580(16){ }u581(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags] 434 435
(code_label 567 491 492 36 79 "" [0 uses])
(note 492 567 493 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 493 492 494 36 (set (reg:DF 434 [ D.158411 ])
        (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))) Batch_Mix_Correlations.cc:699 159 {*extendsfdf2_sse}
     (nil))
(insn 494 493 495 36 (set (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])) Batch_Mix_Correlations.cc:699 133 {*movdf_internal_rex64}
     (nil))
(insn 495 494 496 36 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])
            (reg:DF 434 [ D.158411 ]))) Batch_Mix_Correlations.cc:699 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 435 [ .omp_data_i_23(D)->iso_max ])
        (expr_list:REG_DEAD (reg:DF 434 [ D.158411 ])
            (nil))))
(jump_insn 496 495 544 36 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 523)
            (pc))) Batch_Mix_Correlations.cc:699 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2273 [0x8e1])
            (nil)))
 -> 523)
;;  succ:       39 [22.7%] 
;;              37 [77.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 37, loop depth 0, count 0, freq 77, maybe hot
;;  prev block 36, next block 38, flags: (RTL)
;;  pred:       36 [77.3%]  (FALLTHRU)
;;              40 [100.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u587(6){ }u588(7){ }u589(16){ }u590(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags] 436 437
(code_label 544 496 497 37 78 "" [0 uses])
(note 497 544 498 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 498 497 499 37 (set (reg:DF 436 [ D.158411 ])
        (float_extend:DF (mem/j:SF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 304 [0x130])) [0 .omp_data_i_23(D)->isolation+0 S4 A64]))) Batch_Mix_Correlations.cc:704 159 {*extendsfdf2_sse}
     (nil))
(insn 499 498 500 37 (set (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])
        (mem/j:DF (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                (const_int 16 [0x10])) [0 .omp_data_i_23(D)->iso_max+0 S8 A64])) Batch_Mix_Correlations.cc:704 133 {*movdf_internal_rex64}
     (nil))
(insn 500 499 501 37 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])
            (reg:DF 436 [ D.158411 ]))) Batch_Mix_Correlations.cc:704 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 437 [ .omp_data_i_23(D)->iso_max ])
        (expr_list:REG_DEAD (reg:DF 436 [ D.158411 ])
            (nil))))
(jump_insn 501 500 525 37 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 525)
            (pc))) Batch_Mix_Correlations.cc:704 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 525)
;;  succ:       38
;;              33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 38, loop depth 0, count 0, freq 34, maybe hot
;;  prev block 37, next block 39, flags: (RTL, MODIFIED)
;;  pred:       37
;;              39 [71.0%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u596(6){ }u597(7){ }u598(16){ }u599(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 209 214 280 281 292 500
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 274 438 439 440 442 443 444 445 446
(code_label 525 501 505 38 77 "" [2 uses])
(note 505 525 506 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 506 505 507 38 (parallel [
            (set (reg:SI 438 [ D.158400 ])
                (mult:SI (reg/v:SI 281 [ ipt ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 353 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 507 506 508 38 (parallel [
            (set (reg:SI 439 [ D.158400 ])
                (plus:SI (reg:SI 438 [ D.158400 ])
                    (reg/v:SI 280 [ izt ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 438 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 508 507 510 38 (set (reg:DI 440 [ D.158400 ])
        (sign_extend:DI (reg:SI 439 [ D.158400 ]))) Batch_Mix_Correlations.cc:706 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 439 [ D.158400 ])
        (nil)))
(insn 510 508 511 38 (parallel [
            (set (reg:DI 442)
                (plus:DI (reg:DI 440 [ D.158400 ])
                    (reg:DI 500)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 440 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 511 510 513 38 (set (reg/f:DI 274 [ D.158417 ])
        (mem/f/j:DI (plus:DI (mult:DI (reg:DI 442)
                    (const_int 8 [0x8]))
                (reg/f:DI 68 [ MixCorr.36 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr.36_28] S8 A64])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 442)
        (nil)))
(insn 513 511 514 38 (set (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 274 [ D.158417 ]) [0 _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (nil))
(note 514 513 515 38 NOTE_INSN_DELETED)
(insn 515 514 516 38 (set (reg:DF 445 [ D.158411 ])
        (float_extend:DF (reg/v:SF 209 [ DeltaPhi ]))) Batch_Mix_Correlations.cc:706 159 {*extendsfdf2_sse}
     (nil))
(note 516 515 517 38 NOTE_INSN_DELETED)
(insn 517 516 518 38 (set (reg:DF 22 xmm1)
        (float_extend:DF (reg/v:SF 214 [ DeltaEta ]))) Batch_Mix_Correlations.cc:706 159 {*extendsfdf2_sse}
     (nil))
(insn 518 517 519 38 (set (reg:DF 21 xmm0)
        (reg:DF 445 [ D.158411 ])) Batch_Mix_Correlations.cc:706 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 445 [ D.158411 ])
        (nil)))
(insn 519 518 520 38 (set (reg:DI 5 di)
        (reg/f:DI 274 [ D.158417 ])) Batch_Mix_Correlations.cc:706 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 274 [ D.158417 ])
        (nil)))
(call_insn 520 519 523 38 (set (reg:SI 0 ax)
        (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
                        (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_273 + 728B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_274;_278->91) S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:706 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 443 [ _272->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_DEAD (reg:DF 21 xmm0)
                        (expr_list:REG_DEAD (reg:DF 22 xmm1)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:DF (use (reg:DF 21 xmm0))
            (expr_list:DF (use (reg:DF 22 xmm1))
                (nil)))))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 39, loop depth 0, count 0, freq 59, maybe hot
;;  prev block 38, next block 40, flags: (RTL)
;;  pred:       36 [22.7%] 
;;              41 [71.0%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u622(6){ }u623(7){ }u624(16){ }u625(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 523 520 524 39 75 "" [2 uses])
(note 524 523 526 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 526 524 527 39 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 310 [0x136])) [0 .omp_data_i_23(D)->Background+0 S1 A16])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:700 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 527 526 528 39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 525)
            (pc))) Batch_Mix_Correlations.cc:700 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 525)
;;  succ:       40 [29.0%]  (FALLTHRU)
;;              38 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 40, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 39, next block 41, flags: (RTL, MODIFIED)
;;  pred:       39 [29.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u628(6){ }u629(7){ }u630(16){ }u631(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 209 214 280 281 292 499
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 261 447 448 449 451 452 453 454 455
(note 528 527 529 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 529 528 530 40 (parallel [
            (set (reg:SI 447 [ D.158400 ])
                (mult:SI (reg/v:SI 281 [ ipt ])
                    (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 268 [0x10c])) [0 .omp_data_i_23(D)->nztbins+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 353 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 530 529 531 40 (parallel [
            (set (reg:SI 448 [ D.158400 ])
                (plus:SI (reg:SI 447 [ D.158400 ])
                    (reg/v:SI 280 [ izt ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 447 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 531 530 533 40 (set (reg:DI 449 [ D.158400 ])
        (sign_extend:DI (reg:SI 448 [ D.158400 ]))) Batch_Mix_Correlations.cc:702 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 448 [ D.158400 ])
        (nil)))
(insn 533 531 534 40 (parallel [
            (set (reg:DI 451)
                (plus:DI (reg:DI 449 [ D.158400 ])
                    (reg:DI 499)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 449 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 534 533 536 40 (set (reg/f:DI 261 [ D.158417 ])
        (mem/f/j:DI (plus:DI (mult:DI (reg:DI 451)
                    (const_int 8 [0x8]))
                (reg/f:DI 64 [ MixCorr_BKGD.38 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_BKGD.38_24] S8 A64])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 451)
        (nil)))
(insn 536 534 537 40 (set (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 261 [ D.158417 ]) [0 _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (nil))
(note 537 536 538 40 NOTE_INSN_DELETED)
(insn 538 537 539 40 (set (reg:DF 454 [ D.158411 ])
        (float_extend:DF (reg/v:SF 209 [ DeltaPhi ]))) Batch_Mix_Correlations.cc:702 159 {*extendsfdf2_sse}
     (nil))
(note 539 538 540 40 NOTE_INSN_DELETED)
(insn 540 539 541 40 (set (reg:DF 22 xmm1)
        (float_extend:DF (reg/v:SF 214 [ DeltaEta ]))) Batch_Mix_Correlations.cc:702 159 {*extendsfdf2_sse}
     (nil))
(insn 541 540 542 40 (set (reg:DF 21 xmm0)
        (reg:DF 454 [ D.158411 ])) Batch_Mix_Correlations.cc:702 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 454 [ D.158411 ])
        (nil)))
(insn 542 541 543 40 (set (reg:DI 5 di)
        (reg/f:DI 261 [ D.158417 ])) Batch_Mix_Correlations.cc:702 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 261 [ D.158417 ])
        (nil)))
(call_insn 543 542 547 40 (set (reg:SI 0 ax)
        (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
                        (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_258 + 728B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_259;_263->91) S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:702 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 452 [ _257->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_DEAD (reg:DF 21 xmm0)
                        (expr_list:REG_DEAD (reg:DF 22 xmm1)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:DF (use (reg:DF 21 xmm0))
            (expr_list:DF (use (reg:DF 22 xmm1))
                (nil)))))
;;  succ:       37 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 41, loop depth 0, count 0, freq 59, maybe hot
;;  prev block 40, next block 42, flags: (RTL)
;;  pred:       35 [50.0%] 
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u654(6){ }u655(7){ }u656(16){ }u657(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 547 543 548 41 74 "" [1 uses])
(note 548 547 549 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 549 548 550 41 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:QI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 309 [0x135])) [0 .omp_data_i_23(D)->Signal+0 S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:694 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 550 549 551 41 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 523)
            (pc))) Batch_Mix_Correlations.cc:694 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 523)
;;  succ:       42 [29.0%]  (FALLTHRU)
;;              39 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 42, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 41, next block 43, flags: (RTL, MODIFIED)
;;  pred:       41 [29.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u660(6){ }u661(7){ }u662(16){ }u663(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 229 244 257 270 280 281 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 209 214 229 280 281 498
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 247 456 457 458 460 461 462 463 464
(note 551 550 552 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 552 551 553 42 (parallel [
            (set (reg:SI 456 [ D.158400 ])
                (mult:SI (reg/v:SI 281 [ ipt ])
                    (reg:SI 229 [ D.158400 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 353 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 229 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 553 552 554 42 (parallel [
            (set (reg:SI 457 [ D.158400 ])
                (plus:SI (reg:SI 456 [ D.158400 ])
                    (reg/v:SI 280 [ izt ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 456 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 554 553 556 42 (set (reg:DI 458 [ D.158400 ])
        (sign_extend:DI (reg:SI 457 [ D.158400 ]))) Batch_Mix_Correlations.cc:696 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 457 [ D.158400 ])
        (nil)))
(insn 556 554 557 42 (parallel [
            (set (reg:DI 460)
                (plus:DI (reg:DI 458 [ D.158400 ])
                    (reg:DI 498)))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 458 [ D.158400 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 557 556 559 42 (set (reg/f:DI 247 [ D.158417 ])
        (mem/f/j:DI (plus:DI (mult:DI (reg:DI 460)
                    (const_int 8 [0x8]))
                (reg/f:DI 66 [ MixCorr_Signal.37 ])) [0 MEM[(struct TH2D *[0:<<< error >>>][0:<<< error >>>] *)MixCorr_Signal.37_26] S8 A64])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 460)
        (nil)))
(insn 559 557 560 42 (set (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 247 [ D.158417 ]) [0 _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject+0 S8 A64])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (nil))
(note 560 559 561 42 NOTE_INSN_DELETED)
(insn 561 560 562 42 (set (reg:DF 463 [ D.158411 ])
        (float_extend:DF (reg/v:SF 209 [ DeltaPhi ]))) Batch_Mix_Correlations.cc:696 159 {*extendsfdf2_sse}
     (nil))
(note 562 561 563 42 NOTE_INSN_DELETED)
(insn 563 562 564 42 (set (reg:DF 22 xmm1)
        (float_extend:DF (reg/v:SF 214 [ DeltaEta ]))) Batch_Mix_Correlations.cc:696 159 {*extendsfdf2_sse}
     (nil))
(insn 564 563 565 42 (set (reg:DF 21 xmm0)
        (reg:DF 463 [ D.158411 ])) Batch_Mix_Correlations.cc:696 133 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 463 [ D.158411 ])
        (nil)))
(insn 565 564 566 42 (set (reg:DI 5 di)
        (reg/f:DI 247 [ D.158417 ])) Batch_Mix_Correlations.cc:696 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 247 [ D.158417 ])
        (nil)))
(call_insn 566 565 570 42 (set (reg:SI 0 ax)
        (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
                        (const_int 728 [0x2d8])) [0 MEM[(int (*__vtbl_ptr_type) () *)_242 + 728B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_243;_247->91) S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:696 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 461 [ _241->D.131796.D.130302.D.127613.D.78818._vptr.TObject ])
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_DEAD (reg:DF 21 xmm0)
                        (expr_list:REG_DEAD (reg:DF 22 xmm1)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:DF (use (reg:DF 21 xmm0))
            (expr_list:DF (use (reg:DF 22 xmm1))
                (nil)))))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 202 209 214 244 257 270 280 281 282 292 498 499 500 501 502 503

;; basic block 43, loop depth 0, count 0, freq 19, maybe hot
;;  prev block 42, next block 44, flags: (RTL)
;;  pred:       24 [50.0%] 
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u686(6){ }u687(7){ }u688(16){ }u689(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 214
;; lr  def 	 17 [flags] 465 466 467 468
(code_label 570 566 571 43 65 "" [1 uses])
(note 571 570 572 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 572 571 573 43 (var_location:SF d (reg/v:SF 214 [ DeltaEta ])) -1
     (nil))
(debug_insn 573 572 574 43 (var_location:SF __x (reg/v:SF 214 [ DeltaEta ])) -1
     (nil))
(insn 574 573 575 43 (set (reg:V4SF 466)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 575 574 576 43 (parallel [
            (set (reg:SF 465 [ D.158409 ])
                (abs:SF (reg/v:SF 214 [ DeltaEta ])))
            (use (reg:V4SF 466))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:V4SF 466)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 576 575 577 43 (set (reg:DF 467 [ D.158411 ])
        (float_extend:DF (reg:SF 465 [ D.158409 ]))) Batch_Mix_Correlations.cc:686 159 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 465 [ D.158409 ])
        (nil)))
(insn 577 576 578 43 (set (reg:DF 468)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [0 S8 A64])) Batch_Mix_Correlations.cc:686 133 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 5.0000000000000001040834085586084256647154688835144043e-3 [0x0.a3d70a3d70a3d8p-7])
        (nil)))
(insn 578 577 579 43 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 468)
            (reg:DF 467 [ D.158411 ]))) Batch_Mix_Correlations.cc:686 58 {*cmpiudf_sse}
     (expr_list:REG_DEAD (reg:DF 468)
        (expr_list:REG_DEAD (reg:DF 467 [ D.158411 ])
            (nil))))
(jump_insn 579 578 584 43 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) Batch_Mix_Correlations.cc:686 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil)))
 -> 319)
;;  succ:       15 [100.0%] 
;;              25 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 197 200 209 214 244 257 270 282 292 498 499 500 501 502 503

;; basic block 44, loop depth 0, count 0, freq 19, maybe hot
;;  prev block 43, next block 45, flags: (RTL)
;;  pred:       23 [50.0%] 
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u698(6){ }u699(7){ }u700(16){ }u701(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags] 186
(code_label 584 579 585 44 64 "" [1 uses])
(note 585 584 586 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 586 585 587 44 (set (reg:SF 186 [ D.158409 ])
        (mem/j:SF (reg/f:DI 115 [ cluster_data_out_private.65 ]) [0 *cluster_data_out_private.65_82+0 S4 A32])) Batch_Mix_Correlations.cc:673 135 {*movsf_internal}
     (nil))
(debug_insn 587 586 589 44 (var_location:SF __x (reg:SF 186 [ D.158409 ])) Batch_Mix_Correlations.cc:673 -1
     (nil))
(insn 589 587 590 44 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 186 [ D.158409 ])
            (reg:SF 186 [ D.158409 ]))) Batch_Mix_Correlations.cc:673 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 186 [ D.158409 ])
        (nil)))
(jump_insn 590 589 591 44 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 588)
            (pc))) Batch_Mix_Correlations.cc:673 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2139 [0x85b])
            (nil)))
 -> 588)
;;  succ:       24 [21.4%] 
;;              45 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292 498 499 500 501 502 503

;; basic block 45, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 44, next block 46, flags: (RTL)
;;  pred:       44 [78.6%]  (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u707(6){ }u708(7){ }u709(16){ }u710(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 152
;; lr  def 	 17 [flags] 290 291 469 470 471 472 473 475 476 477 478
(note 591 590 592 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 592 591 593 45 (var_location:SF d (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))) Batch_Mix_Correlations.cc:674 -1
     (nil))
(debug_insn 593 592 594 45 (var_location:SF __x (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))) -1
     (nil))
(insn 594 593 595 45 (set (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
        (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 8 [0x8])) [0 *cluster_data_out_private.65_82+8 S4 A32])) Batch_Mix_Correlations.cc:674 135 {*movsf_internal}
     (nil))
(insn 595 594 596 45 (set (reg:SF 469 [ D.158409 ])
        (minus:SF (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 20 [0x14])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 20B]+0 S4 A32]))) Batch_Mix_Correlations.cc:674 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 470 [ *cluster_data_out_private.65_82+8 ])
        (nil)))
(insn 596 595 597 45 (set (reg:V4SF 471)
        (mem/u/c:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 1157 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 597 596 598 45 (parallel [
            (set (reg:SF 290 [ D.158409 ])
                (abs:SF (reg:SF 469 [ D.158409 ])))
            (use (reg:V4SF 471))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:SF 469 [ D.158409 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 598 597 599 45 (var_location:SF dphi (clobber (const_int 0 [0]))) Batch_Mix_Correlations.cc:674 -1
     (nil))
(debug_insn 599 598 600 45 (var_location:SF d (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))) Batch_Mix_Correlations.cc:675 -1
     (nil))
(debug_insn 600 599 601 45 (var_location:SF __x (minus:SF (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])
        (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))) -1
     (nil))
(insn 601 600 602 45 (set (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
        (mem/j:SF (plus:DI (reg/f:DI 115 [ cluster_data_out_private.65 ])
                (const_int 12 [0xc])) [0 *cluster_data_out_private.65_82+12 S4 A32])) Batch_Mix_Correlations.cc:675 135 {*movsf_internal}
     (nil))
(insn 602 601 604 45 (set (reg:SF 472 [ D.158409 ])
        (minus:SF (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
            (mem:SF (plus:DI (reg/f:DI 152 [ D.158412 ])
                    (const_int 24 [0x18])) [0 MEM[(float[1][0:D.151645][0:D.151638] *)_131 + 24B]+0 S4 A32]))) Batch_Mix_Correlations.cc:675 793 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 473 [ *cluster_data_out_private.65_82+12 ])
        (nil)))
(insn 604 602 605 45 (parallel [
            (set (reg:SF 291 [ D.158409 ])
                (abs:SF (reg:SF 472 [ D.158409 ])))
            (use (reg:V4SF 471))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/cmath:88 479 {*absnegsf2_sse}
     (expr_list:REG_DEAD (reg:SF 472 [ D.158409 ])
        (expr_list:REG_DEAD (reg:V4SF 471)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(debug_insn 605 604 606 45 (var_location:SF deta (clobber (const_int 0 [0]))) Batch_Mix_Correlations.cc:675 -1
     (nil))
(insn 606 605 607 45 (set (reg:SF 476 [ D.158409 ])
        (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 607 606 608 45 (set (reg:SF 477 [ D.158409 ])
        (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (nil))
(insn 608 607 609 45 (set (reg:SF 478 [ D.158409 ])
        (plus:SF (reg:SF 476 [ D.158409 ])
            (reg:SF 477 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 477 [ D.158409 ])
        (expr_list:REG_DEAD (reg:SF 476 [ D.158409 ])
            (nil))))
(insn 609 608 610 45 (set (reg:SF 475)
        (sqrt:SF (reg:SF 478 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 826 {*sqrtsf2_sse}
     (expr_list:REG_DEAD (reg:SF 478 [ D.158409 ])
        (nil)))
(insn 610 609 611 45 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 475)
            (reg:SF 475))) Batch_Mix_Correlations.cc:676 57 {*cmpiusf_sse}
     (expr_list:REG_DEAD (reg:SF 475)
        (nil)))
(jump_insn 611 610 614 45 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) Batch_Mix_Correlations.cc:676 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 614)
;;  succ:       46 [0.0%] 
;;              24 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 290 291 292 498 499 500 501 502 503

;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (RTL)
;;  pred:       45 [0.0%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u739(6){ }u740(7){ }u741(16){ }u742(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 290 291 292 498 499 500 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 290 291
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 479 480 481
(code_label 614 611 664 46 83 "" [1 uses])
(note 664 614 615 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 615 664 616 46 (set (reg:SF 479 [ D.158409 ])
        (mult:SF (reg:SF 290 [ D.158409 ])
            (reg:SF 290 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 290 [ D.158409 ])
        (nil)))
(insn 616 615 617 46 (set (reg:SF 480 [ D.158409 ])
        (mult:SF (reg:SF 291 [ D.158409 ])
            (reg:SF 291 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 291 [ D.158409 ])
        (nil)))
(insn 617 616 618 46 (set (reg:SF 481 [ D.158409 ])
        (plus:SF (reg:SF 479 [ D.158409 ])
            (reg:SF 480 [ D.158409 ]))) Batch_Mix_Correlations.cc:676 786 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 480 [ D.158409 ])
        (expr_list:REG_DEAD (reg:SF 479 [ D.158409 ])
            (nil))))
(insn 618 617 619 46 (set (reg:SF 21 xmm0)
        (reg:SF 481 [ D.158409 ])) Batch_Mix_Correlations.cc:676 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 481 [ D.158409 ])
        (nil)))
(call_insn 619 618 622 46 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sqrtf") [flags 0x41]  <function_decl 0x2b94c3a76200 __builtin_sqrtf>) [0 __builtin_sqrtf S1 A8])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:676 672 {*call_value}
     (expr_list:REG_UNUSED (reg:SF 21 xmm0)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(debug_insn 622 619 625 46 (var_location:SF dR (clobber (const_int 0 [0]))) Batch_Mix_Correlations.cc:676 -1
     (nil))
;;  succ:       24 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 152 163 244 257 270 282 292 498 499 500 501 502 503

;; basic block 47, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 46, next block 48, flags: (RTL)
;;  pred:       12 [50.0%] 
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u752(6){ }u753(7){ }u754(16){ }u755(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 244 257 270 292 302 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 625 622 626 47 57 "" [1 uses])
(note 626 625 627 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 627 626 628 47 (parallel [
            (set (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                        (const_int 300 [0x12c])) [0 .omp_data_i_23(D)->ME_pass_Counter+0 S4 A32])
                (plus:SI (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                            (const_int 300 [0x12c])) [0 .omp_data_i_23(D)->ME_pass_Counter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:655 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       48 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 244 257 270 292 302 501 502 503

;; basic block 48, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 47, next block 49, flags: (RTL)
;;  pred:       47 [100.0%]  (FALLTHRU)
;;              12 [50.0%]  (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u758(6){ }u759(7){ }u760(16){ }u761(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 244 257 270 292 302 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 292
;; lr  def 	 17 [flags]
(code_label 628 627 629 48 58 "" [0 uses])
(note 629 628 630 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 630 629 631 48 (var_location:DI itrack (const_int 0 [0])) -1
     (nil))
(insn 631 630 632 48 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:SI (plus:DI (reg/f:DI 292 [ .omp_data_i ])
                    (const_int 276 [0x114])) [0 .omp_data_i_23(D)->ntrack_max+0 S4 A32])
            (const_int 0 [0]))) Batch_Mix_Correlations.cc:658 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 632 631 633 48 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 312)
            (pc))) Batch_Mix_Correlations.cc:658 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 312)
;;  succ:       49 [91.0%]  (FALLTHRU)
;;              13 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 244 257 270 292 302 501 502 503

;; basic block 49, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 48, next block 50, flags: (RTL, MODIFIED)
;;  pred:       48 [91.0%]  (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u764(6){ }u765(7){ }u766(16){ }u767(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 244 257 270 292 302 501 502 503
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 244 257 270 302
;; lr  def 	 17 [flags] 163 282 482 498 499 500
(note 633 632 634 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(note 634 633 635 49 NOTE_INSN_DELETED)
(insn 635 634 7 49 (set (reg:DI 163 [ D.158397 ])
        (reg:DI 302 [ D.158403 ])) Batch_Mix_Correlations.cc:659 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 302 [ D.158403 ])
        (nil)))
(insn 7 635 555 49 (set (reg/v:DI 282 [ itrack ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:673 87 {*movdi_internal_rex64}
     (nil))
(insn 555 7 532 49 (parallel [
            (set (reg:DI 498)
                (mult:DI (reg/v:DI 63 [ imix ])
                    (reg:DI 244 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:696 354 {*muldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 532 555 509 49 (parallel [
            (set (reg:DI 499)
                (mult:DI (reg/v:DI 63 [ imix ])
                    (reg:DI 257 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:702 354 {*muldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 509 532 646 49 (parallel [
            (set (reg:DI 500)
                (mult:DI (reg/v:DI 63 [ imix ])
                    (reg:DI 270 [ D.158397 ])))
            (clobber (reg:CC 17 flags))
        ]) Batch_Mix_Correlations.cc:706 354 {*muldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 64 66 68 84 85 101 115 163 244 257 270 282 292 498 499 500 501 502 503

;; basic block 50, loop depth 0, count 0, freq 73, maybe hot
;;  prev block 49, next block 51, flags: (RTL)
;;  pred:       2 [50.0%] 
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u778(6){ }u779(7){ }u780(16){ }u781(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65 66 67 68 69 71 79 292 295
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 295
;; lr  def 	 17 [flags] 61 62
(code_label 646 509 647 50 51 "" [1 uses])
(note 647 646 648 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 648 647 6 50 (parallel [
            (set (reg:DI 61 [ q.1245 ])
                (plus:DI (reg:DI 295)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 295)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 6 648 653 50 (set (reg:DI 62 [ tt.1246 ])
        (const_int 0 [0])) Batch_Mix_Correlations.cc:613 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 62 64 65 66 67 68 69 71 79 292

;; basic block 51, loop depth 0, count 0, freq 146, maybe hot
;;  prev block 50, next block 1, flags: (RTL)
;;  pred:       6 [1.0%]  (LOOP_EXIT)
;;              3 [39.0%] 
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u783(6){ }u784(7){ }u785(16){ }u786(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 653 6 654 51 50 "" [2 uses])
(note 654 653 0 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function _Ret __gnu_cxx::__stoa(_TRet (*)(const _CharT*, _CharT**, _Base ...), const char*, const _CharT*, std::size_t*, _Base ...) [with _TRet = long long unsigned int; _Ret = long long unsigned int; _CharT = char; _Base = {int}; std::size_t = long unsigned int] (_ZN9__gnu_cxx6__stoaIyycIiEEET0_PFT_PKT1_PPS3_DpT2_EPKcS5_PmS9_, funcdef_no=8665, decl_uid=27044, cgraph_uid=4828)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 0
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 6
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 18: 4
insn_cost 19: 0
insn_cost 20: 10
insn_cost 21: 4
insn_cost 22: 0
insn_cost 24: 4
insn_cost 25: 0
insn_cost 29: 8
insn_cost 30: 0
insn_cost 32: 4
insn_cost 33: 0
insn_cost 37: 0
insn_cost 38: 4
insn_cost 39: 0
insn_cost 41: 4
insn_cost 42: 4
insn_cost 49: 4
insn_cost 52: 0

Trying 20 -> 21:
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64])
                (reg/v/f:DI 70 [ __str ])))
        (set (reg/f:DI 61 [ __endptr.89 ])
            (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64])
                (reg/v/f:DI 70 [ __str ])))
        (set (reg/f:DI 61 [ __endptr.89 ])
            (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64]))
    ])

Trying 21 -> 22:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:DI 61 [ __endptr.89 ])
            (reg/v/f:DI 70 [ __str ]))
        (label_ref 27)
        (pc)))

Trying 20, 21 -> 22:
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64])
                    (reg/v/f:DI 70 [ __str ]))
                (label_ref 27)
                (pc)))
        (set (reg/f:DI 61 [ __endptr.89 ])
            (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64])
                    (reg/v/f:DI 70 [ __str ]))
                (label_ref 27)
                (pc)))
        (set (reg/f:DI 61 [ __endptr.89 ])
            (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64]))
    ])
Successfully matched this instruction:
(set (reg/f:DI 61 [ __endptr.89 ])
    (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
            (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64])
            (reg/v/f:DI 70 [ __str ]))
        (label_ref 27)
        (pc)))

Trying 29 -> 30:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem:SI (reg/f:DI 59 [ D.158427 ]) [0 *_2+0 S4 A32])
            (const_int 34 [0x22]))
        (label_ref 35)
        (pc)))

Trying 38 -> 39:
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:DI 71 [ __idx ])
            (const_int 0 [0]))
        (label_ref 43)
        (pc)))

Trying 41 -> 42:
Failed to match this instruction:
(parallel [
        (set (mem:DI (reg/v/f:DI 71 [ __idx ]) [0 *__idx_13(D)+0 S8 A64])
            (minus:DI (reg/f:DI 61 [ __endptr.89 ])
                (reg/v/f:DI 70 [ __str ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (mem:DI (reg/v/f:DI 71 [ __idx ]) [0 *__idx_13(D)+0 S8 A64])
    (minus:DI (reg/f:DI 61 [ __endptr.89 ])
        (reg/v/f:DI 70 [ __str ])))
starting the processing of deferred insns
ending the processing of deferred insns


_Ret __gnu_cxx::__stoa(_TRet (*)(const _CharT*, _CharT**, _Base ...), const char*, const _CharT*, std::size_t*, _Base ...) [with _TRet = long long unsigned int; _Ret = long long unsigned int; _CharT = char; _Base = {int}; std::size_t = long unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={6d,4u} r1={6d,2u} r2={5d,1u} r4={6d,2u} r5={8d,4u} r6={1d,8u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,7u} r17={9d,3u} r18={4d} r19={4d} r20={1d,10u,1e} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r59={1d,2u} r60={1d,3u} r61={1d,2u} r68={1d,1u} r69={1d,2u} r70={1d,3u} r71={1d,2u} r72={1d,1u} r73={1d,1u} r74={1d,1u} 
;;    total ref usage 289{216d,72u,1e} in 31{27 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 68 69 70 71 72 73
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 68 [ __convf ])
        (reg:DI 5 di [ __convf ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ __convf ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 69 [ __name ])
        (reg:DI 4 si [ __name ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ __name ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 70 [ __str ])
        (reg:DI 1 dx [ __str ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ __str ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 71 [ __idx ])
        (reg:DI 2 cx [ __idx ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ __idx ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 72 [ __base#0 ])
        (reg:SI 37 r8 [ __base#0 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:54 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ __base#0 ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 10 7 11 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x2b94c6f04100 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:61 672 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 11 10 12 2 (set (reg/f:DI 59 [ D.158427 ])
        (reg:DI 0 ax)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:61 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 12 11 13 2 (set (mem:SI (reg/f:DI 59 [ D.158427 ]) [0 *_2+0 S4 A32])
        (const_int 0 [0])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:61 89 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg/f:DI 73)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 1 dx)
        (reg/v:SI 72 [ __base#0 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 72 [ __base#0 ])
        (nil)))
(insn 15 14 16 2 (set (reg:DI 4 si)
        (reg/f:DI 73)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 73)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(insn 16 15 17 2 (set (reg:DI 5 di)
        (reg/v/f:DI 70 [ __str ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 87 {*movdi_internal_rex64}
     (nil))
(call_insn 17 16 18 2 (set (reg:DI 0 ax)
        (call (mem:QI (reg/v/f:DI 68 [ __convf ]) [0 *__convf_5(D) S1 A8])
            (const_int 0 [0]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 672 {*call_value}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ __convf ])
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 18 17 19 2 (set (reg:DI 60 [ D.158428 ])
        (reg:DI 0 ax)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 19 18 20 2 (var_location:DI __tmp (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:62 -1
     (nil))
(insn 20 19 21 2 (set (reg/f:DI 61 [ __endptr.89 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __endptr+0 S8 A64])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:64 87 {*movdi_internal_rex64}
     (nil))
(insn 21 20 22 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 61 [ __endptr.89 ])
            (reg/v/f:DI 70 [ __str ]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:64 8 {*cmpdi_1}
     (nil))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:64 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil)))
 -> 27)
;;  succ:       3 [0.0%]  (FALLTHRU)
;;              4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 69 70 71

;; basic block 3, loop depth 0, count 0, freq 4
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [0.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 3 (set (reg:DI 5 di)
        (reg/v/f:DI 69 [ __name ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:65 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 69 [ __name ])
        (nil)))
(call_insn 25 24 27 3 (call (mem:QI (symbol_ref:DI ("_ZSt24__throw_invalid_argumentPKc") [flags 0x41]  <function_decl 0x2b94c6582a00 __throw_invalid_argument>) [0 __throw_invalid_argument S1 A8])
        (const_int 0 [0])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:65 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 69 70 71
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 17 [flags]
(code_label 27 25 28 4 92 "" [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 59 [ D.158427 ]) [0 *_2+0 S4 A32])
            (const_int 34 [0x22]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:66 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.158427 ])
        (nil)))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:66 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil)))
 -> 35)
;;  succ:       5 [0.0%]  (FALLTHRU)
;;              6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 69 70 71

;; basic block 5, loop depth 0, count 0, freq 4
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [0.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(6){ }u42(7){ }u43(16){ }u44(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:DI 5 di)
        (reg/v/f:DI 69 [ __name ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:70 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 69 [ __name ])
        (nil)))
(call_insn 33 32 35 5 (call (mem:QI (symbol_ref:DI ("_ZSt20__throw_out_of_rangePKc") [flags 0x41]  <function_decl 0x2b94c6582c00 __throw_out_of_range>) [0 __throw_out_of_range S1 A8])
        (const_int 0 [0])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:70 665 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 9992, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u48(6){ }u49(7){ }u50(16){ }u51(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 70 71
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71
;; lr  def 	 17 [flags]
(code_label 35 33 36 6 93 "" [1 uses])
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 6 (var_location:DI __ret (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:72 -1
     (nil))
(insn 38 37 39 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 71 [ __idx ])
            (const_int 0 [0]))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:74 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 39 38 40 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:74 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil)))
 -> 43)
;;  succ:       7 [89.9%]  (FALLTHRU)
;;              8 [10.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 70 71

;; basic block 7, loop depth 0, count 0, freq 8979, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       6 [89.9%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 70 71
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 70 71
;; lr  def 	 17 [flags] 74
(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 7 (parallel [
            (set (reg:DI 74)
                (minus:DI (reg/f:DI 61 [ __endptr.89 ])
                    (reg/v/f:DI 70 [ __str ])))
            (clobber (reg:CC 17 flags))
        ]) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:75 310 {*subdi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 70 [ __str ])
        (expr_list:REG_DEAD (reg/f:DI 61 [ __endptr.89 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 42 41 43 7 (set (mem:DI (reg/v/f:DI 71 [ __idx ]) [0 *__idx_13(D)+0 S8 A64])
        (reg:DI 74)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:75 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 74)
        (expr_list:REG_DEAD (reg/v/f:DI 71 [ __idx ])
            (nil))))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60

;; basic block 8, loop depth 0, count 0, freq 9992, maybe hot
;;  prev block 7, next block 1, flags: (RTL)
;;  pred:       6 [10.1%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(6){ }u64(7){ }u65(16){ }u66(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax]
(code_label 43 42 44 8 94 "" [1 uses])
(note 44 43 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 49 44 52 8 (set (reg/i:DI 0 ax)
        (reg:DI 60 [ D.158428 ])) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:78 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 60 [ D.158428 ])
        (nil)))
(insn 52 49 0 8 (use (reg/i:DI 0 ax)) /global/common/pdsf_sl6/usg/software/gcc/4.8.1/include/c++/4.8.1/ext/string_conversions.h:78 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = float; Int_t = int] (_ZN5TTree16SetBranchAddressIfEEiPKcPT_PP7TBranch, funcdef_no=8766, decl_uid=144192, cgraph_uid=4941)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 14: 4
insn_cost 15: 0
insn_cost 16: 0
insn_cost 7: 2
insn_cost 17: 4
insn_cost 18: 0
insn_cost 20: 4
insn_cost 21: 0
insn_cost 22: 4
insn_cost 23: 0
insn_cost 26: 0
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 8
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 37: 4
insn_cost 42: 4
insn_cost 45: 0

Trying 10 -> 13:

Trying 11 -> 13:

Trying 12 -> 13:

Trying 11, 10 -> 13:

Trying 12, 10 -> 13:

Trying 12, 11 -> 13:

Trying 17 -> 18:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:DI 60 [ cl ])
            (const_int 0 [0]))
        (label_ref:DI 24)
        (pc)))

Trying 20 -> 21:

Trying 27 -> 29:

Trying 29 -> 36:
Successfully matched this instruction:
(set (reg:SI 0 ax)
    (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
                    (const_int 1584 [0x630])) [0 MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_10;this_8(D)->198) S1 A8])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 29.
modifying insn i3    36: ax:SI=call [[r69:DI+0x630]] argc:0x8
      REG_DEAD r69:DI
      REG_DEAD dx:DI
      REG_DEAD cx:DI
      REG_DEAD si:DI
      REG_DEAD di:DI
      REG_DEAD r8:DI
      REG_DEAD r9:SI
deferring rescan insn with uid = 36.

Trying 27 -> 36:

Trying 31 -> 36:

Trying 30 -> 36:

Trying 31, 27 -> 36:

Trying 30, 27 -> 36:

Trying 30, 31 -> 36:
starting the processing of deferred insns
deleting insn with uid = 29.
rescanning insn with uid = 36.
deleting insn with uid = 36.
ending the processing of deferred insns


Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = float; Int_t = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={5d,5u} r1={6d,3u} r2={5d,2u} r4={6d,3u} r5={7d,4u} r6={1d,4u} r7={1d,9u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={4d,1u} r18={3d} r19={3d} r20={1d,4u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={5d,1u} r38={5d,1u} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,3u} r60={1d,3u} r63={1d,1u} r65={1d,2u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} 
;;    total ref usage 225{172d,53u,0e} in 31{28 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 65 66 67 68
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 65 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 66 [ bname ])
        (reg:DI 4 si [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ bname ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 67 [ add ])
        (reg:DI 1 dx [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ add ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 68 [ ptr ])
        (reg:DI 2 cx [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ ptr ])
        (nil)))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIf") [flags 0x40]  <var_decl 0x2b94cc144130 _ZTIf>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN6TClass8GetClassERKSt9type_infobb") [flags 0x41]  <function_decl 0x2b94c9f9a100 GetClass>) [0 GetClass S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 672 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 14 13 15 2 (set (reg/v/f:DI 60 [ cl ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 15 14 16 2 (var_location:DI cl (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 -1
     (nil))
(debug_insn 16 15 7 2 (var_location:SI type (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 -1
     (nil))
(insn 7 16 17 2 (set (reg/v:SI 59 [ type ])
        (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 89 {*movsi_internal}
     (nil))
(insn 17 7 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 60 [ cl ])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 24)
            (pc))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
            (nil)))
 -> 24)
;;  succ:       3 [10.1%]  (FALLTHRU)
;;              4 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68

;; basic block 3, loop depth 0, count 0, freq 1013, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [10.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIf") [flags 0x40]  <var_decl 0x2b94cc144130 _ZTIf>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 87 {*movdi_internal_rex64}
     (nil))
(call_insn 21 20 22 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN9TDataType7GetTypeERKSt9type_info") [flags 0x41]  <function_decl 0x2b94c9541f00 GetType>) [0 GetType S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 672 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 22 21 23 3 (set (reg/v:SI 59 [ type ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 23 22 24 3 (var_location:SI type (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 -1
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 69 70
(code_label 24 23 25 4 97 "" [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (var_location:SI type (reg/v:SI 59 [ type ])) -1
     (nil))
(insn 27 26 28 4 (set (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 65 [ this ]) [0 this_8(D)->D.101461.D.78818._vptr.TObject+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 4 (set (mem:SI (reg/f:DI 7 sp) [0 S4 A64])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(note 29 28 30 4 NOTE_INSN_DELETED)
(insn 30 29 31 4 (set (reg:SI 38 r9)
        (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 59 [ type ])
        (nil)))
(insn 31 30 32 4 (set (reg:DI 37 r8)
        (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ cl ])
        (nil)))
(insn 32 31 33 4 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ ptr ])
        (nil)))
(insn 33 32 34 4 (set (reg:DI 1 dx)
        (reg/v/f:DI 67 [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 67 [ add ])
        (nil)))
(insn 34 33 35 4 (set (reg:DI 4 si)
        (reg/v/f:DI 66 [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 66 [ bname ])
        (nil)))
(insn 35 34 36 4 (set (reg:DI 5 di)
        (reg/f:DI 65 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65 [ this ])
        (nil)))
(call_insn 36 35 37 4 (set (reg:SI 0 ax)
        (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
                        (const_int 1584 [0x630])) [0 MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_10;this_8(D)->198) S1 A8])
            (const_int 8 [0x8]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 5 di)
                        (expr_list:REG_DEAD (reg:DI 37 r8)
                            (expr_list:REG_DEAD (reg:SI 38 r9)
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_BR_PRED (use (reg:SI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0 S4 A64]))
                                (nil)))))))))
(insn 37 36 42 4 (set (reg:SI 63 [ D.158435 ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 42 37 45 4 (set (reg/i:SI 0 ax)
        (reg:SI 63 [ D.158435 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63 [ D.158435 ])
        (nil)))
(insn 45 42 0 4 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = unsigned int; Int_t = int] (_ZN5TTree16SetBranchAddressIjEEiPKcPT_PP7TBranch, funcdef_no=8767, decl_uid=144197, cgraph_uid=4942)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 14: 4
insn_cost 15: 0
insn_cost 16: 0
insn_cost 7: 2
insn_cost 17: 4
insn_cost 18: 0
insn_cost 20: 4
insn_cost 21: 0
insn_cost 22: 4
insn_cost 23: 0
insn_cost 26: 0
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 8
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 37: 4
insn_cost 42: 4
insn_cost 45: 0

Trying 10 -> 13:

Trying 11 -> 13:

Trying 12 -> 13:

Trying 11, 10 -> 13:

Trying 12, 10 -> 13:

Trying 12, 11 -> 13:

Trying 17 -> 18:
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:DI 60 [ cl ])
            (const_int 0 [0]))
        (label_ref:DI 24)
        (pc)))

Trying 20 -> 21:

Trying 27 -> 29:

Trying 29 -> 36:
Successfully matched this instruction:
(set (reg:SI 0 ax)
    (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
                    (const_int 1584 [0x630])) [0 MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_10;this_8(D)->198) S1 A8])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 29.
modifying insn i3    36: ax:SI=call [[r69:DI+0x630]] argc:0x8
      REG_DEAD r69:DI
      REG_DEAD dx:DI
      REG_DEAD cx:DI
      REG_DEAD si:DI
      REG_DEAD di:DI
      REG_DEAD r8:DI
      REG_DEAD r9:SI
deferring rescan insn with uid = 36.

Trying 27 -> 36:

Trying 31 -> 36:

Trying 30 -> 36:

Trying 31, 27 -> 36:

Trying 30, 27 -> 36:

Trying 30, 31 -> 36:
starting the processing of deferred insns
deleting insn with uid = 29.
rescanning insn with uid = 36.
deleting insn with uid = 36.
ending the processing of deferred insns


Int_t TTree::SetBranchAddress(const char*, T*, TBranch**) [with T = unsigned int; Int_t = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={5d,5u} r1={6d,3u} r2={5d,2u} r4={6d,3u} r5={7d,4u} r6={1d,4u} r7={1d,9u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={4d,1u} r18={3d} r19={3d} r20={1d,4u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={5d,1u} r38={5d,1u} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={2d,3u} r60={1d,3u} r63={1d,1u} r65={1d,2u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} 
;;    total ref usage 225{172d,53u,0e} in 31{28 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 65 66 67 68
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 65 [ this ])
        (reg:DI 5 di [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 66 [ bname ])
        (reg:DI 4 si [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ bname ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 67 [ add ])
        (reg:DI 1 dx [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ add ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 68 [ ptr ])
        (reg:DI 2 cx [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:527 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ ptr ])
        (nil)))
(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 6 11 2 (set (reg:SI 1 dx)
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIj") [flags 0x40]  <var_decl 0x2b94cc1442f8 _ZTIj>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN6TClass8GetClassERKSt9type_infobb") [flags 0x41]  <function_decl 0x2b94c9f9a100 GetClass>) [0 GetClass S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 672 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (nil)))))
(insn 14 13 15 2 (set (reg/v/f:DI 60 [ cl ])
        (reg:DI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 15 14 16 2 (var_location:DI cl (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:528 -1
     (nil))
(debug_insn 16 15 7 2 (var_location:SI type (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 -1
     (nil))
(insn 7 16 17 2 (set (reg/v:SI 59 [ type ])
        (const_int -1 [0xffffffffffffffff])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:529 89 {*movsi_internal}
     (nil))
(insn 17 7 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 60 [ cl ])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 24)
            (pc))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 621 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
            (nil)))
 -> 24)
;;  succ:       3 [10.1%]  (FALLTHRU)
;;              4 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68

;; basic block 3, loop depth 0, count 0, freq 1013, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [10.1%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZTIj") [flags 0x40]  <var_decl 0x2b94cc1442f8 _ZTIj>)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 87 {*movdi_internal_rex64}
     (nil))
(call_insn 21 20 22 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN9TDataType7GetTypeERKSt9type_info") [flags 0x41]  <function_decl 0x2b94c9541f00 GetType>) [0 GetType S1 A8])
            (const_int 0 [0]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 672 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 22 21 23 3 (set (reg/v:SI 59 [ type ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 23 22 24 3 (var_location:SI type (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:530 -1
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68

;; basic block 4, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 3, next block 1, flags: (RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65 66 67 68
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 69 70
(code_label 24 23 25 4 101 "" [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (var_location:SI type (reg/v:SI 59 [ type ])) -1
     (nil))
(insn 27 26 28 4 (set (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
        (mem/f/j:DI (reg/f:DI 65 [ this ]) [0 this_8(D)->D.101461.D.78818._vptr.TObject+0 S8 A64])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 4 (set (mem:SI (reg/f:DI 7 sp) [0 S4 A64])
        (const_int 0 [0])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (nil))
(note 29 28 30 4 NOTE_INSN_DELETED)
(insn 30 29 31 4 (set (reg:SI 38 r9)
        (reg/v:SI 59 [ type ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 59 [ type ])
        (nil)))
(insn 31 30 32 4 (set (reg:DI 37 r8)
        (reg/v/f:DI 60 [ cl ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 60 [ cl ])
        (nil)))
(insn 32 31 33 4 (set (reg:DI 2 cx)
        (reg/v/f:DI 68 [ ptr ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 68 [ ptr ])
        (nil)))
(insn 33 32 34 4 (set (reg:DI 1 dx)
        (reg/v/f:DI 67 [ add ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 67 [ add ])
        (nil)))
(insn 34 33 35 4 (set (reg:DI 4 si)
        (reg/v/f:DI 66 [ bname ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 66 [ bname ])
        (nil)))
(insn 35 34 36 4 (set (reg:DI 5 di)
        (reg/f:DI 65 [ this ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65 [ this ])
        (nil)))
(call_insn 36 35 37 4 (set (reg:SI 0 ax)
        (call (mem:QI (mem/f:DI (plus:DI (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
                        (const_int 1584 [0x630])) [0 MEM[(int (*__vtbl_ptr_type) () *)_9 + 1584B]+0 S8 A64]) [0 *OBJ_TYPE_REF(_10;this_8(D)->198) S1 A8])
            (const_int 8 [0x8]))) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 672 {*call_value}
     (expr_list:REG_DEAD (reg/f:DI 69 [ this_8(D)->D.101461.D.78818._vptr.TObject ])
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 5 di)
                        (expr_list:REG_DEAD (reg:DI 37 r8)
                            (expr_list:REG_DEAD (reg:SI 38 r9)
                                (nil))))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                        (expr_list:REG_BR_PRED (use (reg:SI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0 S4 A64]))
                                (nil)))))))))
(insn 37 36 42 4 (set (reg:SI 63 [ D.158439 ])
        (reg:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:531 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 42 37 45 4 (set (reg/i:SI 0 ax)
        (reg:SI 63 [ D.158439 ])) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63 [ D.158439 ])
        (nil)))
(insn 45 42 0 4 (use (reg/i:SI 0 ax)) /usr/common/usg/software/ROOT/6.08.00/include/root/TTree.h:532 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

