<!doctype html>
<html>
<head>
<title>DX8SL1OSC (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DX8SL1OSC (DDR_PHY) Register</p><h1>DX8SL1OSC (DDR_PHY) Register</h1>
<h2>DX8SL1OSC (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DX8SL1OSC</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000001440</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD081440 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00019FFE</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register</td></tr>
</table>
<p></p>
<h2>DX8SL1OSC (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:30</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Returns Zero on reads</td></tr>
<tr valign=top><td>GATEDXRDCLK</td><td class="center">29:28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Clock Gating for DX ddr_clk: Enables, when set, clock<br/>gating for power saving. Valid values are:<br/>Valid values are:<br/>2b00 = Dynamic<br/>2b01 = Always ON<br/>2b10 = Always OFF<br/>2b11 = Reserved</td></tr>
<tr valign=top><td>GATEDXDDRCLK</td><td class="center">27:26</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Clock Gating for DX ctl_rd_clk: Enables, when set, clock<br/>gating for power saving. Valid values are:<br/>2b00 = Dynamic<br/>2b01 = Always ON<br/>2b10 = Always OFF<br/>2b11 = Reserved</td></tr>
<tr valign=top><td>GATEDXCTLCLK</td><td class="center">25:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable Clock Gating for DX ctl_clk: Enables, when set, clock gating<br/>for power saving. Valid values are:<br/>2b00 = Dynamic<br/>2b01 = Always ON<br/>2b10 = Always OFF<br/>2b11 = Reserved</td></tr>
<tr valign=top><td>CLKLEVEL</td><td class="center">23:22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Selects the level to which clocks will be stalled when clock gating is<br/>enabled in PHY. Valid values are:<br/>2b00 = Clocks will stall to static level 0<br/>2b01 = Clocks will stall to static level 1<br/>2b10 - 2b11= Clocks will toggle at slow speed.</td></tr>
<tr valign=top><td>LBMODE</td><td class="center">21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback<br/>mode.<br/>Note:<br/>Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>LBGSDQS</td><td class="center">20</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Load GSDQS LCDL with 2x the calibrated GSDQSPRD value<br/>(equivalent to one CK period). This bit must only be used when<br/>initializing the GSDQS 180 degree offset for IO assisted gating<br/>mode. This bit is self clearing.<br/>Note:<br/>Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>LBGDQS</td><td class="center">19:18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Loopback DQS Gating: Selects the DQS gating mode that should<br/>be used when the PHY is in loopback mode, including BIST<br/>loopback mode. Valid values are:<br/>2b00 = DQS gate is always on<br/>2b01 = DQS gate training will be triggered by the PUB<br/>2b10 = DQS gate is set manually using software<br/>2b11 = Reserved<br/>Note:<br/>Value programmed should be same across all the Slices<br/>During mission mode, this field must be at its default setting<br/>During BIST AC and DX simultaneous loopback, this field<br/>should be set to 2`b00 to get overlapping AC and DX traffic.</td></tr>
<tr valign=top><td>LBDQSS</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Loopback DQS Shift: Selects how the read DQS is shifted during<br/>loopback to ensure that the read DQS is centered into the read<br/>data eye. Valid values are:<br/>1b0 = PUB sets the read DQS LCDL to 0; DQS is already shifted<br/>90 degrees by write path<br/>1b1 = The read DQS shift is set manually through software<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>PHYHRST</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>PHY High-Speed Reset: A write of 1b0 to this bit resets the AC and<br/>DATX8 macros without resetting PUB RTL logic. This bit is not self-<br/>clearing and a 1b1 must be written to de-assert the reset.</td></tr>
<tr valign=top><td>PHYFRST</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>PHY FIFO Reset: A write of 1b0 to this bit resets the AC and<br/>DATX8 FIFOs without resetting PUB RTL logic. This bit is not self-<br/>clearing and a 1b1 must be written to de-assert the reset.</td></tr>
<tr valign=top><td>DLTST</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Delay Line Test Start: A write of 1b1 to this bit will trigger delay line<br/>oscillator mode period measurement. This bit is not self clearing<br/>and needs to be reset to 1b0 before the measurement can be re-<br/>retriggered.<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td>DLTMODE</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Delay Line Test Mode: Selects, if set, the delay line oscillator test<br/>mode.<br/>Note: Value programmed should be same across all the Slices</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">12:11</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x3</td><td class=grayback>Returns zeroes on reads.<br/>Caution: Do not write to this register field.</td></tr>
<tr valign=top><td>OSCWDDL</td><td class="center">10:9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x3</td><td>Oscillator Mode Write-Data Delay Line Select: Selects which of the<br/>two write data (WDQ) LCDLs is active. The delay select value of<br/>the inactive LCDL is set to zero while the delay select value of the<br/>active LCDL can be varied by the input write leveling delay select<br/>pin. Valid values are:<br/>2b00 = No WDQ LCDL is active<br/>2b01 = DDR WDQ LCDL is active<br/>2b10 = CTL WDQ LCDL is active<br/>2b11 = Both LCDLs are active</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 8:7</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x3</td><td class=grayback>Returns zeroes on reads.<br/>Caution:<br/>Do not write to this register field.</td></tr>
<tr valign=top><td>OSCWDL</td><td class="center"> 6:5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x3</td><td>Oscillator Mode Write-Leveling Delay Line Select: Selects which of<br/>the two write leveling LCDLs is active. The delay select value of the<br/>inactive LCDL is set to zero while the delay select value of the<br/>active LCDL can be varied by the input write leveling delay select<br/>pin. Valid values are:<br/>2b00 = No WL LCDL is active<br/>2b01 = DDR WL LCDL is active<br/>2b10 = CTL WL LCDL is active<br/>2b11 = Both LCDLs are active</td></tr>
<tr valign=top><td>OSCDIV</td><td class="center"> 4:1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xF</td><td>Oscillator Mode Division: Specifies the factor by which the delay<br/>line oscillator mode output is divided down before it is output on the<br/>delay line digital test output pin dl_dto. Valid values are:<br/>4b0000 = Divide by 1<br/>4b0001 = Divide by 4<br/>4b0010 = Divide by 8<br/>4b0011 = Divide by 16<br/>4b0100 = Divide by 32<br/>4b0101 = Divide by 64<br/>4b0110 = Divide by 128<br/>4b0111 = Divide by 256<br/>4b1000 = Divide by 512<br/>4b1001 = Divide by 1024<br/>4b1010 = Divide by 2048<br/>4b1011 = Divide by 4096<br/>4b1100 = Divide by 8192<br/>4b1101 = Divide by 16384<br/>4b1110 = Divide by 32768<br/>4b 1111 = Divide by 65536</td></tr>
<tr valign=top><td>OSCEN</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Oscillator Enable: Enables, if set, the delay line oscillation.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>